#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug 23 23:05:40 2022
# Process ID: 39020
# Current directory: C:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.runs/design_1_fisr_controller_v2_0_0_synth_1
# Command line: vivado.exe -log design_1_fisr_controller_v2_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fisr_controller_v2_0_0.tcl
# Log file: C:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.runs/design_1_fisr_controller_v2_0_0_synth_1/design_1_fisr_controller_v2_0_0.vds
# Journal file: C:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.runs/design_1_fisr_controller_v2_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_fisr_controller_v2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kamil/Desktop/fisr/vivado/ip_repo/fisr_controller_v2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kamil/Desktop/fisr/fisr_hls/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/IP/fisr_controller_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_fisr_controller_v2_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 51784 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 738.305 ; gain = 176.746
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_fisr_controller_v2_0_0' [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.srcs/sources_1/bd/design_1/ip/design_1_fisr_controller_v2_0_0/synth/design_1_fisr_controller_v2_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fisr_controller_v2_v1_0' declared at 'c:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.srcs/sources_1/bd/design_1/ipshared/1288/hdl/fisr_controller_v2_v1_0.vhd:5' bound to instance 'U0' of component 'fisr_controller_v2_v1_0' [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.srcs/sources_1/bd/design_1/ip/design_1_fisr_controller_v2_0_0/synth/design_1_fisr_controller_v2_0_0.vhd:156]
INFO: [Synth 8-638] synthesizing module 'fisr_controller_v2_v1_0' [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.srcs/sources_1/bd/design_1/ipshared/1288/hdl/fisr_controller_v2_v1_0.vhd:52]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fisr_controller_v2_v1_0_S00_AXI' declared at 'c:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.srcs/sources_1/bd/design_1/ipshared/1288/hdl/fisr_controller_v2_v1_0_S00_AXI.vhd:5' bound to instance 'fisr_controller_v2_v1_0_S00_AXI_inst' of component 'fisr_controller_v2_v1_0_S00_AXI' [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.srcs/sources_1/bd/design_1/ipshared/1288/hdl/fisr_controller_v2_v1_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'fisr_controller_v2_v1_0_S00_AXI' [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.srcs/sources_1/bd/design_1/ipshared/1288/hdl/fisr_controller_v2_v1_0_S00_AXI.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'slv_reg_wren' is read in the process but is not in the sensitivity list [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.srcs/sources_1/bd/design_1/ipshared/1288/hdl/fisr_controller_v2_v1_0_S00_AXI.vhd:251]
INFO: [Synth 8-226] default block is never used [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.srcs/sources_1/bd/design_1/ipshared/1288/hdl/fisr_controller_v2_v1_0_S00_AXI.vhd:292]
INFO: [Synth 8-226] default block is never used [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.srcs/sources_1/bd/design_1/ipshared/1288/hdl/fisr_controller_v2_v1_0_S00_AXI.vhd:421]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.srcs/sources_1/bd/design_1/ipshared/1288/hdl/fisr_controller_v2_v1_0_S00_AXI.vhd:181]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.srcs/sources_1/bd/design_1/ipshared/1288/hdl/fisr_controller_v2_v1_0_S00_AXI.vhd:281]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.srcs/sources_1/bd/design_1/ipshared/1288/hdl/fisr_controller_v2_v1_0_S00_AXI.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.srcs/sources_1/bd/design_1/ipshared/1288/hdl/fisr_controller_v2_v1_0_S00_AXI.vhd:283]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.srcs/sources_1/bd/design_1/ipshared/1288/hdl/fisr_controller_v2_v1_0_S00_AXI.vhd:284]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.srcs/sources_1/bd/design_1/ipshared/1288/hdl/fisr_controller_v2_v1_0_S00_AXI.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'fisr_controller_v2_v1_0_S00_AXI' (1#1) [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.srcs/sources_1/bd/design_1/ipshared/1288/hdl/fisr_controller_v2_v1_0_S00_AXI.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'fisr_controller_v2_v1_0' (2#1) [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.srcs/sources_1/bd/design_1/ipshared/1288/hdl/fisr_controller_v2_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'design_1_fisr_controller_v2_0_0' (3#1) [c:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.srcs/sources_1/bd/design_1/ip/design_1_fisr_controller_v2_0_0/synth/design_1_fisr_controller_v2_0_0.vhd:86]
WARNING: [Synth 8-3331] design fisr_controller_v2_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design fisr_controller_v2_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design fisr_controller_v2_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design fisr_controller_v2_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design fisr_controller_v2_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design fisr_controller_v2_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design fisr_controller_v2_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design fisr_controller_v2_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design fisr_controller_v2_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design fisr_controller_v2_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design fisr_controller_v2_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design fisr_controller_v2_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design fisr_controller_v2_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design fisr_controller_v2_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 805.500 ; gain = 243.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 805.500 ; gain = 243.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 805.500 ; gain = 243.941
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 919.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.044 . Memory (MB): peak = 921.891 ; gain = 2.102
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 921.891 ; gain = 360.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 921.891 ; gain = 360.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 921.891 ; gain = 360.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 921.891 ; gain = 360.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fisr_controller_v2_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_fisr_controller_v2_0_0 has unconnected port s00_axi_awaddr[3]
WARNING: [Synth 8-3331] design design_1_fisr_controller_v2_0_0 has unconnected port s00_axi_awaddr[2]
WARNING: [Synth 8-3331] design design_1_fisr_controller_v2_0_0 has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design design_1_fisr_controller_v2_0_0 has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design design_1_fisr_controller_v2_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_fisr_controller_v2_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_fisr_controller_v2_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_fisr_controller_v2_0_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design design_1_fisr_controller_v2_0_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design design_1_fisr_controller_v2_0_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design design_1_fisr_controller_v2_0_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design design_1_fisr_controller_v2_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_fisr_controller_v2_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_fisr_controller_v2_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[1]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[2]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[3]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[4]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[5]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[6]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[7]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[8]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[9]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[10]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[11]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[12]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[13]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[14]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[15]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[16]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[17]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[18]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[19]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[20]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[21]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[22]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[23]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[24]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[25]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[26]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[27]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[28]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[29]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[30]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/fisr_controller_v2_v1_0_S00_AXI_inst/ready_mem_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/fisr_controller_v2_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/fisr_controller_v2_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/fisr_controller_v2_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 921.891 ; gain = 360.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 921.891 ; gain = 360.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 921.891 ; gain = 360.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 921.891 ; gain = 360.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 925.816 ; gain = 364.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 925.816 ; gain = 364.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 925.816 ; gain = 364.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 925.816 ; gain = 364.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 925.816 ; gain = 364.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 925.816 ; gain = 364.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |     5|
|5     |LUT5 |    33|
|6     |LUT6 |     4|
|7     |FDRE |   103|
|8     |FDSE |     5|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------------------+--------------------------------+------+
|      |Instance                                 |Module                          |Cells |
+------+-----------------------------------------+--------------------------------+------+
|1     |top                                      |                                |   153|
|2     |  U0                                     |fisr_controller_v2_v1_0         |   153|
|3     |    fisr_controller_v2_v1_0_S00_AXI_inst |fisr_controller_v2_v1_0_S00_AXI |   153|
+------+-----------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 925.816 ; gain = 364.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 925.816 ; gain = 247.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 925.816 ; gain = 364.258
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 946.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 946.254 ; gain = 645.887
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 946.254 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.runs/design_1_fisr_controller_v2_0_0_synth_1/design_1_fisr_controller_v2_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_fisr_controller_v2_0_0, cache-ID = 4f2c53dcc33ec220
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 946.254 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kamil/Desktop/fisr/vivado/fisr_v3/fisr_v3.runs/design_1_fisr_controller_v2_0_0_synth_1/design_1_fisr_controller_v2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fisr_controller_v2_0_0_utilization_synth.rpt -pb design_1_fisr_controller_v2_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 23 23:06:05 2022...
