// Seed: 2759639643
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wor id_4,
    output tri1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    output wor id_8,
    input supply0 id_9,
    input tri0 id_10,
    output tri0 id_11,
    input wand id_12,
    output uwire id_13,
    input supply1 id_14,
    output tri id_15,
    input supply1 id_16,
    input tri id_17
);
  wire id_19;
  wire id_20;
  wand id_21;
  assign id_21 = 1'd0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input supply1 id_2,
    input wor id_3
);
  wire id_5;
  not (id_1, id_5);
  module_0(
      id_3,
      id_3,
      id_2,
      id_3,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_3,
      id_0,
      id_3,
      id_0,
      id_3,
      id_3
  );
endmodule
