# This file is generated by the script SetUpCtestFiles.py
# If possible, modify the script to fix any issues with the CMakeLists.txt files

file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/subckt_a2_dup_error.cir ${CMAKE_CURRENT_BINARY_DIR}/subckt_a2_dup_error.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/subckt_a2_dup_error.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/subckt_a2_dup_error.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/subckt_a2_dup_error.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/subckt_j1_dup_error.cir ${CMAKE_CURRENT_BINARY_DIR}/subckt_j1_dup_error.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/subckt_j1_dup_error.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/subckt_j1_dup_error.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/subckt_j1_dup_error.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/subckt_missing_ends.cir ${CMAKE_CURRENT_BINARY_DIR}/subckt_missing_ends.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/subckt_missing_ends.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/subckt_missing_ends.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/subckt_missing_ends.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/subckt_missing_ends2.cir ${CMAKE_CURRENT_BINARY_DIR}/subckt_missing_ends2.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/subckt_missing_ends2.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/subckt_missing_ends2.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/subckt_missing_ends2.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/subckt_missing_ends3.cir ${CMAKE_CURRENT_BINARY_DIR}/subckt_missing_ends3.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/subckt_missing_ends3.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/subckt_missing_ends3.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/subckt_missing_ends3.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/subckt_missing_ends4.cir ${CMAKE_CURRENT_BINARY_DIR}/subckt_missing_ends4.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/subckt_missing_ends4.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/subckt_missing_ends4.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/subckt_missing_ends4.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/subckt_unused.cir ${CMAKE_CURRENT_BINARY_DIR}/subckt_unused.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/subckt_unused.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/subckt_unused.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/subckt_unused.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/subckt_noname.cir ${CMAKE_CURRENT_BINARY_DIR}/subckt_noname.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/subckt_noname.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/subckt_noname.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/subckt_noname.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/missing.ends ${CMAKE_CURRENT_BINARY_DIR}/missing.ends ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/tags ${CMAKE_CURRENT_BINARY_DIR}/tags ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/options ${CMAKE_CURRENT_BINARY_DIR}/options ONLY_IF_DIFFERENT)
add_test(NAME ${TestNamePrefix}Message/Subcircuit/subckt_missing_ends3.cir.sh COMMAND perl -I${XyceRegressionTestScripts} subckt_missing_ends3.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} subckt_missing_ends3.cir ${OutputDataDir}/Message/Subcircuit/subckt_missing_ends3.cir.prn )
set_property(TEST ${TestNamePrefix}Message/Subcircuit/subckt_missing_ends3.cir.sh PROPERTY LABELS "serial;nightly;parallel;subckt;params;valgrind;bsrc;errorexit")
set_tests_properties(${TestNamePrefix}Message/Subcircuit/subckt_missing_ends3.cir.sh PROPERTIES TIMEOUT 30)
add_test(NAME ${TestNamePrefix}Message/Subcircuit/subckt_missing_ends.cir.sh COMMAND perl -I${XyceRegressionTestScripts} subckt_missing_ends.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} subckt_missing_ends.cir ${OutputDataDir}/Message/Subcircuit/subckt_missing_ends.cir.prn )
set_property(TEST ${TestNamePrefix}Message/Subcircuit/subckt_missing_ends.cir.sh PROPERTY LABELS "serial;nightly;parallel;subckt;params;valgrind;bsrc;errorexit")
set_tests_properties(${TestNamePrefix}Message/Subcircuit/subckt_missing_ends.cir.sh PROPERTIES TIMEOUT 30)
add_test(NAME ${TestNamePrefix}Message/Subcircuit/subckt_missing_ends2.cir.sh COMMAND perl -I${XyceRegressionTestScripts} subckt_missing_ends2.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} subckt_missing_ends2.cir ${OutputDataDir}/Message/Subcircuit/subckt_missing_ends2.cir.prn )
set_property(TEST ${TestNamePrefix}Message/Subcircuit/subckt_missing_ends2.cir.sh PROPERTY LABELS "serial;nightly;parallel;subckt;params;valgrind;bsrc;errorexit")
set_tests_properties(${TestNamePrefix}Message/Subcircuit/subckt_missing_ends2.cir.sh PROPERTIES TIMEOUT 30)
add_test(NAME ${TestNamePrefix}Message/Subcircuit/subckt_unused.cir.sh COMMAND perl -I${XyceRegressionTestScripts} subckt_unused.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} subckt_unused.cir ${OutputDataDir}/Message/Subcircuit/subckt_unused.cir.prn )
set_property(TEST ${TestNamePrefix}Message/Subcircuit/subckt_unused.cir.sh PROPERTY LABELS "serial;nightly;parallel;subckt;params;valgrind;bsrc;errorexit")
set_tests_properties(${TestNamePrefix}Message/Subcircuit/subckt_unused.cir.sh PROPERTIES TIMEOUT 30)
add_test(NAME ${TestNamePrefix}Message/Subcircuit/subckt_j1_dup_error.cir.sh COMMAND perl -I${XyceRegressionTestScripts} subckt_j1_dup_error.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} subckt_j1_dup_error.cir ${OutputDataDir}/Message/Subcircuit/subckt_j1_dup_error.cir.prn )
set_property(TEST ${TestNamePrefix}Message/Subcircuit/subckt_j1_dup_error.cir.sh PROPERTY LABELS "serial;nightly;parallel;subckt;params;valgrind;bsrc;errorexit")
set_tests_properties(${TestNamePrefix}Message/Subcircuit/subckt_j1_dup_error.cir.sh PROPERTIES TIMEOUT 30)
add_test(NAME ${TestNamePrefix}Message/Subcircuit/subckt_a2_dup_error.cir.sh COMMAND perl -I${XyceRegressionTestScripts} subckt_a2_dup_error.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} subckt_a2_dup_error.cir ${OutputDataDir}/Message/Subcircuit/subckt_a2_dup_error.cir.prn )
set_property(TEST ${TestNamePrefix}Message/Subcircuit/subckt_a2_dup_error.cir.sh PROPERTY LABELS "serial;nightly;parallel;subckt;params;valgrind;bsrc;errorexit")
set_tests_properties(${TestNamePrefix}Message/Subcircuit/subckt_a2_dup_error.cir.sh PROPERTIES TIMEOUT 30)
add_test(NAME ${TestNamePrefix}Message/Subcircuit/subckt_missing_ends4.cir.sh COMMAND perl -I${XyceRegressionTestScripts} subckt_missing_ends4.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} subckt_missing_ends4.cir ${OutputDataDir}/Message/Subcircuit/subckt_missing_ends4.cir.prn )
set_property(TEST ${TestNamePrefix}Message/Subcircuit/subckt_missing_ends4.cir.sh PROPERTY LABELS "serial;nightly;parallel;subckt;params;valgrind;bsrc;errorexit")
set_tests_properties(${TestNamePrefix}Message/Subcircuit/subckt_missing_ends4.cir.sh PROPERTIES TIMEOUT 30)
add_test(NAME ${TestNamePrefix}Message/Subcircuit/subckt_noname.cir.sh COMMAND perl -I${XyceRegressionTestScripts} subckt_noname.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} subckt_noname.cir ${OutputDataDir}/Message/Subcircuit/subckt_noname.cir.prn )
set_property(TEST ${TestNamePrefix}Message/Subcircuit/subckt_noname.cir.sh PROPERTY LABELS "serial;nightly;parallel;subckt;params;valgrind;bsrc;errorexit")
set_tests_properties(${TestNamePrefix}Message/Subcircuit/subckt_noname.cir.sh PROPERTIES TIMEOUT 30)
