#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Oct 20 02:44:52 2017
# Process ID: 4556
# Current directory: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1
# Command line: vivado.exe -log DemoSDRAM_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DemoSDRAM_wrapper.tcl
# Log file: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/DemoSDRAM_wrapper.vds
# Journal file: C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DemoSDRAM_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/controller_src'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 339.355 ; gain = 129.445
Command: synth_design -top DemoSDRAM_wrapper -part xc7a200tfbg676-1 -flatten_hierarchy none -gated_clock_conversion auto -retiming -keep_equivalent_registers -no_lc -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9796 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 418.805 ; gain = 208.895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_wrapper' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM_wrapper.vhd:31]
INFO: [Synth 8-3491] module 'DemoSDRAM' declared at 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:1490' bound to instance 'DemoSDRAM_i' of component 'DemoSDRAM' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM_wrapper.vhd:49]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:1511]
INFO: [Synth 8-3491] module 'DemoSDRAM_axi_amm_bridge_0_0' declared at 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_axi_amm_bridge_0_0_stub.vhdl:5' bound to instance 'axi_amm_bridge_0' of component 'DemoSDRAM_axi_amm_bridge_0_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2139]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_axi_amm_bridge_0_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_axi_amm_bridge_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'DemoSDRAM_axi_crossbar_0_0' declared at 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_axi_crossbar_0_0_stub.vhdl:5' bound to instance 'axi_crossbar_0' of component 'DemoSDRAM_axi_crossbar_0_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2168]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_axi_crossbar_0_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_axi_crossbar_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'DemoSDRAM_axi_protocol_converter_0_0' declared at 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_axi_protocol_converter_0_0_stub.vhdl:5' bound to instance 'axi_protocol_converter_0' of component 'DemoSDRAM_axi_protocol_converter_0_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2232]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_axi_protocol_converter_0_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_axi_protocol_converter_0_0_stub.vhdl:71]
INFO: [Synth 8-3491] module 'DemoSDRAM_axi_traffic_gen_0_0' declared at 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_axi_traffic_gen_0_0_stub.vhdl:5' bound to instance 'axi_traffic_gen_0' of component 'DemoSDRAM_axi_traffic_gen_0_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2295]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_axi_traffic_gen_0_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_axi_traffic_gen_0_0_stub.vhdl:55]
INFO: [Synth 8-3491] module 'DemoSDRAM_clk_wiz_1_0' declared at 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'DemoSDRAM_clk_wiz_1_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2342]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_clk_wiz_1_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_clk_wiz_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'DemoSDRAM_ila_0_0' declared at 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_ila_0_0_stub.vhdl:5' bound to instance 'ila_0' of component 'DemoSDRAM_ila_0_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2349]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_ila_0_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_ila_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'DemoSDRAM_mdm_1_0' declared at 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'DemoSDRAM_mdm_1_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2366]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_mdm_1_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_mdm_1_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'DemoSDRAM_microblaze_0_0' declared at 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'DemoSDRAM_microblaze_0_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2399]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_microblaze_0_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_microblaze_0_0_stub.vhdl:93]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_microblaze_0_axi_periph_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:957]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_SMLZJK' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_SMLZJK' (1#1) [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:61]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1D24LT4' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1D24LT4' (2#1) [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:168]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1YRDISS' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:825]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1YRDISS' (3#1) [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:825]
INFO: [Synth 8-3491] module 'DemoSDRAM_s00_mmu_0' declared at 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_s00_mmu_0_stub.vhdl:5' bound to instance 's00_mmu' of component 'DemoSDRAM_s00_mmu_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:1380]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_s00_mmu_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_s00_mmu_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'DemoSDRAM_xbar_0' declared at 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'DemoSDRAM_xbar_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:1423]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_xbar_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'DemoSDRAM_microblaze_0_axi_periph_0' (4#1) [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:957]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_66NVH4' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:252]
INFO: [Synth 8-3491] module 'DemoSDRAM_dlmb_bram_if_cntlr_0' declared at 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'DemoSDRAM_dlmb_bram_if_cntlr_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:462]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_dlmb_bram_if_cntlr_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'DemoSDRAM_dlmb_v10_0' declared at 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'DemoSDRAM_dlmb_v10_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:516]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_dlmb_v10_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'DemoSDRAM_ilmb_bram_if_cntlr_0' declared at 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'DemoSDRAM_ilmb_bram_if_cntlr_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:544]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_ilmb_bram_if_cntlr_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'DemoSDRAM_ilmb_v10_0' declared at 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'DemoSDRAM_ilmb_v10_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:598]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_ilmb_v10_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'DemoSDRAM_lmb_bram_0' declared at 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'DemoSDRAM_lmb_bram_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:626]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_lmb_bram_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_lmb_bram_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_66NVH4' (5#1) [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:252]
INFO: [Synth 8-3491] module 'DemoSDRAM_rst_clk_wiz_1_100M_0' declared at 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1' of component 'DemoSDRAM_rst_clk_wiz_1_100M_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2574]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_rst_clk_wiz_1_100M_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'DemoSDRAM_sdram_ctrl_tmr_avalon_0_0' declared at 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_stub.vhdl:5' bound to instance 'sdram_ctrl_tmr_avs_0' of component 'DemoSDRAM_sdram_ctrl_tmr_avalon_0_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2587]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_sdram_ctrl_tmr_avalon_0_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_stub.vhdl:35]
INFO: [Synth 8-3491] module 'DemoSDRAM_xlconstant_0_0' declared at 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'DemoSDRAM_xlconstant_0_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2614]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_xlconstant_0_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'DemoSDRAM_xlconstant_0_2' declared at 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_xlconstant_0_2_stub.vhdl:5' bound to instance 'xlconstant_1' of component 'DemoSDRAM_xlconstant_0_2' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2618]
INFO: [Synth 8-638] synthesizing module 'DemoSDRAM_xlconstant_0_2' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/realtime/DemoSDRAM_xlconstant_0_2_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'DemoSDRAM' (6#1) [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:1511]
INFO: [Synth 8-256] done synthesizing module 'DemoSDRAM_wrapper' (7#1) [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM_wrapper.vhd:31]
WARNING: [Synth 8-3331] design s00_couplers_imp_1YRDISS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1YRDISS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1YRDISS has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1YRDISS has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D24LT4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D24LT4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D24LT4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D24LT4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_SMLZJK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_SMLZJK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_SMLZJK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_SMLZJK has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 458.020 ; gain = 248.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 458.020 ; gain = 248.109
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DemoSDRAM_axi_amm_bridge_0_0' instantiated as 'DemoSDRAM_i/axi_amm_bridge_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2139]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DemoSDRAM_axi_crossbar_0_0' instantiated as 'DemoSDRAM_i/axi_crossbar_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2168]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DemoSDRAM_axi_protocol_converter_0_0' instantiated as 'DemoSDRAM_i/axi_protocol_converter_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2232]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DemoSDRAM_axi_traffic_gen_0_0' instantiated as 'DemoSDRAM_i/axi_traffic_gen_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2295]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DemoSDRAM_clk_wiz_1_0' instantiated as 'DemoSDRAM_i/clk_wiz_1' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2342]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DemoSDRAM_dlmb_bram_if_cntlr_0' instantiated as 'DemoSDRAM_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:462]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DemoSDRAM_dlmb_v10_0' instantiated as 'DemoSDRAM_i/microblaze_0_local_memory/dlmb_v10' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:516]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DemoSDRAM_ila_0_0' instantiated as 'DemoSDRAM_i/ila_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2349]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DemoSDRAM_ilmb_bram_if_cntlr_0' instantiated as 'DemoSDRAM_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:544]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DemoSDRAM_ilmb_v10_0' instantiated as 'DemoSDRAM_i/microblaze_0_local_memory/ilmb_v10' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:598]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DemoSDRAM_lmb_bram_0' instantiated as 'DemoSDRAM_i/microblaze_0_local_memory/lmb_bram' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:626]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DemoSDRAM_mdm_1_0' instantiated as 'DemoSDRAM_i/mdm_1' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2366]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DemoSDRAM_microblaze_0_0' instantiated as 'DemoSDRAM_i/microblaze_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2399]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DemoSDRAM_rst_clk_wiz_1_100M_0' instantiated as 'DemoSDRAM_i/rst_clk_wiz_1' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2574]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DemoSDRAM_s00_mmu_0' instantiated as 'DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:1380]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DemoSDRAM_sdram_ctrl_tmr_avalon_0_0' instantiated as 'DemoSDRAM_i/sdram_ctrl_tmr_avs_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2587]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DemoSDRAM_xbar_0' instantiated as 'DemoSDRAM_i/microblaze_0_axi_periph/xbar' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:1423]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DemoSDRAM_xlconstant_0_0' instantiated as 'DemoSDRAM_i/xlconstant_0' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2614]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'DemoSDRAM_xlconstant_0_2' instantiated as 'DemoSDRAM_i/xlconstant_1' [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/sources_1/bd/DemoSDRAM/hdl/DemoSDRAM.vhd:2618]
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp/DemoSDRAM_microblaze_0_0_in_context.xdc] for cell 'DemoSDRAM_i/microblaze_0'
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp/DemoSDRAM_microblaze_0_0_in_context.xdc] for cell 'DemoSDRAM_i/microblaze_0'
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_2/DemoSDRAM_ilmb_v10_0_in_context.xdc] for cell 'DemoSDRAM_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_2/DemoSDRAM_ilmb_v10_0_in_context.xdc] for cell 'DemoSDRAM_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_3/DemoSDRAM_ilmb_v10_0_in_context.xdc] for cell 'DemoSDRAM_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_3/DemoSDRAM_ilmb_v10_0_in_context.xdc] for cell 'DemoSDRAM_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_4/DemoSDRAM_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'DemoSDRAM_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_4/DemoSDRAM_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'DemoSDRAM_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_5/DemoSDRAM_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'DemoSDRAM_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_5/DemoSDRAM_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'DemoSDRAM_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_6/DemoSDRAM_lmb_bram_0_in_context.xdc] for cell 'DemoSDRAM_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_6/DemoSDRAM_lmb_bram_0_in_context.xdc] for cell 'DemoSDRAM_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_7/DemoSDRAM_mdm_1_0_in_context.xdc] for cell 'DemoSDRAM_i/mdm_1'
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_7/DemoSDRAM_mdm_1_0_in_context.xdc] for cell 'DemoSDRAM_i/mdm_1'
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_8/DemoSDRAM_clk_wiz_1_0_in_context.xdc] for cell 'DemoSDRAM_i/clk_wiz_1'
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_8/DemoSDRAM_clk_wiz_1_0_in_context.xdc] for cell 'DemoSDRAM_i/clk_wiz_1'
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_9/DemoSDRAM_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'DemoSDRAM_i/rst_clk_wiz_1'
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_9/DemoSDRAM_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'DemoSDRAM_i/rst_clk_wiz_1'
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_10/DemoSDRAM_axi_amm_bridge_0_0_in_context.xdc] for cell 'DemoSDRAM_i/axi_amm_bridge_0'
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_10/DemoSDRAM_axi_amm_bridge_0_0_in_context.xdc] for cell 'DemoSDRAM_i/axi_amm_bridge_0'
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc] for cell 'DemoSDRAM_i/sdram_ctrl_tmr_avs_0'
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc] for cell 'DemoSDRAM_i/sdram_ctrl_tmr_avs_0'
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_12/DemoSDRAM_xlconstant_0_2_in_context.xdc] for cell 'DemoSDRAM_i/xlconstant_1'
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_12/DemoSDRAM_xlconstant_0_2_in_context.xdc] for cell 'DemoSDRAM_i/xlconstant_1'
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_13/DemoSDRAM_xbar_0_in_context.xdc] for cell 'DemoSDRAM_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_13/DemoSDRAM_xbar_0_in_context.xdc] for cell 'DemoSDRAM_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_14/DemoSDRAM_ila_0_0_in_context.xdc] for cell 'DemoSDRAM_i/ila_0'
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_14/DemoSDRAM_ila_0_0_in_context.xdc] for cell 'DemoSDRAM_i/ila_0'
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_15/DemoSDRAM_axi_traffic_gen_0_0_in_context.xdc] for cell 'DemoSDRAM_i/axi_traffic_gen_0'
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_15/DemoSDRAM_axi_traffic_gen_0_0_in_context.xdc] for cell 'DemoSDRAM_i/axi_traffic_gen_0'
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_16/DemoSDRAM_axi_protocol_converter_0_0_in_context.xdc] for cell 'DemoSDRAM_i/axi_protocol_converter_0'
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_16/DemoSDRAM_axi_protocol_converter_0_0_in_context.xdc] for cell 'DemoSDRAM_i/axi_protocol_converter_0'
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_17/DemoSDRAM_axi_crossbar_0_0_in_context.xdc] for cell 'DemoSDRAM_i/axi_crossbar_0'
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_17/DemoSDRAM_axi_crossbar_0_0_in_context.xdc] for cell 'DemoSDRAM_i/axi_crossbar_0'
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_18/DemoSDRAM_xlconstant_0_0_in_context.xdc] for cell 'DemoSDRAM_i/xlconstant_0'
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_18/DemoSDRAM_xlconstant_0_0_in_context.xdc] for cell 'DemoSDRAM_i/xlconstant_0'
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_19/DemoSDRAM_s00_mmu_0_in_context.xdc] for cell 'DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu'
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_19/DemoSDRAM_s00_mmu_0_in_context.xdc] for cell 'DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu'
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc]
CRITICAL WARNING: [Common 17-60] Property 'iob' already exists. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:1]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:65]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:66]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:67]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:68]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:69]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:70]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:71]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:72]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:73]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:74]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:75]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:76]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:77]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:78]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:79]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:80]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:81]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:82]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:83]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:84]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:85]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:86]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:87]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:88]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:89]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:90]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:91]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:92]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:93]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:94]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:95]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:96]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:97]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:98]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:99]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:100]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:101]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:102]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:103]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot set load on pre-synthesized design.  Please open a synthesized design (or synthesize the current design) and rerun this command. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc:104]
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_pin_constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DemoSDRAM_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DemoSDRAM_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -filter NAME=~\"clk_blaze_DemoSDRAM_clk_wiz_1_0\"'. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc:15]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc:15]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -filter NAME=~\"clk_sdram_DemoSDRAM_clk_wiz_1_0\"'. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc:16]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc:16]
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DemoSDRAM_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DemoSDRAM_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 772.719 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '83.333' specified during out-of-context synthesis of instance 'DemoSDRAM_i/axi_amm_bridge_0' at clock pin 's_axi_aclk' is different from the actual clock period '20.833', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '83.333' specified during out-of-context synthesis of instance 'DemoSDRAM_i/rst_clk_wiz_1' at clock pin 'slowest_sync_clk' is different from the actual clock period '20.833', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '83.333' specified during out-of-context synthesis of instance 'DemoSDRAM_i/microblaze_0_axi_periph/xbar' at clock pin 'aclk' is different from the actual clock period '20.833', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '83.333' specified during out-of-context synthesis of instance 'DemoSDRAM_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' at clock pin 'LMB_Clk' is different from the actual clock period '20.833', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '83.333' specified during out-of-context synthesis of instance 'DemoSDRAM_i/microblaze_0_local_memory/dlmb_v10' at clock pin 'LMB_Clk' is different from the actual clock period '20.833', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '83.333' specified during out-of-context synthesis of instance 'DemoSDRAM_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' at clock pin 'LMB_Clk' is different from the actual clock period '20.833', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '83.333' specified during out-of-context synthesis of instance 'DemoSDRAM_i/microblaze_0_local_memory/ilmb_v10' at clock pin 'LMB_Clk' is different from the actual clock period '20.833', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 772.719 ; gain = 562.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 772.719 ; gain = 562.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_shared. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_8/DemoSDRAM_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_shared. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_8/DemoSDRAM_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for addr_o[0]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for addr_o[0]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for addr_o[10]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for addr_o[10]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for addr_o[11]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for addr_o[11]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for addr_o[12]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for addr_o[12]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for addr_o[1]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for addr_o[1]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for addr_o[2]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for addr_o[2]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for addr_o[3]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for addr_o[3]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for addr_o[4]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for addr_o[4]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for addr_o[5]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for addr_o[5]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for addr_o[6]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for addr_o[6]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for addr_o[7]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for addr_o[7]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for addr_o[8]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for addr_o[8]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for addr_o[9]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for addr_o[9]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for bank_o[0]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for bank_o[0]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for bank_o[1]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for bank_o[1]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for cas_o. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for cas_o. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for cke_o. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for cke_o. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for cs_o. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for cs_o. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for dataQ_io[0]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dataQ_io[0]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for dataQ_io[10]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dataQ_io[10]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for dataQ_io[11]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dataQ_io[11]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for dataQ_io[12]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dataQ_io[12]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for dataQ_io[13]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dataQ_io[13]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for dataQ_io[14]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dataQ_io[14]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for dataQ_io[15]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dataQ_io[15]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for dataQ_io[1]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dataQ_io[1]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for dataQ_io[2]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dataQ_io[2]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for dataQ_io[3]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dataQ_io[3]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for dataQ_io[4]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dataQ_io[4]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for dataQ_io[5]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dataQ_io[5]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for dataQ_io[6]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dataQ_io[6]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for dataQ_io[7]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dataQ_io[7]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for dataQ_io[8]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dataQ_io[8]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for dataQ_io[9]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dataQ_io[9]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for dqm_o[0]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dqm_o[0]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for dqm_o[1]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for dqm_o[1]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ras_o. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ras_o. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for we_o. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for we_o. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/.Xil/Vivado-4556-EMA-VAIO/dcp_11/DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_in_context.xdc, line 76).
Applied set_property IOB = TRUE for dataQ_io[15]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 63).
Applied set_property IOB = TRUE for dataQ_io[14]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 63).
Applied set_property IOB = TRUE for dataQ_io[13]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 63).
Applied set_property IOB = TRUE for dataQ_io[12]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 63).
Applied set_property IOB = TRUE for dataQ_io[11]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 63).
Applied set_property IOB = TRUE for dataQ_io[10]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 63).
Applied set_property IOB = TRUE for dataQ_io[9]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 63).
Applied set_property IOB = TRUE for dataQ_io[8]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 63).
Applied set_property IOB = TRUE for dataQ_io[7]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 63).
Applied set_property IOB = TRUE for dataQ_io[6]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 63).
Applied set_property IOB = TRUE for dataQ_io[5]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 63).
Applied set_property IOB = TRUE for dataQ_io[4]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 63).
Applied set_property IOB = TRUE for dataQ_io[3]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 63).
Applied set_property IOB = TRUE for dataQ_io[2]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 63).
Applied set_property IOB = TRUE for dataQ_io[1]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 63).
Applied set_property IOB = TRUE for dataQ_io[0]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 63).
Applied set_property IOB = TRUE for clk_shared. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 63).
Applied set_property IOB = TRUE for addr_o[12]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for addr_o[11]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for addr_o[10]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for addr_o[9]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for addr_o[8]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for addr_o[7]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for addr_o[6]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for addr_o[5]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for addr_o[4]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for addr_o[3]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for addr_o[2]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for addr_o[1]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for addr_o[0]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for bank_o[1]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for bank_o[0]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for cas_o. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for cke_o. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for clk_sdram. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for cs_o. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for dqm_o[1]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for dqm_o[0]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for ras_o. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for status_led. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for we_o. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for dataQ_io[15]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for dataQ_io[14]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for dataQ_io[13]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for dataQ_io[12]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for dataQ_io[11]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for dataQ_io[10]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for dataQ_io[9]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for dataQ_io[8]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for dataQ_io[7]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for dataQ_io[6]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for dataQ_io[5]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for dataQ_io[4]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for dataQ_io[3]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for dataQ_io[2]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for dataQ_io[1]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property IOB = TRUE for dataQ_io[0]. (constraint file  C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc, line 64).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i/axi_amm_bridge_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i/axi_crossbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i/axi_protocol_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i/axi_traffic_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i/microblaze_0_axi_periph/s00_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i/rst_clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i/sdram_ctrl_tmr_avs_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoSDRAM_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 772.719 ; gain = 562.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 772.719 ; gain = 562.809
---------------------------------------------------------------------------------
INFO: Gated Clock Conversion is not possible as flatten_hierarchy is auto or none

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design s00_couplers_imp_1YRDISS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1YRDISS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1YRDISS has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1YRDISS has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D24LT4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D24LT4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D24LT4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D24LT4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_SMLZJK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_SMLZJK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_SMLZJK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_SMLZJK has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 772.719 ; gain = 562.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'DemoSDRAM_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'DemoSDRAM_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DemoSDRAM_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'DemoSDRAM_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DemoSDRAM_i/mdm_1/Dbg_Clk_0' to pin 'DemoSDRAM_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DemoSDRAM_i/mdm_1/Dbg_Update_0' to pin 'DemoSDRAM_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DemoSDRAM_i/clk_wiz_1/clk_blaze' to pin 'DemoSDRAM_i/clk_wiz_1/bbstub_clk_blaze/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DemoSDRAM_i/clk_wiz_1/clk_sdram' to pin 'DemoSDRAM_i/clk_wiz_1/bbstub_clk_sdram/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 772.719 ; gain = 562.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 772.719 ; gain = 562.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `DemoSDRAM_microblaze_0_axi_periph_0`
	No candidate paths found in current hierarchy level
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `DemoSDRAM_microblaze_0_axi_periph_0' done


INFO: [Synth 8-5816] Retiming module `microblaze_0_local_memory_imp_66NVH4`
	No candidate paths found in current hierarchy level
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `microblaze_0_local_memory_imp_66NVH4' done


INFO: [Synth 8-5816] Retiming module `DemoSDRAM`
	No candidate paths found in current hierarchy level
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `DemoSDRAM' done


INFO: [Synth 8-5816] Retiming module `DemoSDRAM_wrapper`
	No candidate paths found in current hierarchy level
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `DemoSDRAM_wrapper' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 772.719 ; gain = 562.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Gated Clock Conversion
---------------------------------------------------------------------------------
Gated clock conversion will not work if '-flatten_hierarchy none' switch to synth_design is specified.
---------------------------------------------------------------------------------
End Gated Clock Conversion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 772.719 ; gain = 562.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 772.719 ; gain = 562.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 772.719 ; gain = 562.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |DemoSDRAM_axi_amm_bridge_0_0         |         1|
|2     |DemoSDRAM_axi_crossbar_0_0           |         1|
|3     |DemoSDRAM_axi_protocol_converter_0_0 |         1|
|4     |DemoSDRAM_axi_traffic_gen_0_0        |         1|
|5     |DemoSDRAM_clk_wiz_1_0                |         1|
|6     |DemoSDRAM_ila_0_0                    |         1|
|7     |DemoSDRAM_mdm_1_0                    |         1|
|8     |DemoSDRAM_microblaze_0_0             |         1|
|9     |DemoSDRAM_s00_mmu_0                  |         1|
|10    |DemoSDRAM_xbar_0                     |         1|
|11    |DemoSDRAM_dlmb_bram_if_cntlr_0       |         1|
|12    |DemoSDRAM_dlmb_v10_0                 |         1|
|13    |DemoSDRAM_ilmb_bram_if_cntlr_0       |         1|
|14    |DemoSDRAM_ilmb_v10_0                 |         1|
|15    |DemoSDRAM_lmb_bram_0                 |         1|
|16    |DemoSDRAM_rst_clk_wiz_1_100M_0       |         1|
|17    |DemoSDRAM_sdram_ctrl_tmr_avalon_0_0  |         1|
|18    |DemoSDRAM_xlconstant_0_0             |         1|
|19    |DemoSDRAM_xlconstant_0_2             |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------+------+
|      |Cell                                      |Count |
+------+------------------------------------------+------+
|1     |DemoSDRAM_axi_amm_bridge_0_0_bbox         |     1|
|2     |DemoSDRAM_axi_crossbar_0_0_bbox           |     1|
|3     |DemoSDRAM_axi_protocol_converter_0_0_bbox |     1|
|4     |DemoSDRAM_axi_traffic_gen_0_0_bbox        |     1|
|5     |DemoSDRAM_clk_wiz_1_0_bbox                |     1|
|6     |DemoSDRAM_dlmb_bram_if_cntlr_0_bbox       |     1|
|7     |DemoSDRAM_dlmb_v10_0_bbox                 |     1|
|8     |DemoSDRAM_ila_0_0_bbox                    |     1|
|9     |DemoSDRAM_ilmb_bram_if_cntlr_0_bbox       |     1|
|10    |DemoSDRAM_ilmb_v10_0_bbox                 |     1|
|11    |DemoSDRAM_lmb_bram_0_bbox                 |     1|
|12    |DemoSDRAM_mdm_1_0_bbox                    |     1|
|13    |DemoSDRAM_microblaze_0_0_bbox             |     1|
|14    |DemoSDRAM_rst_clk_wiz_1_100M_0_bbox       |     1|
|15    |DemoSDRAM_s00_mmu_0_bbox                  |     1|
|16    |DemoSDRAM_sdram_ctrl_tmr_avalon_0_0_bbox  |     1|
|17    |DemoSDRAM_xbar_0_bbox                     |     1|
|18    |DemoSDRAM_xlconstant_0_0_bbox             |     1|
|19    |DemoSDRAM_xlconstant_0_2_bbox             |     1|
|20    |OBUF                                      |     2|
+------+------------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  2113|
|2     |  DemoSDRAM_i                 |DemoSDRAM                            |  2111|
|3     |    microblaze_0_axi_periph   |DemoSDRAM_microblaze_0_axi_periph_0  |   415|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_66NVH4 |   494|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 772.719 ; gain = 562.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 772.719 ; gain = 112.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 772.719 ; gain = 562.809
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 52 Warnings, 41 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 772.719 ; gain = 433.363
INFO: [Common 17-1381] The checkpoint 'C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.runs/synth_1/DemoSDRAM_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 772.719 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Oct 20 02:45:53 2017...
