<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>serial_core.h source code [linux-4.14.y/include/uapi/linux/serial_core.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/include/uapi/linux/serial_core.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.14.y</a>/<a href='../..'>include</a>/<a href='..'>uapi</a>/<a href='./'>linux</a>/<a href='serial_core.h.html'>serial_core.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0+ WITH Linux-syscall-note */</i></td></tr>
<tr><th id="2">2</th><td><i>/*</i></td></tr>
<tr><th id="3">3</th><td><i> *  linux/drivers/char/serial_core.h</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> *  Copyright (C) 2000 Deep Blue Solutions Ltd.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This program is free software; you can redistribute it and/or modify</i></td></tr>
<tr><th id="8">8</th><td><i> * it under the terms of the GNU General Public License as published by</i></td></tr>
<tr><th id="9">9</th><td><i> * the Free Software Foundation; either version 2 of the License, or</i></td></tr>
<tr><th id="10">10</th><td><i> * (at your option) any later version.</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * This program is distributed in the hope that it will be useful,</i></td></tr>
<tr><th id="13">13</th><td><i> * but WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="14">14</th><td><i> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</i></td></tr>
<tr><th id="15">15</th><td><i> * GNU General Public License for more details.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * You should have received a copy of the GNU General Public License</i></td></tr>
<tr><th id="18">18</th><td><i> * along with this program; if not, write to the Free Software</i></td></tr>
<tr><th id="19">19</th><td><i> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</i></td></tr>
<tr><th id="20">20</th><td><i> */</i></td></tr>
<tr><th id="21">21</th><td><u>#<span data-ppcond="21">ifndef</span> <span class="macro" data-ref="_M/_UAPILINUX_SERIAL_CORE_H">_UAPILINUX_SERIAL_CORE_H</span></u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/_UAPILINUX_SERIAL_CORE_H" data-ref="_M/_UAPILINUX_SERIAL_CORE_H">_UAPILINUX_SERIAL_CORE_H</dfn></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../linux/serial.h.html">&lt;linux/serial.h&gt;</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><i>/*</i></td></tr>
<tr><th id="27">27</th><td><i> * The type definitions.  These are from Ted Ts'o's serial.h</i></td></tr>
<tr><th id="28">28</th><td><i> */</i></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/PORT_UNKNOWN" data-ref="_M/PORT_UNKNOWN">PORT_UNKNOWN</dfn>	0</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/PORT_8250" data-ref="_M/PORT_8250">PORT_8250</dfn>	1</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/PORT_16450" data-ref="_M/PORT_16450">PORT_16450</dfn>	2</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/PORT_16550" data-ref="_M/PORT_16550">PORT_16550</dfn>	3</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/PORT_16550A" data-ref="_M/PORT_16550A">PORT_16550A</dfn>	4</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/PORT_CIRRUS" data-ref="_M/PORT_CIRRUS">PORT_CIRRUS</dfn>	5</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/PORT_16650" data-ref="_M/PORT_16650">PORT_16650</dfn>	6</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/PORT_16650V2" data-ref="_M/PORT_16650V2">PORT_16650V2</dfn>	7</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/PORT_16750" data-ref="_M/PORT_16750">PORT_16750</dfn>	8</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/PORT_STARTECH" data-ref="_M/PORT_STARTECH">PORT_STARTECH</dfn>	9</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/PORT_16C950" data-ref="_M/PORT_16C950">PORT_16C950</dfn>	10</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/PORT_16654" data-ref="_M/PORT_16654">PORT_16654</dfn>	11</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/PORT_16850" data-ref="_M/PORT_16850">PORT_16850</dfn>	12</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/PORT_RSA" data-ref="_M/PORT_RSA">PORT_RSA</dfn>	13</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/PORT_NS16550A" data-ref="_M/PORT_NS16550A">PORT_NS16550A</dfn>	14</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/PORT_XSCALE" data-ref="_M/PORT_XSCALE">PORT_XSCALE</dfn>	15</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/PORT_RM9000" data-ref="_M/PORT_RM9000">PORT_RM9000</dfn>	16	/* PMC-Sierra RM9xxx internal UART */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/PORT_OCTEON" data-ref="_M/PORT_OCTEON">PORT_OCTEON</dfn>	17	/* Cavium OCTEON internal UART */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/PORT_AR7" data-ref="_M/PORT_AR7">PORT_AR7</dfn>	18	/* Texas Instruments AR7 internal UART */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/PORT_U6_16550A" data-ref="_M/PORT_U6_16550A">PORT_U6_16550A</dfn>	19	/* ST-Ericsson U6xxx internal UART */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/PORT_TEGRA" data-ref="_M/PORT_TEGRA">PORT_TEGRA</dfn>	20	/* NVIDIA Tegra internal UART */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/PORT_XR17D15X" data-ref="_M/PORT_XR17D15X">PORT_XR17D15X</dfn>	21	/* Exar XR17D15x UART */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/PORT_LPC3220" data-ref="_M/PORT_LPC3220">PORT_LPC3220</dfn>	22	/* NXP LPC32xx SoC "Standard" UART */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/PORT_8250_CIR" data-ref="_M/PORT_8250_CIR">PORT_8250_CIR</dfn>	23	/* CIR infrared port, has its own driver */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/PORT_XR17V35X" data-ref="_M/PORT_XR17V35X">PORT_XR17V35X</dfn>	24	/* Exar XR17V35x UARTs */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/PORT_BRCM_TRUMANAGE" data-ref="_M/PORT_BRCM_TRUMANAGE">PORT_BRCM_TRUMANAGE</dfn>	25</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/PORT_ALTR_16550_F32" data-ref="_M/PORT_ALTR_16550_F32">PORT_ALTR_16550_F32</dfn> 26	/* Altera 16550 UART with 32 FIFOs */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/PORT_ALTR_16550_F64" data-ref="_M/PORT_ALTR_16550_F64">PORT_ALTR_16550_F64</dfn> 27	/* Altera 16550 UART with 64 FIFOs */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/PORT_ALTR_16550_F128" data-ref="_M/PORT_ALTR_16550_F128">PORT_ALTR_16550_F128</dfn> 28 /* Altera 16550 UART with 128 FIFOs */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/PORT_RT2880" data-ref="_M/PORT_RT2880">PORT_RT2880</dfn>	29	/* Ralink RT2880 internal UART */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/PORT_16550A_FSL64" data-ref="_M/PORT_16550A_FSL64">PORT_16550A_FSL64</dfn> 30	/* Freescale 16550 UART with 64 FIFOs */</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><i>/*</i></td></tr>
<tr><th id="62">62</th><td><i> * ARM specific type numbers.  These are not currently guaranteed</i></td></tr>
<tr><th id="63">63</th><td><i> * to be implemented, and will change in the future.  These are</i></td></tr>
<tr><th id="64">64</th><td><i> * separate so any additions to the old serial.c that occur before</i></td></tr>
<tr><th id="65">65</th><td><i> * we are merged can be easily merged here.</i></td></tr>
<tr><th id="66">66</th><td><i> */</i></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/PORT_PXA" data-ref="_M/PORT_PXA">PORT_PXA</dfn>	31</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/PORT_AMBA" data-ref="_M/PORT_AMBA">PORT_AMBA</dfn>	32</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/PORT_CLPS711X" data-ref="_M/PORT_CLPS711X">PORT_CLPS711X</dfn>	33</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/PORT_SA1100" data-ref="_M/PORT_SA1100">PORT_SA1100</dfn>	34</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/PORT_UART00" data-ref="_M/PORT_UART00">PORT_UART00</dfn>	35</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/PORT_OWL" data-ref="_M/PORT_OWL">PORT_OWL</dfn>	36</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/PORT_21285" data-ref="_M/PORT_21285">PORT_21285</dfn>	37</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i>/* Sparc type numbers.  */</i></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/PORT_SUNZILOG" data-ref="_M/PORT_SUNZILOG">PORT_SUNZILOG</dfn>	38</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/PORT_SUNSAB" data-ref="_M/PORT_SUNSAB">PORT_SUNSAB</dfn>	39</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>/* Nuvoton UART */</i></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/PORT_NPCM" data-ref="_M/PORT_NPCM">PORT_NPCM</dfn>	40</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i>/* Intel EG20 */</i></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/PORT_PCH_8LINE" data-ref="_M/PORT_PCH_8LINE">PORT_PCH_8LINE</dfn>	44</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/PORT_PCH_2LINE" data-ref="_M/PORT_PCH_2LINE">PORT_PCH_2LINE</dfn>	45</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><i>/* DEC */</i></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/PORT_DZ" data-ref="_M/PORT_DZ">PORT_DZ</dfn>		46</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/PORT_ZS" data-ref="_M/PORT_ZS">PORT_ZS</dfn>		47</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/* Parisc type numbers. */</i></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/PORT_MUX" data-ref="_M/PORT_MUX">PORT_MUX</dfn>	48</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><i>/* Atmel AT91 SoC */</i></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/PORT_ATMEL" data-ref="_M/PORT_ATMEL">PORT_ATMEL</dfn>	49</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i>/* Macintosh Zilog type numbers */</i></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/PORT_MAC_ZILOG" data-ref="_M/PORT_MAC_ZILOG">PORT_MAC_ZILOG</dfn>	50	/* m68k : not yet implemented */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/PORT_PMAC_ZILOG" data-ref="_M/PORT_PMAC_ZILOG">PORT_PMAC_ZILOG</dfn>	51</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i>/* SH-SCI */</i></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/PORT_SCI" data-ref="_M/PORT_SCI">PORT_SCI</dfn>	52</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/PORT_SCIF" data-ref="_M/PORT_SCIF">PORT_SCIF</dfn>	53</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/PORT_IRDA" data-ref="_M/PORT_IRDA">PORT_IRDA</dfn>	54</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i>/* Samsung S3C2410 SoC and derivatives thereof */</i></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/PORT_S3C2410" data-ref="_M/PORT_S3C2410">PORT_S3C2410</dfn>    55</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><i>/* SGI IP22 aka Indy / Challenge S / Indigo 2 */</i></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/PORT_IP22ZILOG" data-ref="_M/PORT_IP22ZILOG">PORT_IP22ZILOG</dfn>	56</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><i>/* Sharp LH7a40x -- an ARM9 SoC series */</i></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/PORT_LH7A40X" data-ref="_M/PORT_LH7A40X">PORT_LH7A40X</dfn>	57</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>/* PPC CPM type number */</i></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/PORT_CPM" data-ref="_M/PORT_CPM">PORT_CPM</dfn>        58</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><i>/* MPC52xx (and MPC512x) type numbers */</i></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/PORT_MPC52xx" data-ref="_M/PORT_MPC52xx">PORT_MPC52xx</dfn>	59</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><i>/* IBM icom */</i></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/PORT_ICOM" data-ref="_M/PORT_ICOM">PORT_ICOM</dfn>	60</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><i>/* Samsung S3C2440 SoC */</i></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/PORT_S3C2440" data-ref="_M/PORT_S3C2440">PORT_S3C2440</dfn>	61</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><i>/* Motorola i.MX SoC */</i></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/PORT_IMX" data-ref="_M/PORT_IMX">PORT_IMX</dfn>	62</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><i>/* Marvell MPSC */</i></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/PORT_MPSC" data-ref="_M/PORT_MPSC">PORT_MPSC</dfn>	63</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i>/* TXX9 type number */</i></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/PORT_TXX9" data-ref="_M/PORT_TXX9">PORT_TXX9</dfn>	64</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i>/* NEC VR4100 series SIU/DSIU */</i></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/PORT_VR41XX_SIU" data-ref="_M/PORT_VR41XX_SIU">PORT_VR41XX_SIU</dfn>		65</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/PORT_VR41XX_DSIU" data-ref="_M/PORT_VR41XX_DSIU">PORT_VR41XX_DSIU</dfn>	66</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i>/* Samsung S3C2400 SoC */</i></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/PORT_S3C2400" data-ref="_M/PORT_S3C2400">PORT_S3C2400</dfn>	67</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><i>/* M32R SIO */</i></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/PORT_M32R_SIO" data-ref="_M/PORT_M32R_SIO">PORT_M32R_SIO</dfn>	68</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><i>/*Digi jsm */</i></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/PORT_JSM" data-ref="_M/PORT_JSM">PORT_JSM</dfn>        69</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/PORT_PNX8XXX" data-ref="_M/PORT_PNX8XXX">PORT_PNX8XXX</dfn>	70</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><i>/* Hilscher netx */</i></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/PORT_NETX" data-ref="_M/PORT_NETX">PORT_NETX</dfn>	71</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><i>/* SUN4V Hypervisor Console */</i></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/PORT_SUNHV" data-ref="_M/PORT_SUNHV">PORT_SUNHV</dfn>	72</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/PORT_S3C2412" data-ref="_M/PORT_S3C2412">PORT_S3C2412</dfn>	73</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><i>/* Xilinx uartlite */</i></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/PORT_UARTLITE" data-ref="_M/PORT_UARTLITE">PORT_UARTLITE</dfn>	74</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i>/* Blackfin bf5xx */</i></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/PORT_BFIN" data-ref="_M/PORT_BFIN">PORT_BFIN</dfn>	75</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><i>/* Micrel KS8695 */</i></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/PORT_KS8695" data-ref="_M/PORT_KS8695">PORT_KS8695</dfn>	76</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><i>/* Broadcom SB1250, etc. SOC */</i></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/PORT_SB1250_DUART" data-ref="_M/PORT_SB1250_DUART">PORT_SB1250_DUART</dfn>	77</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><i>/* Freescale ColdFire */</i></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/PORT_MCF" data-ref="_M/PORT_MCF">PORT_MCF</dfn>	78</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><i>/* Blackfin SPORT */</i></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/PORT_BFIN_SPORT" data-ref="_M/PORT_BFIN_SPORT">PORT_BFIN_SPORT</dfn>		79</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><i>/* MN10300 on-chip UART numbers */</i></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/PORT_MN10300" data-ref="_M/PORT_MN10300">PORT_MN10300</dfn>		80</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/PORT_MN10300_CTS" data-ref="_M/PORT_MN10300_CTS">PORT_MN10300_CTS</dfn>	81</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/PORT_SC26XX" data-ref="_M/PORT_SC26XX">PORT_SC26XX</dfn>	82</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><i>/* SH-SCI */</i></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/PORT_SCIFA" data-ref="_M/PORT_SCIFA">PORT_SCIFA</dfn>	83</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/PORT_S3C6400" data-ref="_M/PORT_S3C6400">PORT_S3C6400</dfn>	84</u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><i>/* NWPSERIAL, now removed */</i></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/PORT_NWPSERIAL" data-ref="_M/PORT_NWPSERIAL">PORT_NWPSERIAL</dfn>	85</u></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><i>/* MAX3100 */</i></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/PORT_MAX3100" data-ref="_M/PORT_MAX3100">PORT_MAX3100</dfn>    86</u></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><i>/* Timberdale UART */</i></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/PORT_TIMBUART" data-ref="_M/PORT_TIMBUART">PORT_TIMBUART</dfn>	87</u></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><i>/* Qualcomm MSM SoCs */</i></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/PORT_MSM" data-ref="_M/PORT_MSM">PORT_MSM</dfn>	88</u></td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><i>/* BCM63xx family SoCs */</i></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/PORT_BCM63XX" data-ref="_M/PORT_BCM63XX">PORT_BCM63XX</dfn>	89</u></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><i>/* Aeroflex Gaisler GRLIB APBUART */</i></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/PORT_APBUART" data-ref="_M/PORT_APBUART">PORT_APBUART</dfn>    90</u></td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><i>/* Altera UARTs */</i></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/PORT_ALTERA_JTAGUART" data-ref="_M/PORT_ALTERA_JTAGUART">PORT_ALTERA_JTAGUART</dfn>	91</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/PORT_ALTERA_UART" data-ref="_M/PORT_ALTERA_UART">PORT_ALTERA_UART</dfn>	92</u></td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><i>/* SH-SCI */</i></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/PORT_SCIFB" data-ref="_M/PORT_SCIFB">PORT_SCIFB</dfn>	93</u></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><i>/* MAX310X */</i></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/PORT_MAX310X" data-ref="_M/PORT_MAX310X">PORT_MAX310X</dfn>	94</u></td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><i>/* TI DA8xx/66AK2x */</i></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/PORT_DA830" data-ref="_M/PORT_DA830">PORT_DA830</dfn>	95</u></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><i>/* TI OMAP-UART */</i></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/PORT_OMAP" data-ref="_M/PORT_OMAP">PORT_OMAP</dfn>	96</u></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><i>/* VIA VT8500 SoC */</i></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/PORT_VT8500" data-ref="_M/PORT_VT8500">PORT_VT8500</dfn>	97</u></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><i>/* Cadence (Xilinx Zynq) UART */</i></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/PORT_XUARTPS" data-ref="_M/PORT_XUARTPS">PORT_XUARTPS</dfn>	98</u></td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><i>/* Atheros AR933X SoC */</i></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/PORT_AR933X" data-ref="_M/PORT_AR933X">PORT_AR933X</dfn>	99</u></td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><i>/* Energy Micro efm32 SoC */</i></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/PORT_EFMUART" data-ref="_M/PORT_EFMUART">PORT_EFMUART</dfn>   100</u></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><i>/* ARC (Synopsys) on-chip UART */</i></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/PORT_ARC" data-ref="_M/PORT_ARC">PORT_ARC</dfn>       101</u></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><i>/* Rocketport EXPRESS/INFINITY */</i></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/PORT_RP2" data-ref="_M/PORT_RP2">PORT_RP2</dfn>	102</u></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><i>/* Freescale lpuart */</i></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/PORT_LPUART" data-ref="_M/PORT_LPUART">PORT_LPUART</dfn>	103</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><i>/* SH-SCI */</i></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/PORT_HSCIF" data-ref="_M/PORT_HSCIF">PORT_HSCIF</dfn>	104</u></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><i>/* ST ASC type numbers */</i></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/PORT_ASC" data-ref="_M/PORT_ASC">PORT_ASC</dfn>       105</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><i>/* Tilera TILE-Gx UART */</i></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/PORT_TILEGX" data-ref="_M/PORT_TILEGX">PORT_TILEGX</dfn>	106</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><i>/* MEN 16z135 UART */</i></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/PORT_MEN_Z135" data-ref="_M/PORT_MEN_Z135">PORT_MEN_Z135</dfn>	107</u></td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><i>/* SC16IS74xx */</i></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/PORT_SC16IS7XX" data-ref="_M/PORT_SC16IS7XX">PORT_SC16IS7XX</dfn>   108</u></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><i>/* MESON */</i></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/PORT_MESON" data-ref="_M/PORT_MESON">PORT_MESON</dfn>	109</u></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><i>/* Conexant Digicolor */</i></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/PORT_DIGICOLOR" data-ref="_M/PORT_DIGICOLOR">PORT_DIGICOLOR</dfn>	110</u></td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><i>/* SPRD SERIAL  */</i></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/PORT_SPRD" data-ref="_M/PORT_SPRD">PORT_SPRD</dfn>	111</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><i>/* Cris v10 / v32 SoC */</i></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/PORT_CRIS" data-ref="_M/PORT_CRIS">PORT_CRIS</dfn>	112</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><i>/* STM32 USART */</i></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/PORT_STM32" data-ref="_M/PORT_STM32">PORT_STM32</dfn>	113</u></td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><i>/* MVEBU UART */</i></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/PORT_MVEBU" data-ref="_M/PORT_MVEBU">PORT_MVEBU</dfn>	114</u></td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><i>/* Microchip PIC32 UART */</i></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/PORT_PIC32" data-ref="_M/PORT_PIC32">PORT_PIC32</dfn>	115</u></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><i>/* MPS2 UART */</i></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/PORT_MPS2UART" data-ref="_M/PORT_MPS2UART">PORT_MPS2UART</dfn>	116</u></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><i>/* MediaTek BTIF */</i></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/PORT_MTK_BTIF" data-ref="_M/PORT_MTK_BTIF">PORT_MTK_BTIF</dfn>	117</u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><u>#<span data-ppcond="21">endif</span> /* _UAPILINUX_SERIAL_CORE_H */</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../drivers/tty/hvc/hvc_console.c.html'>linux-4.14.y/drivers/tty/hvc/hvc_console.c</a><br/>Generated on <em>2018-Aug-13</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
