
/**
 * THIS FILE WAS AUTOGENERATED -- DO NOT EDIT DIRECTLY.
 *
 * Copyright (c) 2015 by Qualcomm Technologies Incorporated. All Rights Reserved.
 */

#ifndef _SPMICORESWIO_H_
#define _SPMICORESWIO_H_

#include "SpmiCoreHwio.h"

#define SWIO_SPMI_GENI_CLK_CTRL_ADDR(bid) ( HWIO_SPMI_GENI_CLK_CTRL_ADDR )
#define SWIO_SPMI_GENI_CLK_CTRL_RMSK(bid) ( HWIO_SPMI_GENI_CLK_CTRL_RMSK )
#define SWIO_SPMI_GENI_CLK_CTRL_IN(bid) ( HWIO_SPMI_GENI_CLK_CTRL_IN )
#define SWIO_SPMI_GENI_CLK_CTRL_INM(bid,m) ( HWIO_SPMI_GENI_CLK_CTRL_INM(m) )
#define SWIO_SPMI_GENI_CLK_CTRL_OUT(bid,v) ( HWIO_SPMI_GENI_CLK_CTRL_OUT(v) )
#define SWIO_SPMI_GENI_CLK_CTRL_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CLK_CTRL_OUTM(m,v) )
#define SWIO_SPMI_GENI_CLK_CTRL_SER_CLK_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CLK_CTRL_SER_CLK_SEL_BMSK )
#define SWIO_SPMI_GENI_CLK_CTRL_SER_CLK_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CLK_CTRL_SER_CLK_SEL_SHFT )
#define SWIO_SPMI_GENI_HW_VERSION_ADDR(bid) ( HWIO_SPMI_GENI_HW_VERSION_ADDR )
#define SWIO_SPMI_GENI_HW_VERSION_RMSK(bid) ( HWIO_SPMI_GENI_HW_VERSION_RMSK )
#define SWIO_SPMI_GENI_HW_VERSION_IN(bid) ( HWIO_SPMI_GENI_HW_VERSION_IN )
#define SWIO_SPMI_GENI_HW_VERSION_INM(bid,m) ( HWIO_SPMI_GENI_HW_VERSION_INM(m) )
#define SWIO_SPMI_GENI_HW_VERSION_MAJOR_BMSK(bid) ( HWIO_SPMI_GENI_HW_VERSION_MAJOR_BMSK )
#define SWIO_SPMI_GENI_HW_VERSION_MAJOR_SHFT(bid) ( HWIO_SPMI_GENI_HW_VERSION_MAJOR_SHFT )
#define SWIO_SPMI_GENI_HW_VERSION_MINOR_BMSK(bid) ( HWIO_SPMI_GENI_HW_VERSION_MINOR_BMSK )
#define SWIO_SPMI_GENI_HW_VERSION_MINOR_SHFT(bid) ( HWIO_SPMI_GENI_HW_VERSION_MINOR_SHFT )
#define SWIO_SPMI_GENI_HW_VERSION_STEP_BMSK(bid) ( HWIO_SPMI_GENI_HW_VERSION_STEP_BMSK )
#define SWIO_SPMI_GENI_HW_VERSION_STEP_SHFT(bid) ( HWIO_SPMI_GENI_HW_VERSION_STEP_SHFT )
#define SWIO_SPMI_GENI_FW_REVISION_ADDR(bid) ( HWIO_SPMI_GENI_FW_REVISION_ADDR )
#define SWIO_SPMI_GENI_FW_REVISION_RMSK(bid) ( HWIO_SPMI_GENI_FW_REVISION_RMSK )
#define SWIO_SPMI_GENI_FW_REVISION_IN(bid) ( HWIO_SPMI_GENI_FW_REVISION_IN )
#define SWIO_SPMI_GENI_FW_REVISION_INM(bid,m) ( HWIO_SPMI_GENI_FW_REVISION_INM(m) )
#define SWIO_SPMI_GENI_FW_REVISION_OUT(bid,v) ( HWIO_SPMI_GENI_FW_REVISION_OUT(v) )
#define SWIO_SPMI_GENI_FW_REVISION_OUTM(bid,m,v) ( HWIO_SPMI_GENI_FW_REVISION_OUTM(m,v) )
#define SWIO_SPMI_GENI_FW_REVISION_PROTOCOL_BMSK(bid) ( HWIO_SPMI_GENI_FW_REVISION_PROTOCOL_BMSK )
#define SWIO_SPMI_GENI_FW_REVISION_PROTOCOL_SHFT(bid) ( HWIO_SPMI_GENI_FW_REVISION_PROTOCOL_SHFT )
#define SWIO_SPMI_GENI_FW_REVISION_VERSION_BMSK(bid) ( HWIO_SPMI_GENI_FW_REVISION_VERSION_BMSK )
#define SWIO_SPMI_GENI_FW_REVISION_VERSION_SHFT(bid) ( HWIO_SPMI_GENI_FW_REVISION_VERSION_SHFT )
#define SWIO_SPMI_GENI_S_FW_REVISION_ADDR(bid) ( HWIO_SPMI_GENI_S_FW_REVISION_ADDR )
#define SWIO_SPMI_GENI_S_FW_REVISION_RMSK(bid) ( HWIO_SPMI_GENI_S_FW_REVISION_RMSK )
#define SWIO_SPMI_GENI_S_FW_REVISION_IN(bid) ( HWIO_SPMI_GENI_S_FW_REVISION_IN )
#define SWIO_SPMI_GENI_S_FW_REVISION_INM(bid,m) ( HWIO_SPMI_GENI_S_FW_REVISION_INM(m) )
#define SWIO_SPMI_GENI_S_FW_REVISION_OUT(bid,v) ( HWIO_SPMI_GENI_S_FW_REVISION_OUT(v) )
#define SWIO_SPMI_GENI_S_FW_REVISION_OUTM(bid,m,v) ( HWIO_SPMI_GENI_S_FW_REVISION_OUTM(m,v) )
#define SWIO_SPMI_GENI_S_FW_REVISION_PROTOCOL_BMSK(bid) ( HWIO_SPMI_GENI_S_FW_REVISION_PROTOCOL_BMSK )
#define SWIO_SPMI_GENI_S_FW_REVISION_PROTOCOL_SHFT(bid) ( HWIO_SPMI_GENI_S_FW_REVISION_PROTOCOL_SHFT )
#define SWIO_SPMI_GENI_S_FW_REVISION_VERSION_BMSK(bid) ( HWIO_SPMI_GENI_S_FW_REVISION_VERSION_BMSK )
#define SWIO_SPMI_GENI_S_FW_REVISION_VERSION_SHFT(bid) ( HWIO_SPMI_GENI_S_FW_REVISION_VERSION_SHFT )
#define SWIO_SPMI_GENI_FORCE_DEFAULT_REG_ADDR(bid) ( HWIO_SPMI_GENI_FORCE_DEFAULT_REG_ADDR )
#define SWIO_SPMI_GENI_FORCE_DEFAULT_REG_RMSK(bid) ( HWIO_SPMI_GENI_FORCE_DEFAULT_REG_RMSK )
#define SWIO_SPMI_GENI_FORCE_DEFAULT_REG_OUT(bid,v) ( HWIO_SPMI_GENI_FORCE_DEFAULT_REG_OUT(v) )
#define SWIO_SPMI_GENI_FORCE_DEFAULT_REG_FORCE_DEFAULT_BMSK(bid) ( HWIO_SPMI_GENI_FORCE_DEFAULT_REG_FORCE_DEFAULT_BMSK )
#define SWIO_SPMI_GENI_FORCE_DEFAULT_REG_FORCE_DEFAULT_SHFT(bid) ( HWIO_SPMI_GENI_FORCE_DEFAULT_REG_FORCE_DEFAULT_SHFT )
#define SWIO_SPMI_GENI_OUTPUT_CTRL_ADDR(bid) ( HWIO_SPMI_GENI_OUTPUT_CTRL_ADDR )
#define SWIO_SPMI_GENI_OUTPUT_CTRL_RMSK(bid) ( HWIO_SPMI_GENI_OUTPUT_CTRL_RMSK )
#define SWIO_SPMI_GENI_OUTPUT_CTRL_IN(bid) ( HWIO_SPMI_GENI_OUTPUT_CTRL_IN )
#define SWIO_SPMI_GENI_OUTPUT_CTRL_INM(bid,m) ( HWIO_SPMI_GENI_OUTPUT_CTRL_INM(m) )
#define SWIO_SPMI_GENI_OUTPUT_CTRL_OUT(bid,v) ( HWIO_SPMI_GENI_OUTPUT_CTRL_OUT(v) )
#define SWIO_SPMI_GENI_OUTPUT_CTRL_OUTM(bid,m,v) ( HWIO_SPMI_GENI_OUTPUT_CTRL_OUTM(m,v) )
#define SWIO_SPMI_GENI_OUTPUT_CTRL_SOE2_EN_BMSK(bid) ( HWIO_SPMI_GENI_OUTPUT_CTRL_SOE2_EN_BMSK )
#define SWIO_SPMI_GENI_OUTPUT_CTRL_SOE2_EN_SHFT(bid) ( HWIO_SPMI_GENI_OUTPUT_CTRL_SOE2_EN_SHFT )
#define SWIO_SPMI_GENI_OUTPUT_CTRL_SOE1_EN_BMSK(bid) ( HWIO_SPMI_GENI_OUTPUT_CTRL_SOE1_EN_BMSK )
#define SWIO_SPMI_GENI_OUTPUT_CTRL_SOE1_EN_SHFT(bid) ( HWIO_SPMI_GENI_OUTPUT_CTRL_SOE1_EN_SHFT )
#define SWIO_SPMI_GENI_OUTPUT_CTRL_SOE0_EN_BMSK(bid) ( HWIO_SPMI_GENI_OUTPUT_CTRL_SOE0_EN_BMSK )
#define SWIO_SPMI_GENI_OUTPUT_CTRL_SOE0_EN_SHFT(bid) ( HWIO_SPMI_GENI_OUTPUT_CTRL_SOE0_EN_SHFT )
#define SWIO_SPMI_GENI_CGC_CTRL_ADDR(bid) ( HWIO_SPMI_GENI_CGC_CTRL_ADDR )
#define SWIO_SPMI_GENI_CGC_CTRL_RMSK(bid) ( HWIO_SPMI_GENI_CGC_CTRL_RMSK )
#define SWIO_SPMI_GENI_CGC_CTRL_IN(bid) ( HWIO_SPMI_GENI_CGC_CTRL_IN )
#define SWIO_SPMI_GENI_CGC_CTRL_INM(bid,m) ( HWIO_SPMI_GENI_CGC_CTRL_INM(m) )
#define SWIO_SPMI_GENI_CGC_CTRL_OUT(bid,v) ( HWIO_SPMI_GENI_CGC_CTRL_OUT(v) )
#define SWIO_SPMI_GENI_CGC_CTRL_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CGC_CTRL_OUTM(m,v) )
#define SWIO_SPMI_GENI_CGC_CTRL_PROG_RAM_SCLK_OFF_BMSK(bid) ( HWIO_SPMI_GENI_CGC_CTRL_PROG_RAM_SCLK_OFF_BMSK )
#define SWIO_SPMI_GENI_CGC_CTRL_PROG_RAM_SCLK_OFF_SHFT(bid) ( HWIO_SPMI_GENI_CGC_CTRL_PROG_RAM_SCLK_OFF_SHFT )
#define SWIO_SPMI_GENI_CGC_CTRL_PROG_RAM_HCLK_OFF_BMSK(bid) ( HWIO_SPMI_GENI_CGC_CTRL_PROG_RAM_HCLK_OFF_BMSK )
#define SWIO_SPMI_GENI_CGC_CTRL_PROG_RAM_HCLK_OFF_SHFT(bid) ( HWIO_SPMI_GENI_CGC_CTRL_PROG_RAM_HCLK_OFF_SHFT )
#define SWIO_SPMI_GENI_CGC_CTRL_EXT_CLK_CGC_ON_BMSK(bid) ( HWIO_SPMI_GENI_CGC_CTRL_EXT_CLK_CGC_ON_BMSK )
#define SWIO_SPMI_GENI_CGC_CTRL_EXT_CLK_CGC_ON_SHFT(bid) ( HWIO_SPMI_GENI_CGC_CTRL_EXT_CLK_CGC_ON_SHFT )
#define SWIO_SPMI_GENI_CGC_CTRL_RX_CLK_CGC_ON_BMSK(bid) ( HWIO_SPMI_GENI_CGC_CTRL_RX_CLK_CGC_ON_BMSK )
#define SWIO_SPMI_GENI_CGC_CTRL_RX_CLK_CGC_ON_SHFT(bid) ( HWIO_SPMI_GENI_CGC_CTRL_RX_CLK_CGC_ON_SHFT )
#define SWIO_SPMI_GENI_CGC_CTRL_TX_CLK_CGC_ON_BMSK(bid) ( HWIO_SPMI_GENI_CGC_CTRL_TX_CLK_CGC_ON_BMSK )
#define SWIO_SPMI_GENI_CGC_CTRL_TX_CLK_CGC_ON_SHFT(bid) ( HWIO_SPMI_GENI_CGC_CTRL_TX_CLK_CGC_ON_SHFT )
#define SWIO_SPMI_GENI_CGC_CTRL_SCLK_CGC_ON_BMSK(bid) ( HWIO_SPMI_GENI_CGC_CTRL_SCLK_CGC_ON_BMSK )
#define SWIO_SPMI_GENI_CGC_CTRL_SCLK_CGC_ON_SHFT(bid) ( HWIO_SPMI_GENI_CGC_CTRL_SCLK_CGC_ON_SHFT )
#define SWIO_SPMI_GENI_CGC_CTRL_DATA_AHB_CLK_CGC_ON_BMSK(bid) ( HWIO_SPMI_GENI_CGC_CTRL_DATA_AHB_CLK_CGC_ON_BMSK )
#define SWIO_SPMI_GENI_CGC_CTRL_DATA_AHB_CLK_CGC_ON_SHFT(bid) ( HWIO_SPMI_GENI_CGC_CTRL_DATA_AHB_CLK_CGC_ON_SHFT )
#define SWIO_SPMI_GENI_CGC_CTRL_CFG_AHB_WR_CLK_CGC_ON_BMSK(bid) ( HWIO_SPMI_GENI_CGC_CTRL_CFG_AHB_WR_CLK_CGC_ON_BMSK )
#define SWIO_SPMI_GENI_CGC_CTRL_CFG_AHB_WR_CLK_CGC_ON_SHFT(bid) ( HWIO_SPMI_GENI_CGC_CTRL_CFG_AHB_WR_CLK_CGC_ON_SHFT )
#define SWIO_SPMI_GENI_CGC_CTRL_CFG_AHB_CLK_CGC_ON_BMSK(bid) ( HWIO_SPMI_GENI_CGC_CTRL_CFG_AHB_CLK_CGC_ON_BMSK )
#define SWIO_SPMI_GENI_CGC_CTRL_CFG_AHB_CLK_CGC_ON_SHFT(bid) ( HWIO_SPMI_GENI_CGC_CTRL_CFG_AHB_CLK_CGC_ON_SHFT )
#define SWIO_SPMI_GENI_CHAR_CFG_ADDR(bid) ( HWIO_SPMI_GENI_CHAR_CFG_ADDR )
#define SWIO_SPMI_GENI_CHAR_CFG_RMSK(bid) ( HWIO_SPMI_GENI_CHAR_CFG_RMSK )
#define SWIO_SPMI_GENI_CHAR_CFG_IN(bid) ( HWIO_SPMI_GENI_CHAR_CFG_IN )
#define SWIO_SPMI_GENI_CHAR_CFG_INM(bid,m) ( HWIO_SPMI_GENI_CHAR_CFG_INM(m) )
#define SWIO_SPMI_GENI_CHAR_CFG_OUT(bid,v) ( HWIO_SPMI_GENI_CHAR_CFG_OUT(v) )
#define SWIO_SPMI_GENI_CHAR_CFG_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CHAR_CFG_OUTM(m,v) )
#define SWIO_SPMI_GENI_CHAR_CFG_CHAR_MODE_BMSK(bid) ( HWIO_SPMI_GENI_CHAR_CFG_CHAR_MODE_BMSK )
#define SWIO_SPMI_GENI_CHAR_CFG_CHAR_MODE_SHFT(bid) ( HWIO_SPMI_GENI_CHAR_CFG_CHAR_MODE_SHFT )
#define SWIO_SPMI_GENI_CHAR_CFG_CHAR_STATUS_BMSK(bid) ( HWIO_SPMI_GENI_CHAR_CFG_CHAR_STATUS_BMSK )
#define SWIO_SPMI_GENI_CHAR_CFG_CHAR_STATUS_SHFT(bid) ( HWIO_SPMI_GENI_CHAR_CFG_CHAR_STATUS_SHFT )
#define SWIO_SPMI_GENI_CHAR_CFG_DIRECTION_BMSK(bid) ( HWIO_SPMI_GENI_CHAR_CFG_DIRECTION_BMSK )
#define SWIO_SPMI_GENI_CHAR_CFG_DIRECTION_SHFT(bid) ( HWIO_SPMI_GENI_CHAR_CFG_DIRECTION_SHFT )
#define SWIO_SPMI_GENI_CHAR_CFG_ENABLE_BMSK(bid) ( HWIO_SPMI_GENI_CHAR_CFG_ENABLE_BMSK )
#define SWIO_SPMI_GENI_CHAR_CFG_ENABLE_SHFT(bid) ( HWIO_SPMI_GENI_CHAR_CFG_ENABLE_SHFT )
#define SWIO_SPMI_GENI_CHAR_DATA_n_ADDR(bid,n) ( HWIO_SPMI_GENI_CHAR_DATA_n_ADDR(n) )
#define SWIO_SPMI_GENI_CHAR_DATA_n_RMSK(bid) ( HWIO_SPMI_GENI_CHAR_DATA_n_RMSK )
#define SWIO_SPMI_GENI_CHAR_DATA_n_MAXn(bid) ( HWIO_SPMI_GENI_CHAR_DATA_n_MAXn )
#define SWIO_SPMI_GENI_CHAR_DATA_n_INI(bid,n) ( HWIO_SPMI_GENI_CHAR_DATA_n_INI(n) )
#define SWIO_SPMI_GENI_CHAR_DATA_n_INMI(bid,n,mask) ( HWIO_SPMI_GENI_CHAR_DATA_n_INMI(n,mask) )
#define SWIO_SPMI_GENI_CHAR_DATA_n_OUTI(bid,n,val) ( HWIO_SPMI_GENI_CHAR_DATA_n_OUTI(n,val) )
#define SWIO_SPMI_GENI_CHAR_DATA_n_OUTMI(bid,n,mask,val) ( HWIO_SPMI_GENI_CHAR_DATA_n_OUTMI(n,mask,val) )
#define SWIO_SPMI_GENI_CHAR_DATA_n_DIN_ACTUAL_BMSK(bid) ( HWIO_SPMI_GENI_CHAR_DATA_n_DIN_ACTUAL_BMSK )
#define SWIO_SPMI_GENI_CHAR_DATA_n_DIN_ACTUAL_SHFT(bid) ( HWIO_SPMI_GENI_CHAR_DATA_n_DIN_ACTUAL_SHFT )
#define SWIO_SPMI_GENI_CHAR_DATA_n_DOUT_DATA_DIN_EXP_BMSK(bid) ( HWIO_SPMI_GENI_CHAR_DATA_n_DOUT_DATA_DIN_EXP_BMSK )
#define SWIO_SPMI_GENI_CHAR_DATA_n_DOUT_DATA_DIN_EXP_SHFT(bid) ( HWIO_SPMI_GENI_CHAR_DATA_n_DOUT_DATA_DIN_EXP_SHFT )
#define SWIO_SPMI_GENI_CTRL_ADDR(bid) ( HWIO_SPMI_GENI_CTRL_ADDR )
#define SWIO_SPMI_GENI_CTRL_RMSK(bid) ( HWIO_SPMI_GENI_CTRL_RMSK )
#define SWIO_SPMI_GENI_CTRL_IN(bid) ( HWIO_SPMI_GENI_CTRL_IN )
#define SWIO_SPMI_GENI_CTRL_INM(bid,m) ( HWIO_SPMI_GENI_CTRL_INM(m) )
#define SWIO_SPMI_GENI_CTRL_OUT(bid,v) ( HWIO_SPMI_GENI_CTRL_OUT(v) )
#define SWIO_SPMI_GENI_CTRL_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CTRL_OUTM(m,v) )
#define SWIO_SPMI_GENI_CTRL_S_GENI_DISABLE_BMSK(bid) ( HWIO_SPMI_GENI_CTRL_S_GENI_DISABLE_BMSK )
#define SWIO_SPMI_GENI_CTRL_S_GENI_DISABLE_SHFT(bid) ( HWIO_SPMI_GENI_CTRL_S_GENI_DISABLE_SHFT )
#define SWIO_SPMI_GENI_CTRL_M_GENI_DISABLE_BMSK(bid) ( HWIO_SPMI_GENI_CTRL_M_GENI_DISABLE_BMSK )
#define SWIO_SPMI_GENI_CTRL_M_GENI_DISABLE_SHFT(bid) ( HWIO_SPMI_GENI_CTRL_M_GENI_DISABLE_SHFT )
#define SWIO_SPMI_GENI_STATUS_ADDR(bid) ( HWIO_SPMI_GENI_STATUS_ADDR )
#define SWIO_SPMI_GENI_STATUS_RMSK(bid) ( HWIO_SPMI_GENI_STATUS_RMSK )
#define SWIO_SPMI_GENI_STATUS_IN(bid) ( HWIO_SPMI_GENI_STATUS_IN )
#define SWIO_SPMI_GENI_STATUS_INM(bid,m) ( HWIO_SPMI_GENI_STATUS_INM(m) )
#define SWIO_SPMI_GENI_STATUS_S_GENI_CMD_FSM_STATE_BMSK(bid) ( HWIO_SPMI_GENI_STATUS_S_GENI_CMD_FSM_STATE_BMSK )
#define SWIO_SPMI_GENI_STATUS_S_GENI_CMD_FSM_STATE_SHFT(bid) ( HWIO_SPMI_GENI_STATUS_S_GENI_CMD_FSM_STATE_SHFT )
#define SWIO_SPMI_GENI_STATUS_NOT_USED_BITS_3_BMSK(bid) ( HWIO_SPMI_GENI_STATUS_NOT_USED_BITS_3_BMSK )
#define SWIO_SPMI_GENI_STATUS_NOT_USED_BITS_3_SHFT(bid) ( HWIO_SPMI_GENI_STATUS_NOT_USED_BITS_3_SHFT )
#define SWIO_SPMI_GENI_STATUS_S_GENI_CMD_ACTIVE_BMSK(bid) ( HWIO_SPMI_GENI_STATUS_S_GENI_CMD_ACTIVE_BMSK )
#define SWIO_SPMI_GENI_STATUS_S_GENI_CMD_ACTIVE_SHFT(bid) ( HWIO_SPMI_GENI_STATUS_S_GENI_CMD_ACTIVE_SHFT )
#define SWIO_SPMI_GENI_STATUS_NOT_USED_BITS_2_BMSK(bid) ( HWIO_SPMI_GENI_STATUS_NOT_USED_BITS_2_BMSK )
#define SWIO_SPMI_GENI_STATUS_NOT_USED_BITS_2_SHFT(bid) ( HWIO_SPMI_GENI_STATUS_NOT_USED_BITS_2_SHFT )
#define SWIO_SPMI_GENI_STATUS_M_GENI_CMD_FSM_STATE_BMSK(bid) ( HWIO_SPMI_GENI_STATUS_M_GENI_CMD_FSM_STATE_BMSK )
#define SWIO_SPMI_GENI_STATUS_M_GENI_CMD_FSM_STATE_SHFT(bid) ( HWIO_SPMI_GENI_STATUS_M_GENI_CMD_FSM_STATE_SHFT )
#define SWIO_SPMI_GENI_STATUS_NOT_USED_BITS_1_BMSK(bid) ( HWIO_SPMI_GENI_STATUS_NOT_USED_BITS_1_BMSK )
#define SWIO_SPMI_GENI_STATUS_NOT_USED_BITS_1_SHFT(bid) ( HWIO_SPMI_GENI_STATUS_NOT_USED_BITS_1_SHFT )
#define SWIO_SPMI_GENI_STATUS_M_GENI_CMD_ACTIVE_BMSK(bid) ( HWIO_SPMI_GENI_STATUS_M_GENI_CMD_ACTIVE_BMSK )
#define SWIO_SPMI_GENI_STATUS_M_GENI_CMD_ACTIVE_SHFT(bid) ( HWIO_SPMI_GENI_STATUS_M_GENI_CMD_ACTIVE_SHFT )
#define SWIO_SPMI_GENI_TEST_BUS_CTRL_ADDR(bid) ( HWIO_SPMI_GENI_TEST_BUS_CTRL_ADDR )
#define SWIO_SPMI_GENI_TEST_BUS_CTRL_RMSK(bid) ( HWIO_SPMI_GENI_TEST_BUS_CTRL_RMSK )
#define SWIO_SPMI_GENI_TEST_BUS_CTRL_IN(bid) ( HWIO_SPMI_GENI_TEST_BUS_CTRL_IN )
#define SWIO_SPMI_GENI_TEST_BUS_CTRL_INM(bid,m) ( HWIO_SPMI_GENI_TEST_BUS_CTRL_INM(m) )
#define SWIO_SPMI_GENI_TEST_BUS_CTRL_OUT(bid,v) ( HWIO_SPMI_GENI_TEST_BUS_CTRL_OUT(v) )
#define SWIO_SPMI_GENI_TEST_BUS_CTRL_OUTM(bid,m,v) ( HWIO_SPMI_GENI_TEST_BUS_CTRL_OUTM(m,v) )
#define SWIO_SPMI_GENI_TEST_BUS_CTRL_TEST_BUS_SEL_BMSK(bid) ( HWIO_SPMI_GENI_TEST_BUS_CTRL_TEST_BUS_SEL_BMSK )
#define SWIO_SPMI_GENI_TEST_BUS_CTRL_TEST_BUS_SEL_SHFT(bid) ( HWIO_SPMI_GENI_TEST_BUS_CTRL_TEST_BUS_SEL_SHFT )
#define SWIO_SPMI_GENI_SER_CLK_CFG_ADDR(bid) ( HWIO_SPMI_GENI_SER_CLK_CFG_ADDR )
#define SWIO_SPMI_GENI_SER_CLK_CFG_RMSK(bid) ( HWIO_SPMI_GENI_SER_CLK_CFG_RMSK )
#define SWIO_SPMI_GENI_SER_CLK_CFG_IN(bid) ( HWIO_SPMI_GENI_SER_CLK_CFG_IN )
#define SWIO_SPMI_GENI_SER_CLK_CFG_INM(bid,m) ( HWIO_SPMI_GENI_SER_CLK_CFG_INM(m) )
#define SWIO_SPMI_GENI_SER_CLK_CFG_OUT(bid,v) ( HWIO_SPMI_GENI_SER_CLK_CFG_OUT(v) )
#define SWIO_SPMI_GENI_SER_CLK_CFG_OUTM(bid,m,v) ( HWIO_SPMI_GENI_SER_CLK_CFG_OUTM(m,v) )
#define SWIO_SPMI_GENI_SER_CLK_CFG_TX_CLK_DIV_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_SER_CLK_CFG_TX_CLK_DIV_VALUE_BMSK )
#define SWIO_SPMI_GENI_SER_CLK_CFG_TX_CLK_DIV_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_SER_CLK_CFG_TX_CLK_DIV_VALUE_SHFT )
#define SWIO_SPMI_GENI_SER_CLK_CFG_RX_CLK_DIV_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_SER_CLK_CFG_RX_CLK_DIV_VALUE_BMSK )
#define SWIO_SPMI_GENI_SER_CLK_CFG_RX_CLK_DIV_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_SER_CLK_CFG_RX_CLK_DIV_VALUE_SHFT )
#define SWIO_SPMI_GENI_SER_CLK_CFG_TX_SER_CLK_EN_BMSK(bid) ( HWIO_SPMI_GENI_SER_CLK_CFG_TX_SER_CLK_EN_BMSK )
#define SWIO_SPMI_GENI_SER_CLK_CFG_TX_SER_CLK_EN_SHFT(bid) ( HWIO_SPMI_GENI_SER_CLK_CFG_TX_SER_CLK_EN_SHFT )
#define SWIO_SPMI_GENI_SER_CLK_CFG_RX_SER_CLK_EN_BMSK(bid) ( HWIO_SPMI_GENI_SER_CLK_CFG_RX_SER_CLK_EN_BMSK )
#define SWIO_SPMI_GENI_SER_CLK_CFG_RX_SER_CLK_EN_SHFT(bid) ( HWIO_SPMI_GENI_SER_CLK_CFG_RX_SER_CLK_EN_SHFT )
#define SWIO_SPMI_GENI_TX_WATERMARK_REG_ADDR(bid) ( HWIO_SPMI_GENI_TX_WATERMARK_REG_ADDR )
#define SWIO_SPMI_GENI_TX_WATERMARK_REG_RMSK(bid) ( HWIO_SPMI_GENI_TX_WATERMARK_REG_RMSK )
#define SWIO_SPMI_GENI_TX_WATERMARK_REG_IN(bid) ( HWIO_SPMI_GENI_TX_WATERMARK_REG_IN )
#define SWIO_SPMI_GENI_TX_WATERMARK_REG_INM(bid,m) ( HWIO_SPMI_GENI_TX_WATERMARK_REG_INM(m) )
#define SWIO_SPMI_GENI_TX_WATERMARK_REG_OUT(bid,v) ( HWIO_SPMI_GENI_TX_WATERMARK_REG_OUT(v) )
#define SWIO_SPMI_GENI_TX_WATERMARK_REG_OUTM(bid,m,v) ( HWIO_SPMI_GENI_TX_WATERMARK_REG_OUTM(m,v) )
#define SWIO_SPMI_GENI_TX_WATERMARK_REG_TX_WATERMARK_BMSK(bid) ( HWIO_SPMI_GENI_TX_WATERMARK_REG_TX_WATERMARK_BMSK )
#define SWIO_SPMI_GENI_TX_WATERMARK_REG_TX_WATERMARK_SHFT(bid) ( HWIO_SPMI_GENI_TX_WATERMARK_REG_TX_WATERMARK_SHFT )
#define SWIO_SPMI_GENI_RX_WATERMARK_REG_ADDR(bid) ( HWIO_SPMI_GENI_RX_WATERMARK_REG_ADDR )
#define SWIO_SPMI_GENI_RX_WATERMARK_REG_RMSK(bid) ( HWIO_SPMI_GENI_RX_WATERMARK_REG_RMSK )
#define SWIO_SPMI_GENI_RX_WATERMARK_REG_IN(bid) ( HWIO_SPMI_GENI_RX_WATERMARK_REG_IN )
#define SWIO_SPMI_GENI_RX_WATERMARK_REG_INM(bid,m) ( HWIO_SPMI_GENI_RX_WATERMARK_REG_INM(m) )
#define SWIO_SPMI_GENI_RX_WATERMARK_REG_OUT(bid,v) ( HWIO_SPMI_GENI_RX_WATERMARK_REG_OUT(v) )
#define SWIO_SPMI_GENI_RX_WATERMARK_REG_OUTM(bid,m,v) ( HWIO_SPMI_GENI_RX_WATERMARK_REG_OUTM(m,v) )
#define SWIO_SPMI_GENI_RX_WATERMARK_REG_RX_WATERMARK_BMSK(bid) ( HWIO_SPMI_GENI_RX_WATERMARK_REG_RX_WATERMARK_BMSK )
#define SWIO_SPMI_GENI_RX_WATERMARK_REG_RX_WATERMARK_SHFT(bid) ( HWIO_SPMI_GENI_RX_WATERMARK_REG_RX_WATERMARK_SHFT )
#define SWIO_SPMI_GENI_STOP_REG_ADDR(bid) ( HWIO_SPMI_GENI_STOP_REG_ADDR )
#define SWIO_SPMI_GENI_STOP_REG_RMSK(bid) ( HWIO_SPMI_GENI_STOP_REG_RMSK )
#define SWIO_SPMI_GENI_STOP_REG_OUT(bid,v) ( HWIO_SPMI_GENI_STOP_REG_OUT(v) )
#define SWIO_SPMI_GENI_STOP_REG_S_GENI_STOP_BMSK(bid) ( HWIO_SPMI_GENI_STOP_REG_S_GENI_STOP_BMSK )
#define SWIO_SPMI_GENI_STOP_REG_S_GENI_STOP_SHFT(bid) ( HWIO_SPMI_GENI_STOP_REG_S_GENI_STOP_SHFT )
#define SWIO_SPMI_GENI_STOP_REG_M_GENI_STOP_BMSK(bid) ( HWIO_SPMI_GENI_STOP_REG_M_GENI_STOP_BMSK )
#define SWIO_SPMI_GENI_STOP_REG_M_GENI_STOP_SHFT(bid) ( HWIO_SPMI_GENI_STOP_REG_M_GENI_STOP_SHFT )
#define SWIO_SPMI_GENI_SW_COMP_REG_ADDR(bid) ( HWIO_SPMI_GENI_SW_COMP_REG_ADDR )
#define SWIO_SPMI_GENI_SW_COMP_REG_RMSK(bid) ( HWIO_SPMI_GENI_SW_COMP_REG_RMSK )
#define SWIO_SPMI_GENI_SW_COMP_REG_IN(bid) ( HWIO_SPMI_GENI_SW_COMP_REG_IN )
#define SWIO_SPMI_GENI_SW_COMP_REG_INM(bid,m) ( HWIO_SPMI_GENI_SW_COMP_REG_INM(m) )
#define SWIO_SPMI_GENI_SW_COMP_REG_OUT(bid,v) ( HWIO_SPMI_GENI_SW_COMP_REG_OUT(v) )
#define SWIO_SPMI_GENI_SW_COMP_REG_OUTM(bid,m,v) ( HWIO_SPMI_GENI_SW_COMP_REG_OUTM(m,v) )
#define SWIO_SPMI_GENI_SW_COMP_REG_SW_COMP_BMSK(bid) ( HWIO_SPMI_GENI_SW_COMP_REG_SW_COMP_BMSK )
#define SWIO_SPMI_GENI_SW_COMP_REG_SW_COMP_SHFT(bid) ( HWIO_SPMI_GENI_SW_COMP_REG_SW_COMP_SHFT )
#define SWIO_SPMI_GENI_PROG_ROM_CTRL_REG_ADDR(bid) ( HWIO_SPMI_GENI_PROG_ROM_CTRL_REG_ADDR )
#define SWIO_SPMI_GENI_PROG_ROM_CTRL_REG_RMSK(bid) ( HWIO_SPMI_GENI_PROG_ROM_CTRL_REG_RMSK )
#define SWIO_SPMI_GENI_PROG_ROM_CTRL_REG_IN(bid) ( HWIO_SPMI_GENI_PROG_ROM_CTRL_REG_IN )
#define SWIO_SPMI_GENI_PROG_ROM_CTRL_REG_INM(bid,m) ( HWIO_SPMI_GENI_PROG_ROM_CTRL_REG_INM(m) )
#define SWIO_SPMI_GENI_PROG_ROM_CTRL_REG_OUT(bid,v) ( HWIO_SPMI_GENI_PROG_ROM_CTRL_REG_OUT(v) )
#define SWIO_SPMI_GENI_PROG_ROM_CTRL_REG_OUTM(bid,m,v) ( HWIO_SPMI_GENI_PROG_ROM_CTRL_REG_OUTM(m,v) )
#define SWIO_SPMI_GENI_PROG_ROM_CTRL_REG_PROG_ROM_EN_BMSK(bid) ( HWIO_SPMI_GENI_PROG_ROM_CTRL_REG_PROG_ROM_EN_BMSK )
#define SWIO_SPMI_GENI_PROG_ROM_CTRL_REG_PROG_ROM_EN_SHFT(bid) ( HWIO_SPMI_GENI_PROG_ROM_CTRL_REG_PROG_ROM_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG0_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG0_ADDR )
#define SWIO_SPMI_GENI_CFG_REG0_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG0_RMSK )
#define SWIO_SPMI_GENI_CFG_REG0_IN(bid) ( HWIO_SPMI_GENI_CFG_REG0_IN )
#define SWIO_SPMI_GENI_CFG_REG0_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG0_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG0_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG0_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG0_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG0_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG0_GENI_TX_MODE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG0_GENI_TX_MODE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG0_GENI_TX_MODE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG0_GENI_TX_MODE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG0_COND_COMP_IN_0_SEL_RST_VAL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG0_COND_COMP_IN_0_SEL_RST_VAL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG0_COND_COMP_IN_0_SEL_RST_VAL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG0_COND_COMP_IN_0_SEL_RST_VAL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG0_COND_COMP_IN_VEC_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG0_COND_COMP_IN_VEC_BMSK )
#define SWIO_SPMI_GENI_CFG_REG0_COND_COMP_IN_VEC_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG0_COND_COMP_IN_VEC_SHFT )
#define SWIO_SPMI_GENI_CFG_REG0_M_DATA_CNT_INIT_VALUE_INCR_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG0_M_DATA_CNT_INIT_VALUE_INCR_BMSK )
#define SWIO_SPMI_GENI_CFG_REG0_M_DATA_CNT_INIT_VALUE_INCR_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG0_M_DATA_CNT_INIT_VALUE_INCR_SHFT )
#define SWIO_SPMI_GENI_CFG_REG0_DATA_CNT_MODE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG0_DATA_CNT_MODE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG0_DATA_CNT_MODE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG0_DATA_CNT_MODE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG0_M_DATA_CNT_EN_BITS_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG0_M_DATA_CNT_EN_BITS_BMSK )
#define SWIO_SPMI_GENI_CFG_REG0_M_DATA_CNT_EN_BITS_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG0_M_DATA_CNT_EN_BITS_SHFT )
#define SWIO_SPMI_GENI_CFG_REG0_EXT_SECURITY_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG0_EXT_SECURITY_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG0_EXT_SECURITY_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG0_EXT_SECURITY_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG0_EXT_ARB_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG0_EXT_ARB_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG0_EXT_ARB_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG0_EXT_ARB_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG0_M_PROG_RAM_SEC_WORD_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG0_M_PROG_RAM_SEC_WORD_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG0_M_PROG_RAM_SEC_WORD_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG0_M_PROG_RAM_SEC_WORD_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG1_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG1_ADDR )
#define SWIO_SPMI_GENI_CFG_REG1_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG1_RMSK )
#define SWIO_SPMI_GENI_CFG_REG1_IN(bid) ( HWIO_SPMI_GENI_CFG_REG1_IN )
#define SWIO_SPMI_GENI_CFG_REG1_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG1_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG1_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG1_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG1_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG1_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG1_TX_PARAM_TABLE_VEC_1_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG1_TX_PARAM_TABLE_VEC_1_BMSK )
#define SWIO_SPMI_GENI_CFG_REG1_TX_PARAM_TABLE_VEC_1_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG1_TX_PARAM_TABLE_VEC_1_SHFT )
#define SWIO_SPMI_GENI_CFG_REG1_TX_PARAM_TABLE_VEC_0_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG1_TX_PARAM_TABLE_VEC_0_BMSK )
#define SWIO_SPMI_GENI_CFG_REG1_TX_PARAM_TABLE_VEC_0_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG1_TX_PARAM_TABLE_VEC_0_SHFT )
#define SWIO_SPMI_GENI_CFG_REG2_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG2_ADDR )
#define SWIO_SPMI_GENI_CFG_REG2_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG2_RMSK )
#define SWIO_SPMI_GENI_CFG_REG2_IN(bid) ( HWIO_SPMI_GENI_CFG_REG2_IN )
#define SWIO_SPMI_GENI_CFG_REG2_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG2_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG2_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG2_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG2_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG2_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG2_TX_PARAM_TABLE_VEC_3_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG2_TX_PARAM_TABLE_VEC_3_BMSK )
#define SWIO_SPMI_GENI_CFG_REG2_TX_PARAM_TABLE_VEC_3_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG2_TX_PARAM_TABLE_VEC_3_SHFT )
#define SWIO_SPMI_GENI_CFG_REG2_TX_PARAM_TABLE_VEC_2_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG2_TX_PARAM_TABLE_VEC_2_BMSK )
#define SWIO_SPMI_GENI_CFG_REG2_TX_PARAM_TABLE_VEC_2_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG2_TX_PARAM_TABLE_VEC_2_SHFT )
#define SWIO_SPMI_GENI_CFG_REG3_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG3_ADDR )
#define SWIO_SPMI_GENI_CFG_REG3_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG3_RMSK )
#define SWIO_SPMI_GENI_CFG_REG3_IN(bid) ( HWIO_SPMI_GENI_CFG_REG3_IN )
#define SWIO_SPMI_GENI_CFG_REG3_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG3_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG3_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG3_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG3_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG3_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG3_TX_DATA_TABLE_VEC_1_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG3_TX_DATA_TABLE_VEC_1_BMSK )
#define SWIO_SPMI_GENI_CFG_REG3_TX_DATA_TABLE_VEC_1_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG3_TX_DATA_TABLE_VEC_1_SHFT )
#define SWIO_SPMI_GENI_CFG_REG3_TX_DATA_TABLE_VEC_0_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG3_TX_DATA_TABLE_VEC_0_BMSK )
#define SWIO_SPMI_GENI_CFG_REG3_TX_DATA_TABLE_VEC_0_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG3_TX_DATA_TABLE_VEC_0_SHFT )
#define SWIO_SPMI_GENI_CFG_REG4_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG4_ADDR )
#define SWIO_SPMI_GENI_CFG_REG4_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG4_RMSK )
#define SWIO_SPMI_GENI_CFG_REG4_IN(bid) ( HWIO_SPMI_GENI_CFG_REG4_IN )
#define SWIO_SPMI_GENI_CFG_REG4_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG4_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG4_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG4_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG4_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG4_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG4_TX_DATA_TABLE_VEC_3_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG4_TX_DATA_TABLE_VEC_3_BMSK )
#define SWIO_SPMI_GENI_CFG_REG4_TX_DATA_TABLE_VEC_3_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG4_TX_DATA_TABLE_VEC_3_SHFT )
#define SWIO_SPMI_GENI_CFG_REG4_TX_DATA_TABLE_VEC_2_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG4_TX_DATA_TABLE_VEC_2_BMSK )
#define SWIO_SPMI_GENI_CFG_REG4_TX_DATA_TABLE_VEC_2_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG4_TX_DATA_TABLE_VEC_2_SHFT )
#define SWIO_SPMI_GENI_CFG_REG5_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG5_ADDR )
#define SWIO_SPMI_GENI_CFG_REG5_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG5_RMSK )
#define SWIO_SPMI_GENI_CFG_REG5_IN(bid) ( HWIO_SPMI_GENI_CFG_REG5_IN )
#define SWIO_SPMI_GENI_CFG_REG5_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG5_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG5_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG5_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG5_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG5_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG5_DRIVE_DEFAULT_ON_START_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG5_DRIVE_DEFAULT_ON_START_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG5_DRIVE_DEFAULT_ON_START_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG5_DRIVE_DEFAULT_ON_START_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG5_TX_BP_MODE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_BP_MODE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG5_TX_BP_MODE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_BP_MODE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG5_TX_SOE_EDGE_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_SOE_EDGE_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG5_TX_SOE_EDGE_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_SOE_EDGE_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG5_TX_SOUT_EDGE_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_SOUT_EDGE_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG5_TX_SOUT_EDGE_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_SOUT_EDGE_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG5_TX_DEFAULT_PRIM_SOE_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_DEFAULT_PRIM_SOE_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG5_TX_DEFAULT_PRIM_SOE_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_DEFAULT_PRIM_SOE_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG5_TX_DEFAULT_PRIM_SOUT_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_DEFAULT_PRIM_SOUT_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG5_TX_DEFAULT_PRIM_SOUT_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_DEFAULT_PRIM_SOUT_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG5_TX_DEFAULT_SOE_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_DEFAULT_SOE_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG5_TX_DEFAULT_SOE_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_DEFAULT_SOE_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG5_TX_DEFAULT_SOUT_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_DEFAULT_SOUT_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG5_TX_DEFAULT_SOUT_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_DEFAULT_SOUT_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG5_TX_CONST1_EFF_SIZE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_CONST1_EFF_SIZE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG5_TX_CONST1_EFF_SIZE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_CONST1_EFF_SIZE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG5_TX_CONST1_REG_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_CONST1_REG_BMSK )
#define SWIO_SPMI_GENI_CFG_REG5_TX_CONST1_REG_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_CONST1_REG_SHFT )
#define SWIO_SPMI_GENI_CFG_REG5_TX_PAR_MODE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_PAR_MODE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG5_TX_PAR_MODE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_PAR_MODE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG5_TX_PAR_CALC_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_PAR_CALC_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG5_TX_PAR_CALC_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG5_TX_PAR_CALC_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG6_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG6_ADDR )
#define SWIO_SPMI_GENI_CFG_REG6_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG6_RMSK )
#define SWIO_SPMI_GENI_CFG_REG6_IN(bid) ( HWIO_SPMI_GENI_CFG_REG6_IN )
#define SWIO_SPMI_GENI_CFG_REG6_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG6_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG6_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG6_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG6_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG6_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG6_M_TIME_CNT_FR_DIV_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG6_M_TIME_CNT_FR_DIV_BMSK )
#define SWIO_SPMI_GENI_CFG_REG6_M_TIME_CNT_FR_DIV_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG6_M_TIME_CNT_FR_DIV_SHFT )
#define SWIO_SPMI_GENI_CFG_REG6_M_TIME_CNT_EN_FR_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG6_M_TIME_CNT_EN_FR_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG6_M_TIME_CNT_EN_FR_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG6_M_TIME_CNT_EN_FR_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG6_M_GP_CNT_INIT_VAL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG6_M_GP_CNT_INIT_VAL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG6_M_GP_CNT_INIT_VAL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG6_M_GP_CNT_INIT_VAL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG6_M_GP_CNT_DIRECTION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG6_M_GP_CNT_DIRECTION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG6_M_GP_CNT_DIRECTION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG6_M_GP_CNT_DIRECTION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG6_TX_SOUT_MODUL_START_VAL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG6_TX_SOUT_MODUL_START_VAL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG6_TX_SOUT_MODUL_START_VAL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG6_TX_SOUT_MODUL_START_VAL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG6_TX_SOUT_MODUL_STOP_DUR_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG6_TX_SOUT_MODUL_STOP_DUR_BMSK )
#define SWIO_SPMI_GENI_CFG_REG6_TX_SOUT_MODUL_STOP_DUR_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG6_TX_SOUT_MODUL_STOP_DUR_SHFT )
#define SWIO_SPMI_GENI_CFG_REG6_TX_SOUT_MODUL_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG6_TX_SOUT_MODUL_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG6_TX_SOUT_MODUL_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG6_TX_SOUT_MODUL_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG6_TX_LOAD_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG6_TX_LOAD_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG6_TX_LOAD_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG6_TX_LOAD_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG6_TX_PARAM_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG6_TX_PARAM_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG6_TX_PARAM_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG6_TX_PARAM_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG6_TX_FIFO_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG6_TX_FIFO_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG6_TX_FIFO_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG6_TX_FIFO_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG6_IO2_CONST_EFF_SIZE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG6_IO2_CONST_EFF_SIZE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG6_IO2_CONST_EFF_SIZE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG6_IO2_CONST_EFF_SIZE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG6_IO2_CONST_REG_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG6_IO2_CONST_REG_BMSK )
#define SWIO_SPMI_GENI_CFG_REG6_IO2_CONST_REG_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG6_IO2_CONST_REG_SHFT )
#define SWIO_SPMI_GENI_CFG_REG6_IO2_DEFAULT_PRIM_SOE_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG6_IO2_DEFAULT_PRIM_SOE_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG6_IO2_DEFAULT_PRIM_SOE_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG6_IO2_DEFAULT_PRIM_SOE_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG6_IO2_DEFAULT_PRIM_SOUT_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG6_IO2_DEFAULT_PRIM_SOUT_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG6_IO2_DEFAULT_PRIM_SOUT_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG6_IO2_DEFAULT_PRIM_SOUT_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG6_IO2_DEFAULT_SOE_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG6_IO2_DEFAULT_SOE_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG6_IO2_DEFAULT_SOE_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG6_IO2_DEFAULT_SOE_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG6_IO2_DEFAULT_SOUT_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG6_IO2_DEFAULT_SOUT_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG6_IO2_DEFAULT_SOUT_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG6_IO2_DEFAULT_SOUT_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG7_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG7_ADDR )
#define SWIO_SPMI_GENI_CFG_REG7_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG7_RMSK )
#define SWIO_SPMI_GENI_CFG_REG7_IN(bid) ( HWIO_SPMI_GENI_CFG_REG7_IN )
#define SWIO_SPMI_GENI_CFG_REG7_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG7_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG7_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG7_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG7_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG7_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG7_GENI_RX_MODE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG7_GENI_RX_MODE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG7_GENI_RX_MODE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG7_GENI_RX_MODE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG7_RX_PAR_MODE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG7_RX_PAR_MODE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG7_RX_PAR_MODE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG7_RX_PAR_MODE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG7_RX_PAR_CALC_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG7_RX_PAR_CALC_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG7_RX_PAR_CALC_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG7_RX_PAR_CALC_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG7_RX_IO_SIN_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG7_RX_IO_SIN_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG7_RX_IO_SIN_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG7_RX_IO_SIN_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG7_RX_SIN_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG7_RX_SIN_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG7_RX_SIN_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG7_RX_SIN_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG7_RX_DATA_SRC_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG7_RX_DATA_SRC_BMSK )
#define SWIO_SPMI_GENI_CFG_REG7_RX_DATA_SRC_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG7_RX_DATA_SRC_SHFT )
#define SWIO_SPMI_GENI_CFG_REG7_S_COND_COMP_IN_0_SEL_RST_VAL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG7_S_COND_COMP_IN_0_SEL_RST_VAL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG7_S_COND_COMP_IN_0_SEL_RST_VAL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG7_S_COND_COMP_IN_0_SEL_RST_VAL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG7_S_COND_COMP_IN_VEC_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG7_S_COND_COMP_IN_VEC_BMSK )
#define SWIO_SPMI_GENI_CFG_REG7_S_COND_COMP_IN_VEC_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG7_S_COND_COMP_IN_VEC_SHFT )
#define SWIO_SPMI_GENI_CFG_REG7_S_DATA_CNT_MODE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG7_S_DATA_CNT_MODE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG7_S_DATA_CNT_MODE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG7_S_DATA_CNT_MODE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG8_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG8_ADDR )
#define SWIO_SPMI_GENI_CFG_REG8_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG8_RMSK )
#define SWIO_SPMI_GENI_CFG_REG8_IN(bid) ( HWIO_SPMI_GENI_CFG_REG8_IN )
#define SWIO_SPMI_GENI_CFG_REG8_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG8_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG8_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG8_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG8_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG8_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG8_S_GP_CNT_INIT_VAL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG8_S_GP_CNT_INIT_VAL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG8_S_GP_CNT_INIT_VAL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG8_S_GP_CNT_INIT_VAL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG8_S_GP_CNT_DIRECTION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG8_S_GP_CNT_DIRECTION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG8_S_GP_CNT_DIRECTION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG8_S_GP_CNT_DIRECTION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG8_S_DATA_CNT_INIT_VALUE_INCR_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG8_S_DATA_CNT_INIT_VALUE_INCR_BMSK )
#define SWIO_SPMI_GENI_CFG_REG8_S_DATA_CNT_INIT_VALUE_INCR_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG8_S_DATA_CNT_INIT_VALUE_INCR_SHFT )
#define SWIO_SPMI_GENI_CFG_REG8_S_DATA_CNT_EN_BITS_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG8_S_DATA_CNT_EN_BITS_BMSK )
#define SWIO_SPMI_GENI_CFG_REG8_S_DATA_CNT_EN_BITS_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG8_S_DATA_CNT_EN_BITS_SHFT )
#define SWIO_SPMI_GENI_CFG_REG8_S_PROG_RAM_SEC_WORD_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG8_S_PROG_RAM_SEC_WORD_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG8_S_PROG_RAM_SEC_WORD_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG8_S_PROG_RAM_SEC_WORD_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG9_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG9_ADDR )
#define SWIO_SPMI_GENI_CFG_REG9_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG9_RMSK )
#define SWIO_SPMI_GENI_CFG_REG9_IN(bid) ( HWIO_SPMI_GENI_CFG_REG9_IN )
#define SWIO_SPMI_GENI_CFG_REG9_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG9_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG9_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG9_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG9_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG9_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG9_RX_DATA_TABLE_VEC_1_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG9_RX_DATA_TABLE_VEC_1_BMSK )
#define SWIO_SPMI_GENI_CFG_REG9_RX_DATA_TABLE_VEC_1_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG9_RX_DATA_TABLE_VEC_1_SHFT )
#define SWIO_SPMI_GENI_CFG_REG9_RX_DATA_TABLE_VEC_0_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG9_RX_DATA_TABLE_VEC_0_BMSK )
#define SWIO_SPMI_GENI_CFG_REG9_RX_DATA_TABLE_VEC_0_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG9_RX_DATA_TABLE_VEC_0_SHFT )
#define SWIO_SPMI_GENI_CFG_REG10_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG10_ADDR )
#define SWIO_SPMI_GENI_CFG_REG10_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG10_RMSK )
#define SWIO_SPMI_GENI_CFG_REG10_IN(bid) ( HWIO_SPMI_GENI_CFG_REG10_IN )
#define SWIO_SPMI_GENI_CFG_REG10_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG10_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG10_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG10_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG10_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG10_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG10_RX_DATA_TABLE_VEC_3_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG10_RX_DATA_TABLE_VEC_3_BMSK )
#define SWIO_SPMI_GENI_CFG_REG10_RX_DATA_TABLE_VEC_3_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG10_RX_DATA_TABLE_VEC_3_SHFT )
#define SWIO_SPMI_GENI_CFG_REG10_RX_DATA_TABLE_VEC_2_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG10_RX_DATA_TABLE_VEC_2_BMSK )
#define SWIO_SPMI_GENI_CFG_REG10_RX_DATA_TABLE_VEC_2_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG10_RX_DATA_TABLE_VEC_2_SHFT )
#define SWIO_SPMI_GENI_CFG_REG11_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG11_ADDR )
#define SWIO_SPMI_GENI_CFG_REG11_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG11_RMSK )
#define SWIO_SPMI_GENI_CFG_REG11_IN(bid) ( HWIO_SPMI_GENI_CFG_REG11_IN )
#define SWIO_SPMI_GENI_CFG_REG11_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG11_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG11_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG11_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG11_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG11_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_11_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_11_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_11_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_11_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_10_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_10_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_10_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_10_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_9_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_9_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_9_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_9_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_8_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_8_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_8_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_8_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_7_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_7_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_7_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_7_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_6_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_6_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_6_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_6_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_5_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_5_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_5_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_5_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_4_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_4_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_4_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_4_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_3_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_3_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_3_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_3_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_2_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_2_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_2_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_2_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_1_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_1_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_1_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_1_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_0_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_0_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG11_PRIM_0_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG11_PRIM_0_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG12_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG12_ADDR )
#define SWIO_SPMI_GENI_CFG_REG12_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG12_RMSK )
#define SWIO_SPMI_GENI_CFG_REG12_IN(bid) ( HWIO_SPMI_GENI_CFG_REG12_IN )
#define SWIO_SPMI_GENI_CFG_REG12_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG12_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG12_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG12_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG12_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG12_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_23_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_23_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_23_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_23_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_22_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_22_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_22_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_22_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_21_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_21_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_21_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_21_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_20_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_20_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_20_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_20_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_19_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_19_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_19_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_19_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_18_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_18_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_18_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_18_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_17_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_17_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_17_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_17_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_16_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_16_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_16_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_16_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_15_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_15_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_15_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_15_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_14_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_14_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_14_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_14_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_13_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_13_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_13_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_13_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_12_TX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_12_TX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG12_PRIM_12_TX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG12_PRIM_12_TX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG13_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG13_ADDR )
#define SWIO_SPMI_GENI_CFG_REG13_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG13_RMSK )
#define SWIO_SPMI_GENI_CFG_REG13_IN(bid) ( HWIO_SPMI_GENI_CFG_REG13_IN )
#define SWIO_SPMI_GENI_CFG_REG13_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG13_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG13_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG13_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG13_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG13_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_11_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_11_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_11_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_11_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_10_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_10_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_10_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_10_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_9_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_9_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_9_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_9_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_8_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_8_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_8_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_8_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_7_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_7_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_7_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_7_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_6_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_6_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_6_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_6_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_5_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_5_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_5_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_5_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_4_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_4_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_4_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_4_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_3_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_3_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_3_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_3_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_2_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_2_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_2_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_2_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_1_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_1_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_1_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_1_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_0_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_0_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG13_PRIM_0_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG13_PRIM_0_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG14_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG14_ADDR )
#define SWIO_SPMI_GENI_CFG_REG14_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG14_RMSK )
#define SWIO_SPMI_GENI_CFG_REG14_IN(bid) ( HWIO_SPMI_GENI_CFG_REG14_IN )
#define SWIO_SPMI_GENI_CFG_REG14_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG14_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG14_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG14_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG14_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG14_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_23_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_23_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_23_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_23_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_22_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_22_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_22_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_22_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_21_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_21_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_21_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_21_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_20_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_20_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_20_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_20_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_19_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_19_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_19_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_19_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_18_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_18_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_18_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_18_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_17_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_17_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_17_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_17_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_16_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_16_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_16_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_16_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_15_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_15_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_15_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_15_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_14_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_14_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_14_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_14_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_13_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_13_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_13_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_13_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_12_RX_DURATION_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_12_RX_DURATION_BMSK )
#define SWIO_SPMI_GENI_CFG_REG14_PRIM_12_RX_DURATION_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG14_PRIM_12_RX_DURATION_SHFT )
#define SWIO_SPMI_GENI_CFG_REG15_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG15_ADDR )
#define SWIO_SPMI_GENI_CFG_REG15_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG15_RMSK )
#define SWIO_SPMI_GENI_CFG_REG15_IN(bid) ( HWIO_SPMI_GENI_CFG_REG15_IN )
#define SWIO_SPMI_GENI_CFG_REG15_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG15_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG15_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG15_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG15_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG15_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG15_PRIM_7_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG15_PRIM_7_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG15_PRIM_7_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG15_PRIM_7_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG15_PRIM_6_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG15_PRIM_6_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG15_PRIM_6_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG15_PRIM_6_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG15_PRIM_5_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG15_PRIM_5_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG15_PRIM_5_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG15_PRIM_5_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG15_PRIM_4_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG15_PRIM_4_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG15_PRIM_4_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG15_PRIM_4_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG15_PRIM_3_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG15_PRIM_3_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG15_PRIM_3_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG15_PRIM_3_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG15_PRIM_2_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG15_PRIM_2_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG15_PRIM_2_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG15_PRIM_2_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG15_PRIM_1_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG15_PRIM_1_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG15_PRIM_1_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG15_PRIM_1_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG15_PRIM_0_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG15_PRIM_0_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG15_PRIM_0_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG15_PRIM_0_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG16_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG16_ADDR )
#define SWIO_SPMI_GENI_CFG_REG16_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG16_RMSK )
#define SWIO_SPMI_GENI_CFG_REG16_IN(bid) ( HWIO_SPMI_GENI_CFG_REG16_IN )
#define SWIO_SPMI_GENI_CFG_REG16_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG16_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG16_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG16_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG16_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG16_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG16_PRIM_15_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG16_PRIM_15_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG16_PRIM_15_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG16_PRIM_15_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG16_PRIM_14_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG16_PRIM_14_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG16_PRIM_14_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG16_PRIM_14_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG16_PRIM_13_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG16_PRIM_13_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG16_PRIM_13_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG16_PRIM_13_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG16_PRIM_12_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG16_PRIM_12_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG16_PRIM_12_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG16_PRIM_12_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG16_PRIM_11_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG16_PRIM_11_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG16_PRIM_11_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG16_PRIM_11_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG16_PRIM_10_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG16_PRIM_10_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG16_PRIM_10_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG16_PRIM_10_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG16_PRIM_9_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG16_PRIM_9_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG16_PRIM_9_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG16_PRIM_9_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG16_PRIM_8_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG16_PRIM_8_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG16_PRIM_8_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG16_PRIM_8_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG17_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG17_ADDR )
#define SWIO_SPMI_GENI_CFG_REG17_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG17_RMSK )
#define SWIO_SPMI_GENI_CFG_REG17_IN(bid) ( HWIO_SPMI_GENI_CFG_REG17_IN )
#define SWIO_SPMI_GENI_CFG_REG17_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG17_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG17_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG17_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG17_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG17_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG17_PRIM_23_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG17_PRIM_23_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG17_PRIM_23_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG17_PRIM_23_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG17_PRIM_22_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG17_PRIM_22_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG17_PRIM_22_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG17_PRIM_22_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG17_PRIM_21_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG17_PRIM_21_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG17_PRIM_21_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG17_PRIM_21_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG17_PRIM_20_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG17_PRIM_20_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG17_PRIM_20_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG17_PRIM_20_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG17_PRIM_19_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG17_PRIM_19_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG17_PRIM_19_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG17_PRIM_19_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG17_PRIM_18_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG17_PRIM_18_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG17_PRIM_18_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG17_PRIM_18_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG17_PRIM_17_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG17_PRIM_17_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG17_PRIM_17_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG17_PRIM_17_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG17_PRIM_16_TX_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG17_PRIM_16_TX_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG17_PRIM_16_TX_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG17_PRIM_16_TX_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG18_ADDR )
#define SWIO_SPMI_GENI_CFG_REG18_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_RMSK )
#define SWIO_SPMI_GENI_CFG_REG18_IN(bid) ( HWIO_SPMI_GENI_CFG_REG18_IN )
#define SWIO_SPMI_GENI_CFG_REG18_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG18_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG18_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG18_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG18_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG18_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_23_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_23_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_23_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_23_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_22_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_22_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_22_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_22_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_21_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_21_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_21_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_21_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_20_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_20_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_20_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_20_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_19_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_19_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_19_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_19_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_18_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_18_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_18_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_18_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_17_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_17_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_17_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_17_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_16_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_16_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_16_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_16_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_15_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_15_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_15_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_15_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_14_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_14_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_14_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_14_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_13_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_13_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_13_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_13_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_12_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_12_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_12_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_12_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_11_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_11_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_11_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_11_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_10_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_10_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_10_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_10_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_9_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_9_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_9_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_9_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_8_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_8_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_8_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_8_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_7_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_7_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_7_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_7_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_6_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_6_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_6_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_6_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_5_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_5_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_5_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_5_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_4_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_4_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_4_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_4_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_3_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_3_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_3_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_3_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_2_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_2_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_2_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_2_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_1_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_1_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_1_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_1_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_0_TX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_0_TX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG18_PRIM_0_TX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG18_PRIM_0_TX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG19_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG19_ADDR )
#define SWIO_SPMI_GENI_CFG_REG19_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG19_RMSK )
#define SWIO_SPMI_GENI_CFG_REG19_IN(bid) ( HWIO_SPMI_GENI_CFG_REG19_IN )
#define SWIO_SPMI_GENI_CFG_REG19_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG19_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG19_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG19_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG19_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG19_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG20_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG20_ADDR )
#define SWIO_SPMI_GENI_CFG_REG20_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG20_RMSK )
#define SWIO_SPMI_GENI_CFG_REG20_IN(bid) ( HWIO_SPMI_GENI_CFG_REG20_IN )
#define SWIO_SPMI_GENI_CFG_REG20_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG20_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG20_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG20_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG20_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG20_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG21_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG21_ADDR )
#define SWIO_SPMI_GENI_CFG_REG21_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_RMSK )
#define SWIO_SPMI_GENI_CFG_REG21_IN(bid) ( HWIO_SPMI_GENI_CFG_REG21_IN )
#define SWIO_SPMI_GENI_CFG_REG21_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG21_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG21_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG21_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG21_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG21_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_23_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_23_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_23_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_23_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_22_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_22_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_22_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_22_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_21_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_21_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_21_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_21_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_20_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_20_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_20_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_20_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_19_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_19_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_19_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_19_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_18_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_18_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_18_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_18_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_17_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_17_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_17_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_17_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_16_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_16_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_16_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_16_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_15_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_15_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_15_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_15_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_14_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_14_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_14_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_14_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_13_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_13_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_13_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_13_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_12_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_12_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_12_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_12_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_11_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_11_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_11_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_11_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_10_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_10_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_10_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_10_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_9_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_9_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_9_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_9_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_8_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_8_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_8_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_8_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_7_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_7_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_7_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_7_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_6_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_6_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_6_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_6_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_5_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_5_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_5_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_5_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_4_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_4_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_4_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_4_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_3_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_3_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_3_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_3_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_2_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_2_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_2_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_2_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_1_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_1_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_1_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_1_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_0_RX_SI_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_0_RX_SI_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG21_PRIM_0_RX_SI_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG21_PRIM_0_RX_SI_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG22_ADDR )
#define SWIO_SPMI_GENI_CFG_REG22_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_RMSK )
#define SWIO_SPMI_GENI_CFG_REG22_IN(bid) ( HWIO_SPMI_GENI_CFG_REG22_IN )
#define SWIO_SPMI_GENI_CFG_REG22_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG22_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG22_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG22_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG22_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG22_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_23_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_23_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_23_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_23_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_22_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_22_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_22_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_22_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_21_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_21_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_21_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_21_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_20_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_20_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_20_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_20_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_19_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_19_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_19_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_19_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_18_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_18_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_18_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_18_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_17_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_17_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_17_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_17_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_16_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_16_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_16_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_16_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_15_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_15_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_15_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_15_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_14_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_14_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_14_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_14_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_13_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_13_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_13_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_13_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_12_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_12_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_12_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_12_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_11_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_11_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_11_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_11_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_10_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_10_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_10_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_10_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_9_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_9_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_9_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_9_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_8_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_8_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_8_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_8_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_7_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_7_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_7_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_7_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_6_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_6_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_6_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_6_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_5_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_5_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_5_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_5_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_4_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_4_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_4_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_4_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_3_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_3_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_3_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_3_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_2_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_2_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_2_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_2_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_1_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_1_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_1_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_1_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_0_RX_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_0_RX_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG22_PRIM_0_RX_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG22_PRIM_0_RX_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG23_ADDR )
#define SWIO_SPMI_GENI_CFG_REG23_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_RMSK )
#define SWIO_SPMI_GENI_CFG_REG23_IN(bid) ( HWIO_SPMI_GENI_CFG_REG23_IN )
#define SWIO_SPMI_GENI_CFG_REG23_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG23_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG23_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG23_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG23_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG23_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_23_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_23_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_23_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_23_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_22_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_22_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_22_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_22_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_21_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_21_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_21_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_21_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_20_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_20_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_20_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_20_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_19_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_19_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_19_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_19_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_18_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_18_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_18_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_18_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_17_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_17_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_17_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_17_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_16_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_16_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_16_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_16_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_15_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_15_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_15_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_15_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_14_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_14_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_14_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_14_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_13_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_13_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_13_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_13_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_12_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_12_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_12_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_12_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_11_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_11_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_11_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_11_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_10_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_10_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_10_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_10_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_9_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_9_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_9_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_9_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_8_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_8_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_8_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_8_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_7_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_7_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_7_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_7_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_6_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_6_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_6_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_6_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_5_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_5_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_5_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_5_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_4_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_4_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_4_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_4_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_3_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_3_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_3_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_3_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_2_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_2_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_2_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_2_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_1_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_1_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_1_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_1_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_0_RX_PAR_FIRST_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_0_RX_PAR_FIRST_BMSK )
#define SWIO_SPMI_GENI_CFG_REG23_PRIM_0_RX_PAR_FIRST_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG23_PRIM_0_RX_PAR_FIRST_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG24_ADDR )
#define SWIO_SPMI_GENI_CFG_REG24_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_RMSK )
#define SWIO_SPMI_GENI_CFG_REG24_IN(bid) ( HWIO_SPMI_GENI_CFG_REG24_IN )
#define SWIO_SPMI_GENI_CFG_REG24_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG24_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG24_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG24_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG24_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG24_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_23_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_23_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_23_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_23_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_22_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_22_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_22_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_22_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_21_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_21_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_21_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_21_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_20_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_20_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_20_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_20_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_19_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_19_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_19_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_19_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_18_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_18_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_18_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_18_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_17_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_17_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_17_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_17_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_16_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_16_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_16_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_16_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_15_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_15_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_15_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_15_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_14_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_14_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_14_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_14_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_13_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_13_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_13_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_13_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_12_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_12_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_12_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_12_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_11_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_11_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_11_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_11_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_10_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_10_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_10_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_10_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_9_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_9_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_9_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_9_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_8_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_8_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_8_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_8_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_7_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_7_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_7_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_7_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_6_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_6_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_6_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_6_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_5_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_5_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_5_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_5_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_4_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_4_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_4_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_4_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_3_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_3_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_3_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_3_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_2_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_2_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_2_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_2_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_1_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_1_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_1_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_1_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_0_ACC_PAR_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_0_ACC_PAR_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG24_PRIM_0_ACC_PAR_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG24_PRIM_0_ACC_PAR_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG25_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG25_ADDR )
#define SWIO_SPMI_GENI_CFG_REG25_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG25_RMSK )
#define SWIO_SPMI_GENI_CFG_REG25_IN(bid) ( HWIO_SPMI_GENI_CFG_REG25_IN )
#define SWIO_SPMI_GENI_CFG_REG25_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG25_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG25_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG25_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG25_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG25_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_11_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_11_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_11_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_11_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_10_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_10_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_10_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_10_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_9_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_9_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_9_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_9_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_8_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_8_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_8_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_8_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_7_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_7_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_7_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_7_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_6_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_6_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_6_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_6_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_5_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_5_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_5_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_5_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_4_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_4_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_4_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_4_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_3_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_3_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_3_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_3_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_2_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_2_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_2_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_2_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_1_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_1_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_1_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_1_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_0_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_0_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG25_PRIM_0_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG25_PRIM_0_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG26_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG26_ADDR )
#define SWIO_SPMI_GENI_CFG_REG26_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG26_RMSK )
#define SWIO_SPMI_GENI_CFG_REG26_IN(bid) ( HWIO_SPMI_GENI_CFG_REG26_IN )
#define SWIO_SPMI_GENI_CFG_REG26_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG26_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG26_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG26_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG26_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG26_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_23_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_23_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_23_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_23_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_22_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_22_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_22_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_22_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_21_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_21_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_21_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_21_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_20_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_20_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_20_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_20_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_19_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_19_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_19_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_19_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_18_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_18_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_18_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_18_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_17_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_17_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_17_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_17_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_16_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_16_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_16_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_16_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_15_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_15_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_15_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_15_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_14_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_14_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_14_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_14_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_13_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_13_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_13_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_13_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_12_IO2_FUNC_SEL_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_12_IO2_FUNC_SEL_BMSK )
#define SWIO_SPMI_GENI_CFG_REG26_PRIM_12_IO2_FUNC_SEL_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG26_PRIM_12_IO2_FUNC_SEL_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG27_ADDR )
#define SWIO_SPMI_GENI_CFG_REG27_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_RMSK )
#define SWIO_SPMI_GENI_CFG_REG27_IN(bid) ( HWIO_SPMI_GENI_CFG_REG27_IN )
#define SWIO_SPMI_GENI_CFG_REG27_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG27_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG27_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG27_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG27_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG27_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_23_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_23_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_23_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_23_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_22_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_22_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_22_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_22_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_21_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_21_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_21_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_21_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_20_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_20_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_20_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_20_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_19_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_19_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_19_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_19_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_18_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_18_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_18_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_18_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_17_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_17_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_17_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_17_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_16_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_16_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_16_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_16_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_15_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_15_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_15_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_15_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_14_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_14_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_14_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_14_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_13_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_13_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_13_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_13_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_12_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_12_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_12_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_12_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_11_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_11_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_11_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_11_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_10_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_10_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_10_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_10_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_9_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_9_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_9_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_9_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_8_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_8_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_8_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_8_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_7_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_7_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_7_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_7_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_6_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_6_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_6_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_6_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_5_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_5_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_5_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_5_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_4_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_4_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_4_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_4_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_3_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_3_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_3_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_3_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_2_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_2_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_2_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_2_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_1_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_1_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_1_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_1_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_0_TX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_0_TX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG27_PRIM_0_TX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG27_PRIM_0_TX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG28_ADDR )
#define SWIO_SPMI_GENI_CFG_REG28_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_RMSK )
#define SWIO_SPMI_GENI_CFG_REG28_IN(bid) ( HWIO_SPMI_GENI_CFG_REG28_IN )
#define SWIO_SPMI_GENI_CFG_REG28_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG28_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG28_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG28_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG28_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG28_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_23_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_23_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_23_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_23_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_22_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_22_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_22_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_22_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_21_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_21_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_21_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_21_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_20_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_20_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_20_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_20_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_19_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_19_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_19_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_19_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_18_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_18_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_18_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_18_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_17_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_17_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_17_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_17_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_16_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_16_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_16_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_16_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_15_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_15_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_15_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_15_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_14_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_14_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_14_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_14_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_13_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_13_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_13_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_13_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_12_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_12_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_12_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_12_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_11_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_11_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_11_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_11_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_10_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_10_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_10_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_10_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_9_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_9_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_9_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_9_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_8_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_8_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_8_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_8_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_7_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_7_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_7_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_7_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_6_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_6_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_6_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_6_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_5_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_5_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_5_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_5_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_4_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_4_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_4_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_4_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_3_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_3_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_3_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_3_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_2_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_2_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_2_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_2_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_1_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_1_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_1_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_1_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_0_RX_FORCE_DATA_VALUE_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_0_RX_FORCE_DATA_VALUE_BMSK )
#define SWIO_SPMI_GENI_CFG_REG28_PRIM_0_RX_FORCE_DATA_VALUE_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG28_PRIM_0_RX_FORCE_DATA_VALUE_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG29_ADDR )
#define SWIO_SPMI_GENI_CFG_REG29_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_RMSK )
#define SWIO_SPMI_GENI_CFG_REG29_IN(bid) ( HWIO_SPMI_GENI_CFG_REG29_IN )
#define SWIO_SPMI_GENI_CFG_REG29_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG29_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG29_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG29_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG29_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG29_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_23_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_23_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_23_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_23_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_22_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_22_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_22_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_22_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_21_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_21_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_21_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_21_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_20_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_20_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_20_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_20_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_19_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_19_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_19_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_19_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_18_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_18_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_18_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_18_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_17_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_17_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_17_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_17_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_16_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_16_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_16_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_16_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_15_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_15_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_15_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_15_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_14_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_14_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_14_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_14_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_13_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_13_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_13_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_13_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_12_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_12_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_12_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_12_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_11_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_11_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_11_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_11_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_10_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_10_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_10_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_10_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_9_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_9_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_9_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_9_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_8_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_8_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_8_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_8_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_7_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_7_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_7_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_7_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_6_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_6_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_6_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_6_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_5_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_5_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_5_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_5_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_4_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_4_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_4_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_4_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_3_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_3_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_3_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_3_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_2_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_2_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_2_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_2_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_1_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_1_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_1_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_1_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_0_TX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_0_TX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG29_PRIM_0_TX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG29_PRIM_0_TX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_ADDR(bid) ( HWIO_SPMI_GENI_CFG_REG30_ADDR )
#define SWIO_SPMI_GENI_CFG_REG30_RMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_RMSK )
#define SWIO_SPMI_GENI_CFG_REG30_IN(bid) ( HWIO_SPMI_GENI_CFG_REG30_IN )
#define SWIO_SPMI_GENI_CFG_REG30_INM(bid,m) ( HWIO_SPMI_GENI_CFG_REG30_INM(m) )
#define SWIO_SPMI_GENI_CFG_REG30_OUT(bid,v) ( HWIO_SPMI_GENI_CFG_REG30_OUT(v) )
#define SWIO_SPMI_GENI_CFG_REG30_OUTM(bid,m,v) ( HWIO_SPMI_GENI_CFG_REG30_OUTM(m,v) )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_23_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_23_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_23_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_23_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_22_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_22_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_22_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_22_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_21_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_21_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_21_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_21_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_20_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_20_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_20_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_20_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_19_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_19_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_19_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_19_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_18_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_18_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_18_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_18_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_17_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_17_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_17_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_17_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_16_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_16_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_16_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_16_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_15_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_15_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_15_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_15_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_14_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_14_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_14_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_14_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_13_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_13_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_13_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_13_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_12_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_12_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_12_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_12_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_11_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_11_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_11_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_11_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_10_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_10_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_10_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_10_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_9_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_9_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_9_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_9_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_8_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_8_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_8_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_8_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_7_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_7_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_7_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_7_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_6_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_6_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_6_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_6_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_5_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_5_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_5_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_5_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_4_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_4_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_4_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_4_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_3_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_3_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_3_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_3_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_2_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_2_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_2_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_2_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_1_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_1_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_1_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_1_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_0_RX_TIME_COUNTER_EN_BMSK(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_0_RX_TIME_COUNTER_EN_BMSK )
#define SWIO_SPMI_GENI_CFG_REG30_PRIM_0_RX_TIME_COUNTER_EN_SHFT(bid) ( HWIO_SPMI_GENI_CFG_REG30_PRIM_0_RX_TIME_COUNTER_EN_SHFT )
#define SWIO_SPMI_GENI_CFG_RAMn_ADDR(bid,n) ( HWIO_SPMI_GENI_CFG_RAMn_ADDR(n) )
#define SWIO_SPMI_GENI_CFG_RAMn_RMSK(bid) ( HWIO_SPMI_GENI_CFG_RAMn_RMSK )
#define SWIO_SPMI_GENI_CFG_RAMn_MAXn(bid) ( HWIO_SPMI_GENI_CFG_RAMn_MAXn )
#define SWIO_SPMI_GENI_CFG_RAMn_INI(bid,n) ( HWIO_SPMI_GENI_CFG_RAMn_INI(n) )
#define SWIO_SPMI_GENI_CFG_RAMn_INMI(bid,n,mask) ( HWIO_SPMI_GENI_CFG_RAMn_INMI(n,mask) )
#define SWIO_SPMI_GENI_CFG_RAMn_OUTI(bid,n,val) ( HWIO_SPMI_GENI_CFG_RAMn_OUTI(n,val) )
#define SWIO_SPMI_GENI_CFG_RAMn_OUTMI(bid,n,mask,val) ( HWIO_SPMI_GENI_CFG_RAMn_OUTMI(n,mask,val) )
#define SWIO_SPMI_GENI_CFG_RAMn_TBD_BMSK(bid) ( HWIO_SPMI_GENI_CFG_RAMn_TBD_BMSK )
#define SWIO_SPMI_GENI_CFG_RAMn_TBD_SHFT(bid) ( HWIO_SPMI_GENI_CFG_RAMn_TBD_SHFT )
#define SWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_ADDR(bid,m) ( HWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_ADDR(m) )
#define SWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_RMSK(bid) ( HWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_RMSK )
#define SWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_MAXm(bid) ( HWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_MAXm )
#define SWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_INI(bid,m) ( HWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_INI(m) )
#define SWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_INMI(bid,m,mask) ( HWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_INMI(m,mask) )
#define SWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_OUTI(bid,m,val) ( HWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_OUTI(m,val) )
#define SWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_OUTMI(bid,m,mask,val) ( HWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_OUTMI(m,mask,val) )
#define SWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_APID2PPID_BMSK(bid) ( HWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_APID2PPID_BMSK )
#define SWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_APID2PPID_SHFT(bid) ( HWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_APID2PPID_SHFT )
#define SWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_PERIPH2OWNER_BMSK(bid) ( HWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_PERIPH2OWNER_BMSK )
#define SWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_PERIPH2OWNER_SHFT(bid) ( HWIO_SPMI_PERIPHm_2OWNER_TABLE_REG_PERIPH2OWNER_SHFT )
#define SWIO_SPMI_MAPPING_TABLE_REGk_ADDR(bid,k) ( HWIO_SPMI_MAPPING_TABLE_REGk_ADDR(k) )
#define SWIO_SPMI_MAPPING_TABLE_REGk_RMSK(bid) ( HWIO_SPMI_MAPPING_TABLE_REGk_RMSK )
#define SWIO_SPMI_MAPPING_TABLE_REGk_MAXk(bid) ( HWIO_SPMI_MAPPING_TABLE_REGk_MAXk )
#define SWIO_SPMI_MAPPING_TABLE_REGk_INI(bid,k) ( HWIO_SPMI_MAPPING_TABLE_REGk_INI(k) )
#define SWIO_SPMI_MAPPING_TABLE_REGk_INMI(bid,k,mask) ( HWIO_SPMI_MAPPING_TABLE_REGk_INMI(k,mask) )
#define SWIO_SPMI_MAPPING_TABLE_REGk_OUTI(bid,k,val) ( HWIO_SPMI_MAPPING_TABLE_REGk_OUTI(k,val) )
#define SWIO_SPMI_MAPPING_TABLE_REGk_OUTMI(bid,k,mask,val) ( HWIO_SPMI_MAPPING_TABLE_REGk_OUTMI(k,mask,val) )
#define SWIO_SPMI_MAPPING_TABLE_REGk_BIT_INDEX_BMSK(bid) ( HWIO_SPMI_MAPPING_TABLE_REGk_BIT_INDEX_BMSK )
#define SWIO_SPMI_MAPPING_TABLE_REGk_BIT_INDEX_SHFT(bid) ( HWIO_SPMI_MAPPING_TABLE_REGk_BIT_INDEX_SHFT )
#define SWIO_SPMI_MAPPING_TABLE_REGk_BRANCH_RESULT_0_FLAG_BMSK(bid) ( HWIO_SPMI_MAPPING_TABLE_REGk_BRANCH_RESULT_0_FLAG_BMSK )
#define SWIO_SPMI_MAPPING_TABLE_REGk_BRANCH_RESULT_0_FLAG_SHFT(bid) ( HWIO_SPMI_MAPPING_TABLE_REGk_BRANCH_RESULT_0_FLAG_SHFT )
#define SWIO_SPMI_MAPPING_TABLE_REGk_BRANCH_RESULT_0_BMSK(bid) ( HWIO_SPMI_MAPPING_TABLE_REGk_BRANCH_RESULT_0_BMSK )
#define SWIO_SPMI_MAPPING_TABLE_REGk_BRANCH_RESULT_0_SHFT(bid) ( HWIO_SPMI_MAPPING_TABLE_REGk_BRANCH_RESULT_0_SHFT )
#define SWIO_SPMI_MAPPING_TABLE_REGk_BRANCH_RESULT_1_FLAG_BMSK(bid) ( HWIO_SPMI_MAPPING_TABLE_REGk_BRANCH_RESULT_1_FLAG_BMSK )
#define SWIO_SPMI_MAPPING_TABLE_REGk_BRANCH_RESULT_1_FLAG_SHFT(bid) ( HWIO_SPMI_MAPPING_TABLE_REGk_BRANCH_RESULT_1_FLAG_SHFT )
#define SWIO_SPMI_MAPPING_TABLE_REGk_BRANCH_RESULT_1_BMSK(bid) ( HWIO_SPMI_MAPPING_TABLE_REGk_BRANCH_RESULT_1_BMSK )
#define SWIO_SPMI_MAPPING_TABLE_REGk_BRANCH_RESULT_1_SHFT(bid) ( HWIO_SPMI_MAPPING_TABLE_REGk_BRANCH_RESULT_1_SHFT )
#define SWIO_SPMI_MID_REG_ADDR(bid) ( HWIO_SPMI_MID_REG_ADDR )
#define SWIO_SPMI_MID_REG_RMSK(bid) ( HWIO_SPMI_MID_REG_RMSK )
#define SWIO_SPMI_MID_REG_IN(bid) ( HWIO_SPMI_MID_REG_IN )
#define SWIO_SPMI_MID_REG_INM(bid,m) ( HWIO_SPMI_MID_REG_INM(m) )
#define SWIO_SPMI_MID_REG_OUT(bid,v) ( HWIO_SPMI_MID_REG_OUT(v) )
#define SWIO_SPMI_MID_REG_OUTM(bid,m,v) ( HWIO_SPMI_MID_REG_OUTM(m,v) )
#define SWIO_SPMI_MID_REG_MID_BMSK(bid) ( HWIO_SPMI_MID_REG_MID_BMSK )
#define SWIO_SPMI_MID_REG_MID_SHFT(bid) ( HWIO_SPMI_MID_REG_MID_SHFT )
#define SWIO_SPMI_CFG_REG_ADDR(bid) ( HWIO_SPMI_CFG_REG_ADDR )
#define SWIO_SPMI_CFG_REG_RMSK(bid) ( HWIO_SPMI_CFG_REG_RMSK )
#define SWIO_SPMI_CFG_REG_IN(bid) ( HWIO_SPMI_CFG_REG_IN )
#define SWIO_SPMI_CFG_REG_INM(bid,m) ( HWIO_SPMI_CFG_REG_INM(m) )
#define SWIO_SPMI_CFG_REG_OUT(bid,v) ( HWIO_SPMI_CFG_REG_OUT(v) )
#define SWIO_SPMI_CFG_REG_OUTM(bid,m,v) ( HWIO_SPMI_CFG_REG_OUTM(m,v) )
#define SWIO_SPMI_CFG_REG_ARBITER_CTRL_BMSK(bid) ( HWIO_SPMI_CFG_REG_ARBITER_CTRL_BMSK )
#define SWIO_SPMI_CFG_REG_ARBITER_CTRL_SHFT(bid) ( HWIO_SPMI_CFG_REG_ARBITER_CTRL_SHFT )
#define SWIO_SPMI_CFG_REG_ASYNC_SSC_DET_INT_DIS_BMSK(bid) ( HWIO_SPMI_CFG_REG_ASYNC_SSC_DET_INT_DIS_BMSK )
#define SWIO_SPMI_CFG_REG_ASYNC_SSC_DET_INT_DIS_SHFT(bid) ( HWIO_SPMI_CFG_REG_ASYNC_SSC_DET_INT_DIS_SHFT )
#define SWIO_SPMI_CFG_REG_SSC_Q1_DELAY_DIS_BMSK(bid) ( HWIO_SPMI_CFG_REG_SSC_Q1_DELAY_DIS_BMSK )
#define SWIO_SPMI_CFG_REG_SSC_Q1_DELAY_DIS_SHFT(bid) ( HWIO_SPMI_CFG_REG_SSC_Q1_DELAY_DIS_SHFT )
#define SWIO_SPMI_CFG_REG_ARB_UNKNOWN_EN_BMSK(bid) ( HWIO_SPMI_CFG_REG_ARB_UNKNOWN_EN_BMSK )
#define SWIO_SPMI_CFG_REG_ARB_UNKNOWN_EN_SHFT(bid) ( HWIO_SPMI_CFG_REG_ARB_UNKNOWN_EN_SHFT )
#define SWIO_SPMI_CFG_REG_SSC_WINDOW_EN_BMSK(bid) ( HWIO_SPMI_CFG_REG_SSC_WINDOW_EN_BMSK )
#define SWIO_SPMI_CFG_REG_SSC_WINDOW_EN_SHFT(bid) ( HWIO_SPMI_CFG_REG_SSC_WINDOW_EN_SHFT )
#define SWIO_SPMI_CFG_REG_SSC_DET_INT_DIS_BMSK(bid) ( HWIO_SPMI_CFG_REG_SSC_DET_INT_DIS_BMSK )
#define SWIO_SPMI_CFG_REG_SSC_DET_INT_DIS_SHFT(bid) ( HWIO_SPMI_CFG_REG_SSC_DET_INT_DIS_SHFT )
#define SWIO_SPMI_CFG_REG_FORCE_MPM_CLK_REQ_IMM_BMSK(bid) ( HWIO_SPMI_CFG_REG_FORCE_MPM_CLK_REQ_IMM_BMSK )
#define SWIO_SPMI_CFG_REG_FORCE_MPM_CLK_REQ_IMM_SHFT(bid) ( HWIO_SPMI_CFG_REG_FORCE_MPM_CLK_REQ_IMM_SHFT )
#define SWIO_SPMI_CFG_REG_FORCE_ARB_AFTER_MASTER_TO_BMSK(bid) ( HWIO_SPMI_CFG_REG_FORCE_ARB_AFTER_MASTER_TO_BMSK )
#define SWIO_SPMI_CFG_REG_FORCE_ARB_AFTER_MASTER_TO_SHFT(bid) ( HWIO_SPMI_CFG_REG_FORCE_ARB_AFTER_MASTER_TO_SHFT )
#define SWIO_SPMI_CFG_REG_BUS_IDLE_CONN_MODE_BMSK(bid) ( HWIO_SPMI_CFG_REG_BUS_IDLE_CONN_MODE_BMSK )
#define SWIO_SPMI_CFG_REG_BUS_IDLE_CONN_MODE_SHFT(bid) ( HWIO_SPMI_CFG_REG_BUS_IDLE_CONN_MODE_SHFT )
#define SWIO_SPMI_CFG_REG_FORCE_MASTER_WRITE_ON_ERROR_BMSK(bid) ( HWIO_SPMI_CFG_REG_FORCE_MASTER_WRITE_ON_ERROR_BMSK )
#define SWIO_SPMI_CFG_REG_FORCE_MASTER_WRITE_ON_ERROR_SHFT(bid) ( HWIO_SPMI_CFG_REG_FORCE_MASTER_WRITE_ON_ERROR_SHFT )
#define SWIO_SPMI_CFG_REG_FORCE_MPM_CLK_REQ_BMSK(bid) ( HWIO_SPMI_CFG_REG_FORCE_MPM_CLK_REQ_BMSK )
#define SWIO_SPMI_CFG_REG_FORCE_MPM_CLK_REQ_SHFT(bid) ( HWIO_SPMI_CFG_REG_FORCE_MPM_CLK_REQ_SHFT )
#define SWIO_SPMI_CFG_REG_ARBITER_BYPASS_BMSK(bid) ( HWIO_SPMI_CFG_REG_ARBITER_BYPASS_BMSK )
#define SWIO_SPMI_CFG_REG_ARBITER_BYPASS_SHFT(bid) ( HWIO_SPMI_CFG_REG_ARBITER_BYPASS_SHFT )
#define SWIO_SPMI_CFG_REG_ARBITER_ENABLE_BMSK(bid) ( HWIO_SPMI_CFG_REG_ARBITER_ENABLE_BMSK )
#define SWIO_SPMI_CFG_REG_ARBITER_ENABLE_SHFT(bid) ( HWIO_SPMI_CFG_REG_ARBITER_ENABLE_SHFT )
#define SWIO_SPMI_SEC_DISABLE_REG_ADDR(bid) ( HWIO_SPMI_SEC_DISABLE_REG_ADDR )
#define SWIO_SPMI_SEC_DISABLE_REG_RMSK(bid) ( HWIO_SPMI_SEC_DISABLE_REG_RMSK )
#define SWIO_SPMI_SEC_DISABLE_REG_IN(bid) ( HWIO_SPMI_SEC_DISABLE_REG_IN )
#define SWIO_SPMI_SEC_DISABLE_REG_INM(bid,m) ( HWIO_SPMI_SEC_DISABLE_REG_INM(m) )
#define SWIO_SPMI_SEC_DISABLE_REG_OUT(bid,v) ( HWIO_SPMI_SEC_DISABLE_REG_OUT(v) )
#define SWIO_SPMI_SEC_DISABLE_REG_OUTM(bid,m,v) ( HWIO_SPMI_SEC_DISABLE_REG_OUTM(m,v) )
#define SWIO_SPMI_SEC_DISABLE_REG_DISABLE_SECURITY_BMSK(bid) ( HWIO_SPMI_SEC_DISABLE_REG_DISABLE_SECURITY_BMSK )
#define SWIO_SPMI_SEC_DISABLE_REG_DISABLE_SECURITY_SHFT(bid) ( HWIO_SPMI_SEC_DISABLE_REG_DISABLE_SECURITY_SHFT )
#define SWIO_SPMI_HW_VERSION_ADDR(bid) ( HWIO_SPMI_HW_VERSION_ADDR )
#define SWIO_SPMI_HW_VERSION_RMSK(bid) ( HWIO_SPMI_HW_VERSION_RMSK )
#define SWIO_SPMI_HW_VERSION_IN(bid) ( HWIO_SPMI_HW_VERSION_IN )
#define SWIO_SPMI_HW_VERSION_INM(bid,m) ( HWIO_SPMI_HW_VERSION_INM(m) )
#define SWIO_SPMI_HW_VERSION_HW_VERSION_MAJOR_BMSK(bid) ( HWIO_SPMI_HW_VERSION_HW_VERSION_MAJOR_BMSK )
#define SWIO_SPMI_HW_VERSION_HW_VERSION_MAJOR_SHFT(bid) ( HWIO_SPMI_HW_VERSION_HW_VERSION_MAJOR_SHFT )
#define SWIO_SPMI_HW_VERSION_HW_VERSION_MINOR_BMSK(bid) ( HWIO_SPMI_HW_VERSION_HW_VERSION_MINOR_BMSK )
#define SWIO_SPMI_HW_VERSION_HW_VERSION_MINOR_SHFT(bid) ( HWIO_SPMI_HW_VERSION_HW_VERSION_MINOR_SHFT )
#define SWIO_SPMI_HW_VERSION_HW_VERSION_STEP_BMSK(bid) ( HWIO_SPMI_HW_VERSION_HW_VERSION_STEP_BMSK )
#define SWIO_SPMI_HW_VERSION_HW_VERSION_STEP_SHFT(bid) ( HWIO_SPMI_HW_VERSION_HW_VERSION_STEP_SHFT )
#define SWIO_SPMI_CGC_CTRL_ADDR(bid) ( HWIO_SPMI_CGC_CTRL_ADDR )
#define SWIO_SPMI_CGC_CTRL_RMSK(bid) ( HWIO_SPMI_CGC_CTRL_RMSK )
#define SWIO_SPMI_CGC_CTRL_IN(bid) ( HWIO_SPMI_CGC_CTRL_IN )
#define SWIO_SPMI_CGC_CTRL_INM(bid,m) ( HWIO_SPMI_CGC_CTRL_INM(m) )
#define SWIO_SPMI_CGC_CTRL_OUT(bid,v) ( HWIO_SPMI_CGC_CTRL_OUT(v) )
#define SWIO_SPMI_CGC_CTRL_OUTM(bid,m,v) ( HWIO_SPMI_CGC_CTRL_OUTM(m,v) )
#define SWIO_SPMI_CGC_CTRL_MAP_LOGIC_CLK_CGC_ON_BMSK(bid) ( HWIO_SPMI_CGC_CTRL_MAP_LOGIC_CLK_CGC_ON_BMSK )
#define SWIO_SPMI_CGC_CTRL_MAP_LOGIC_CLK_CGC_ON_SHFT(bid) ( HWIO_SPMI_CGC_CTRL_MAP_LOGIC_CLK_CGC_ON_SHFT )
#define SWIO_SPMI_CGC_CTRL_RPU_CLK_CGC_ON_BMSK(bid) ( HWIO_SPMI_CGC_CTRL_RPU_CLK_CGC_ON_BMSK )
#define SWIO_SPMI_CGC_CTRL_RPU_CLK_CGC_ON_SHFT(bid) ( HWIO_SPMI_CGC_CTRL_RPU_CLK_CGC_ON_SHFT )
#define SWIO_SPMI_CGC_CTRL_MWB_CLK_CGC_ON_BMSK(bid) ( HWIO_SPMI_CGC_CTRL_MWB_CLK_CGC_ON_BMSK )
#define SWIO_SPMI_CGC_CTRL_MWB_CLK_CGC_ON_SHFT(bid) ( HWIO_SPMI_CGC_CTRL_MWB_CLK_CGC_ON_SHFT )
#define SWIO_SPMI_CGC_CTRL_PIC_CLK_CGC_ON_BMSK(bid) ( HWIO_SPMI_CGC_CTRL_PIC_CLK_CGC_ON_BMSK )
#define SWIO_SPMI_CGC_CTRL_PIC_CLK_CGC_ON_SHFT(bid) ( HWIO_SPMI_CGC_CTRL_PIC_CLK_CGC_ON_SHFT )
#define SWIO_SPMI_CGC_CTRL_PAC_CLK_CGC_ON_BMSK(bid) ( HWIO_SPMI_CGC_CTRL_PAC_CLK_CGC_ON_BMSK )
#define SWIO_SPMI_CGC_CTRL_PAC_CLK_CGC_ON_SHFT(bid) ( HWIO_SPMI_CGC_CTRL_PAC_CLK_CGC_ON_SHFT )
#define SWIO_SPMI_CGC_CTRL_CFG_AHB_BRIDGE_WR_CLK_CGC_ON_BMSK(bid) ( HWIO_SPMI_CGC_CTRL_CFG_AHB_BRIDGE_WR_CLK_CGC_ON_BMSK )
#define SWIO_SPMI_CGC_CTRL_CFG_AHB_BRIDGE_WR_CLK_CGC_ON_SHFT(bid) ( HWIO_SPMI_CGC_CTRL_CFG_AHB_BRIDGE_WR_CLK_CGC_ON_SHFT )
#define SWIO_SPMI_CGC_CTRL_CFG_AHB_BRIDGE_CLK_CGC_ON_BMSK(bid) ( HWIO_SPMI_CGC_CTRL_CFG_AHB_BRIDGE_CLK_CGC_ON_BMSK )
#define SWIO_SPMI_CGC_CTRL_CFG_AHB_BRIDGE_CLK_CGC_ON_SHFT(bid) ( HWIO_SPMI_CGC_CTRL_CFG_AHB_BRIDGE_CLK_CGC_ON_SHFT )
#define SWIO_SPMI_MWB_ENABLE_REG_ADDR(bid) ( HWIO_SPMI_MWB_ENABLE_REG_ADDR )
#define SWIO_SPMI_MWB_ENABLE_REG_RMSK(bid) ( HWIO_SPMI_MWB_ENABLE_REG_RMSK )
#define SWIO_SPMI_MWB_ENABLE_REG_IN(bid) ( HWIO_SPMI_MWB_ENABLE_REG_IN )
#define SWIO_SPMI_MWB_ENABLE_REG_INM(bid,m) ( HWIO_SPMI_MWB_ENABLE_REG_INM(m) )
#define SWIO_SPMI_MWB_ENABLE_REG_OUT(bid,v) ( HWIO_SPMI_MWB_ENABLE_REG_OUT(v) )
#define SWIO_SPMI_MWB_ENABLE_REG_OUTM(bid,m,v) ( HWIO_SPMI_MWB_ENABLE_REG_OUTM(m,v) )
#define SWIO_SPMI_MWB_ENABLE_REG_MWB_ENABLE_BMSK(bid) ( HWIO_SPMI_MWB_ENABLE_REG_MWB_ENABLE_BMSK )
#define SWIO_SPMI_MWB_ENABLE_REG_MWB_ENABLE_SHFT(bid) ( HWIO_SPMI_MWB_ENABLE_REG_MWB_ENABLE_SHFT )
#define SWIO_SPMI_CHAR_CFG_ADDR(bid) ( HWIO_SPMI_CHAR_CFG_ADDR )
#define SWIO_SPMI_CHAR_CFG_RMSK(bid) ( HWIO_SPMI_CHAR_CFG_RMSK )
#define SWIO_SPMI_CHAR_CFG_IN(bid) ( HWIO_SPMI_CHAR_CFG_IN )
#define SWIO_SPMI_CHAR_CFG_INM(bid,m) ( HWIO_SPMI_CHAR_CFG_INM(m) )
#define SWIO_SPMI_CHAR_CFG_OUT(bid,v) ( HWIO_SPMI_CHAR_CFG_OUT(v) )
#define SWIO_SPMI_CHAR_CFG_OUTM(bid,m,v) ( HWIO_SPMI_CHAR_CFG_OUTM(m,v) )
#define SWIO_SPMI_CHAR_CFG_CHAR_MODE_BMSK(bid) ( HWIO_SPMI_CHAR_CFG_CHAR_MODE_BMSK )
#define SWIO_SPMI_CHAR_CFG_CHAR_MODE_SHFT(bid) ( HWIO_SPMI_CHAR_CFG_CHAR_MODE_SHFT )
#define SWIO_SPMI_CHAR_CFG_CHAR_STATUS_BMSK(bid) ( HWIO_SPMI_CHAR_CFG_CHAR_STATUS_BMSK )
#define SWIO_SPMI_CHAR_CFG_CHAR_STATUS_SHFT(bid) ( HWIO_SPMI_CHAR_CFG_CHAR_STATUS_SHFT )
#define SWIO_SPMI_CHAR_CFG_DIRECTION_BMSK(bid) ( HWIO_SPMI_CHAR_CFG_DIRECTION_BMSK )
#define SWIO_SPMI_CHAR_CFG_DIRECTION_SHFT(bid) ( HWIO_SPMI_CHAR_CFG_DIRECTION_SHFT )
#define SWIO_SPMI_CHAR_CFG_ENABLE_BMSK(bid) ( HWIO_SPMI_CHAR_CFG_ENABLE_BMSK )
#define SWIO_SPMI_CHAR_CFG_ENABLE_SHFT(bid) ( HWIO_SPMI_CHAR_CFG_ENABLE_SHFT )
#define SWIO_SPMI_CHAR_DATA_n_ADDR(bid,n) ( HWIO_SPMI_CHAR_DATA_n_ADDR(n) )
#define SWIO_SPMI_CHAR_DATA_n_RMSK(bid) ( HWIO_SPMI_CHAR_DATA_n_RMSK )
#define SWIO_SPMI_CHAR_DATA_n_MAXn(bid) ( HWIO_SPMI_CHAR_DATA_n_MAXn )
#define SWIO_SPMI_CHAR_DATA_n_INI(bid,n) ( HWIO_SPMI_CHAR_DATA_n_INI(n) )
#define SWIO_SPMI_CHAR_DATA_n_INMI(bid,n,mask) ( HWIO_SPMI_CHAR_DATA_n_INMI(n,mask) )
#define SWIO_SPMI_CHAR_DATA_n_OUTI(bid,n,val) ( HWIO_SPMI_CHAR_DATA_n_OUTI(n,val) )
#define SWIO_SPMI_CHAR_DATA_n_OUTMI(bid,n,mask,val) ( HWIO_SPMI_CHAR_DATA_n_OUTMI(n,mask,val) )
#define SWIO_SPMI_CHAR_DATA_n_DIN_ACTUAL_BMSK(bid) ( HWIO_SPMI_CHAR_DATA_n_DIN_ACTUAL_BMSK )
#define SWIO_SPMI_CHAR_DATA_n_DIN_ACTUAL_SHFT(bid) ( HWIO_SPMI_CHAR_DATA_n_DIN_ACTUAL_SHFT )
#define SWIO_SPMI_CHAR_DATA_n_DOUT_DATA_DIN_EXP_BMSK(bid) ( HWIO_SPMI_CHAR_DATA_n_DOUT_DATA_DIN_EXP_BMSK )
#define SWIO_SPMI_CHAR_DATA_n_DOUT_DATA_DIN_EXP_SHFT(bid) ( HWIO_SPMI_CHAR_DATA_n_DOUT_DATA_DIN_EXP_SHFT )
#define SWIO_SPMI_CMPR_EN_REG_ADDR(bid) ( HWIO_SPMI_CMPR_EN_REG_ADDR )
#define SWIO_SPMI_CMPR_EN_REG_RMSK(bid) ( HWIO_SPMI_CMPR_EN_REG_RMSK )
#define SWIO_SPMI_CMPR_EN_REG_IN(bid) ( HWIO_SPMI_CMPR_EN_REG_IN )
#define SWIO_SPMI_CMPR_EN_REG_INM(bid,m) ( HWIO_SPMI_CMPR_EN_REG_INM(m) )
#define SWIO_SPMI_CMPR_EN_REG_OUT(bid,v) ( HWIO_SPMI_CMPR_EN_REG_OUT(v) )
#define SWIO_SPMI_CMPR_EN_REG_OUTM(bid,m,v) ( HWIO_SPMI_CMPR_EN_REG_OUTM(m,v) )
#define SWIO_SPMI_CMPR_EN_REG_CMPR_ENABLE_BMSK(bid) ( HWIO_SPMI_CMPR_EN_REG_CMPR_ENABLE_BMSK )
#define SWIO_SPMI_CMPR_EN_REG_CMPR_ENABLE_SHFT(bid) ( HWIO_SPMI_CMPR_EN_REG_CMPR_ENABLE_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_ADDR(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_ADDR )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_RMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_RMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_IN(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_IN )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_INM(bid,m) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_INM(m) )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_ARBITER_DISCONNECTED_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_ARBITER_DISCONNECTED_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_ARBITER_DISCONNECTED_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_ARBITER_DISCONNECTED_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_ARBITER_CONNECTED_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_ARBITER_CONNECTED_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_ARBITER_CONNECTED_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_ARBITER_CONNECTED_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_PERIH_IRQ_LOST_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_PERIH_IRQ_LOST_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_PERIH_IRQ_LOST_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_PERIH_IRQ_LOST_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_UNEXPECTED_SSC_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_UNEXPECTED_SSC_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_UNEXPECTED_SSC_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_UNEXPECTED_SSC_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_NO_RESPONSE_DATA_FRAME_DETECTED_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_NO_RESPONSE_DATA_FRAME_DETECTED_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_NO_RESPONSE_DATA_FRAME_DETECTED_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_NO_RESPONSE_DATA_FRAME_DETECTED_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_NO_RESPONSE_CMD_FRAME_DETECTED_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_NO_RESPONSE_CMD_FRAME_DETECTED_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_NO_RESPONSE_CMD_FRAME_DETECTED_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_NO_RESPONSE_CMD_FRAME_DETECTED_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_FALSE_MASTER_ARBITRATION_WIN_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_FALSE_MASTER_ARBITRATION_WIN_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_FALSE_MASTER_ARBITRATION_WIN_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_FALSE_MASTER_ARBITRATION_WIN_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_FALSE_BUS_REQUEST_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_FALSE_BUS_REQUEST_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_FALSE_BUS_REQUEST_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_FALSE_BUS_REQUEST_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_UNSUPPORTED_COMMAND_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_UNSUPPORTED_COMMAND_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_UNSUPPORTED_COMMAND_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_UNSUPPORTED_COMMAND_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_DATA_ADDR_FRAME_PARITY_ERROR_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_DATA_ADDR_FRAME_PARITY_ERROR_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_DATA_ADDR_FRAME_PARITY_ERROR_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_DATA_ADDR_FRAME_PARITY_ERROR_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_SLAVE_CMD_FRAME_PARITY_ERROR_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_SLAVE_CMD_FRAME_PARITY_ERROR_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_SLAVE_CMD_FRAME_PARITY_ERROR_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_SLAVE_CMD_FRAME_PARITY_ERROR_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_MASTER_CMD_FRAME_PARITY_ERROR_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_MASTER_CMD_FRAME_PARITY_ERROR_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_STATUS_MASTER_CMD_FRAME_PARITY_ERROR_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_STATUS_MASTER_CMD_FRAME_PARITY_ERROR_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_ADDR(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_ADDR )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_RMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_RMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_IN(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_IN )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_INM(bid,m) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_INM(m) )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_OUT(bid,v) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_OUT(v) )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_OUTM(bid,m,v) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_OUTM(m,v) )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_ARBITER_DISCONNECTED_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_ARBITER_DISCONNECTED_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_ARBITER_DISCONNECTED_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_ARBITER_DISCONNECTED_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_ARBITER_CONNECTED_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_ARBITER_CONNECTED_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_ARBITER_CONNECTED_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_ARBITER_CONNECTED_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_PERIH_IRQ_LOST_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_PERIH_IRQ_LOST_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_PERIH_IRQ_LOST_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_PERIH_IRQ_LOST_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_UNEXPECTED_SSC_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_UNEXPECTED_SSC_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_UNEXPECTED_SSC_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_UNEXPECTED_SSC_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_NO_RESPONSE_DATA_FRAME_DETECTED_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_NO_RESPONSE_DATA_FRAME_DETECTED_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_NO_RESPONSE_DATA_FRAME_DETECTED_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_NO_RESPONSE_DATA_FRAME_DETECTED_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_NO_RESPONSE_CMD_FRAME_DETECTED_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_NO_RESPONSE_CMD_FRAME_DETECTED_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_NO_RESPONSE_CMD_FRAME_DETECTED_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_NO_RESPONSE_CMD_FRAME_DETECTED_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_FALSE_MASTER_ARBITRATION_WIN_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_FALSE_MASTER_ARBITRATION_WIN_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_FALSE_MASTER_ARBITRATION_WIN_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_FALSE_MASTER_ARBITRATION_WIN_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_FALSE_BUS_REQUEST_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_FALSE_BUS_REQUEST_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_FALSE_BUS_REQUEST_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_FALSE_BUS_REQUEST_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_UNSUPPORTED_COMMAND_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_UNSUPPORTED_COMMAND_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_UNSUPPORTED_COMMAND_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_UNSUPPORTED_COMMAND_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_DATA_ADDR_FRAME_PARITY_ERROR_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_DATA_ADDR_FRAME_PARITY_ERROR_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_DATA_ADDR_FRAME_PARITY_ERROR_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_DATA_ADDR_FRAME_PARITY_ERROR_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_SLAVE_CMD_FRAME_PARITY_ERROR_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_SLAVE_CMD_FRAME_PARITY_ERROR_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_SLAVE_CMD_FRAME_PARITY_ERROR_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_SLAVE_CMD_FRAME_PARITY_ERROR_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_MASTER_CMD_FRAME_PARITY_ERROR_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_MASTER_CMD_FRAME_PARITY_ERROR_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_ENABLE_MASTER_CMD_FRAME_PARITY_ERROR_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_ENABLE_MASTER_CMD_FRAME_PARITY_ERROR_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_ADDR(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_ADDR )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_RMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_RMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_OUT(bid,v) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_OUT(v) )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_ARBITER_DISCONNECTED_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_ARBITER_DISCONNECTED_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_ARBITER_DISCONNECTED_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_ARBITER_DISCONNECTED_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_ARBITER_CONNECTED_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_ARBITER_CONNECTED_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_ARBITER_CONNECTED_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_ARBITER_CONNECTED_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_PERIH_IRQ_LOST_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_PERIH_IRQ_LOST_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_PERIH_IRQ_LOST_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_PERIH_IRQ_LOST_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_UNEXPECTED_SSC_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_UNEXPECTED_SSC_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_UNEXPECTED_SSC_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_UNEXPECTED_SSC_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_NO_RESPONSE_DATA_FRAME_DETECTED_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_NO_RESPONSE_DATA_FRAME_DETECTED_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_NO_RESPONSE_DATA_FRAME_DETECTED_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_NO_RESPONSE_DATA_FRAME_DETECTED_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_NO_RESPONSE_CMD_FRAME_DETECTED_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_NO_RESPONSE_CMD_FRAME_DETECTED_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_NO_RESPONSE_CMD_FRAME_DETECTED_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_NO_RESPONSE_CMD_FRAME_DETECTED_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_FALSE_MASTER_ARBITRATION_WIN_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_FALSE_MASTER_ARBITRATION_WIN_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_FALSE_MASTER_ARBITRATION_WIN_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_FALSE_MASTER_ARBITRATION_WIN_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_FALSE_BUS_REQUEST_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_FALSE_BUS_REQUEST_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_FALSE_BUS_REQUEST_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_FALSE_BUS_REQUEST_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_UNSUPPORTED_COMMAND_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_UNSUPPORTED_COMMAND_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_UNSUPPORTED_COMMAND_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_UNSUPPORTED_COMMAND_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_DATA_ADDR_FRAME_PARITY_ERROR_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_DATA_ADDR_FRAME_PARITY_ERROR_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_DATA_ADDR_FRAME_PARITY_ERROR_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_DATA_ADDR_FRAME_PARITY_ERROR_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_SLAVE_CMD_FRAME_PARITY_ERROR_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_SLAVE_CMD_FRAME_PARITY_ERROR_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_SLAVE_CMD_FRAME_PARITY_ERROR_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_SLAVE_CMD_FRAME_PARITY_ERROR_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_MASTER_CMD_FRAME_PARITY_ERROR_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_MASTER_CMD_FRAME_PARITY_ERROR_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_CLEAR_MASTER_CMD_FRAME_PARITY_ERROR_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_CLEAR_MASTER_CMD_FRAME_PARITY_ERROR_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_ADDR(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_ADDR )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_RMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_RMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_OUT(bid,v) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_OUT(v) )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_ARBITER_DISCONNECTED_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_ARBITER_DISCONNECTED_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_ARBITER_DISCONNECTED_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_ARBITER_DISCONNECTED_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_ARBITER_CONNECTED_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_ARBITER_CONNECTED_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_ARBITER_CONNECTED_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_ARBITER_CONNECTED_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_PERIH_IRQ_LOST_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_PERIH_IRQ_LOST_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_PERIH_IRQ_LOST_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_PERIH_IRQ_LOST_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_UNEXPECTED_SSC_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_UNEXPECTED_SSC_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_UNEXPECTED_SSC_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_UNEXPECTED_SSC_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_NO_RESPONSE_DATA_FRAME_DETECTED_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_NO_RESPONSE_DATA_FRAME_DETECTED_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_NO_RESPONSE_DATA_FRAME_DETECTED_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_NO_RESPONSE_DATA_FRAME_DETECTED_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_NO_RESPONSE_CMD_FRAME_DETECTED_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_NO_RESPONSE_CMD_FRAME_DETECTED_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_NO_RESPONSE_CMD_FRAME_DETECTED_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_NO_RESPONSE_CMD_FRAME_DETECTED_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_FALSE_MASTER_ARBITRATION_WIN_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_FALSE_MASTER_ARBITRATION_WIN_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_FALSE_MASTER_ARBITRATION_WIN_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_FALSE_MASTER_ARBITRATION_WIN_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_FALSE_BUS_REQUEST_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_FALSE_BUS_REQUEST_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_FALSE_BUS_REQUEST_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_FALSE_BUS_REQUEST_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_UNSUPPORTED_COMMAND_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_UNSUPPORTED_COMMAND_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_UNSUPPORTED_COMMAND_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_UNSUPPORTED_COMMAND_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_DATA_ADDR_FRAME_PARITY_ERROR_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_DATA_ADDR_FRAME_PARITY_ERROR_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_DATA_ADDR_FRAME_PARITY_ERROR_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_DATA_ADDR_FRAME_PARITY_ERROR_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_SLAVE_CMD_FRAME_PARITY_ERROR_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_SLAVE_CMD_FRAME_PARITY_ERROR_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_SLAVE_CMD_FRAME_PARITY_ERROR_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_SLAVE_CMD_FRAME_PARITY_ERROR_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_MASTER_CMD_FRAME_PARITY_ERROR_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_MASTER_CMD_FRAME_PARITY_ERROR_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_SET_MASTER_CMD_FRAME_PARITY_ERROR_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_SET_MASTER_CMD_FRAME_PARITY_ERROR_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_ADDR(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_ADDR )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_RMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_RMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_OUT(bid,v) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_OUT(v) )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_ARBITER_DISCONNECTED_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_ARBITER_DISCONNECTED_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_ARBITER_DISCONNECTED_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_ARBITER_DISCONNECTED_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_ARBITER_CONNECTED_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_ARBITER_CONNECTED_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_ARBITER_CONNECTED_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_ARBITER_CONNECTED_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_PERIH_IRQ_LOST_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_PERIH_IRQ_LOST_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_PERIH_IRQ_LOST_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_PERIH_IRQ_LOST_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_UNEXPECTED_SSC_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_UNEXPECTED_SSC_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_UNEXPECTED_SSC_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_UNEXPECTED_SSC_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_NO_RESPONSE_DATA_FRAME_DETECTED_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_NO_RESPONSE_DATA_FRAME_DETECTED_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_NO_RESPONSE_DATA_FRAME_DETECTED_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_NO_RESPONSE_DATA_FRAME_DETECTED_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_NO_RESPONSE_CMD_FRAME_DETECTED_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_NO_RESPONSE_CMD_FRAME_DETECTED_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_NO_RESPONSE_CMD_FRAME_DETECTED_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_NO_RESPONSE_CMD_FRAME_DETECTED_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_FALSE_MASTER_ARBITRATION_WIN_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_FALSE_MASTER_ARBITRATION_WIN_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_FALSE_MASTER_ARBITRATION_WIN_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_FALSE_MASTER_ARBITRATION_WIN_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_FALSE_BUS_REQUEST_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_FALSE_BUS_REQUEST_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_FALSE_BUS_REQUEST_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_FALSE_BUS_REQUEST_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_UNSUPPORTED_COMMAND_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_UNSUPPORTED_COMMAND_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_UNSUPPORTED_COMMAND_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_UNSUPPORTED_COMMAND_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_DATA_ADDR_FRAME_PARITY_ERROR_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_DATA_ADDR_FRAME_PARITY_ERROR_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_DATA_ADDR_FRAME_PARITY_ERROR_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_DATA_ADDR_FRAME_PARITY_ERROR_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_SLAVE_CMD_FRAME_PARITY_ERROR_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_SLAVE_CMD_FRAME_PARITY_ERROR_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_SLAVE_CMD_FRAME_PARITY_ERROR_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_SLAVE_CMD_FRAME_PARITY_ERROR_SHFT )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_MASTER_CMD_FRAME_PARITY_ERROR_BMSK(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_MASTER_CMD_FRAME_PARITY_ERROR_BMSK )
#define SWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_MASTER_CMD_FRAME_PARITY_ERROR_SHFT(bid) ( HWIO_SPMI_PROTOCOL_IRQ_EN_CLEAR_MASTER_CMD_FRAME_PARITY_ERROR_SHFT )
#define SWIO_SPMI_TEST_BUS_CTRL_ADDR(bid) ( HWIO_SPMI_TEST_BUS_CTRL_ADDR )
#define SWIO_SPMI_TEST_BUS_CTRL_RMSK(bid) ( HWIO_SPMI_TEST_BUS_CTRL_RMSK )
#define SWIO_SPMI_TEST_BUS_CTRL_IN(bid) ( HWIO_SPMI_TEST_BUS_CTRL_IN )
#define SWIO_SPMI_TEST_BUS_CTRL_INM(bid,m) ( HWIO_SPMI_TEST_BUS_CTRL_INM(m) )
#define SWIO_SPMI_TEST_BUS_CTRL_OUT(bid,v) ( HWIO_SPMI_TEST_BUS_CTRL_OUT(v) )
#define SWIO_SPMI_TEST_BUS_CTRL_OUTM(bid,m,v) ( HWIO_SPMI_TEST_BUS_CTRL_OUTM(m,v) )
#define SWIO_SPMI_TEST_BUS_CTRL_TEST_BUS_ARB_SEL_BMSK(bid) ( HWIO_SPMI_TEST_BUS_CTRL_TEST_BUS_ARB_SEL_BMSK )
#define SWIO_SPMI_TEST_BUS_CTRL_TEST_BUS_ARB_SEL_SHFT(bid) ( HWIO_SPMI_TEST_BUS_CTRL_TEST_BUS_ARB_SEL_SHFT )
#define SWIO_SPMI_TEST_BUS_CTRL_TEST_BUS_INT_SEL_BMSK(bid) ( HWIO_SPMI_TEST_BUS_CTRL_TEST_BUS_INT_SEL_BMSK )
#define SWIO_SPMI_TEST_BUS_CTRL_TEST_BUS_INT_SEL_SHFT(bid) ( HWIO_SPMI_TEST_BUS_CTRL_TEST_BUS_INT_SEL_SHFT )
#define SWIO_SPMI_TEST_BUS_CTRL_TEST_BUS_SEL_BMSK(bid) ( HWIO_SPMI_TEST_BUS_CTRL_TEST_BUS_SEL_BMSK )
#define SWIO_SPMI_TEST_BUS_CTRL_TEST_BUS_SEL_SHFT(bid) ( HWIO_SPMI_TEST_BUS_CTRL_TEST_BUS_SEL_SHFT )
#define SWIO_SPMI_HW_SW_EVENTS_CTRL_ADDR(bid) ( HWIO_SPMI_HW_SW_EVENTS_CTRL_ADDR )
#define SWIO_SPMI_HW_SW_EVENTS_CTRL_RMSK(bid) ( HWIO_SPMI_HW_SW_EVENTS_CTRL_RMSK )
#define SWIO_SPMI_HW_SW_EVENTS_CTRL_IN(bid) ( HWIO_SPMI_HW_SW_EVENTS_CTRL_IN )
#define SWIO_SPMI_HW_SW_EVENTS_CTRL_INM(bid,m) ( HWIO_SPMI_HW_SW_EVENTS_CTRL_INM(m) )
#define SWIO_SPMI_HW_SW_EVENTS_CTRL_OUT(bid,v) ( HWIO_SPMI_HW_SW_EVENTS_CTRL_OUT(v) )
#define SWIO_SPMI_HW_SW_EVENTS_CTRL_OUTM(bid,m,v) ( HWIO_SPMI_HW_SW_EVENTS_CTRL_OUTM(m,v) )
#define SWIO_SPMI_HW_SW_EVENTS_CTRL_HW_SW_EVENTS_SEL_BMSK(bid) ( HWIO_SPMI_HW_SW_EVENTS_CTRL_HW_SW_EVENTS_SEL_BMSK )
#define SWIO_SPMI_HW_SW_EVENTS_CTRL_HW_SW_EVENTS_SEL_SHFT(bid) ( HWIO_SPMI_HW_SW_EVENTS_CTRL_HW_SW_EVENTS_SEL_SHFT )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_ADDR(bid,j) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_ADDR(j) )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_RMSK(bid) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_RMSK )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_MAXj(bid) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_MAXj )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_INI(bid,j) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_INI(j) )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_INMI(bid,j,mask) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_INMI(j,mask) )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_OUTI(bid,j,val) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_OUTI(j,val) )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_OUTMI(bid,j,mask,val) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_OUTMI(j,mask,val) )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_EN_D_BMSK(bid) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_EN_D_BMSK )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_EN_D_SHFT(bid) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_EN_D_SHFT )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_SEL_D_BMSK(bid) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_SEL_D_BMSK )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_SEL_D_SHFT(bid) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_SEL_D_SHFT )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_EN_C_BMSK(bid) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_EN_C_BMSK )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_EN_C_SHFT(bid) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_EN_C_SHFT )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_SEL_C_BMSK(bid) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_SEL_C_BMSK )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_SEL_C_SHFT(bid) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_SEL_C_SHFT )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_EN_B_BMSK(bid) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_EN_B_BMSK )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_EN_B_SHFT(bid) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_EN_B_SHFT )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_SEL_B_BMSK(bid) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_SEL_B_BMSK )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_SEL_B_SHFT(bid) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_SEL_B_SHFT )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_EN_A_BMSK(bid) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_EN_A_BMSK )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_EN_A_SHFT(bid) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_EN_A_SHFT )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_SEL_A_BMSK(bid) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_SEL_A_BMSK )
#define SWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_SEL_A_SHFT(bid) ( HWIO_SPMI_HW_SW_EVENTS_BITWISE_REGj_HW_EVENTS_SEL_A_SHFT )
#define SWIO_SPMI_PIC_OWNERm_ACC_STATUSn_ADDR(bid,m,n) ( HWIO_SPMI_PIC_OWNERm_ACC_STATUSn_ADDR(m,n) )
#define SWIO_SPMI_PIC_OWNERm_ACC_STATUSn_RMSK(bid) ( HWIO_SPMI_PIC_OWNERm_ACC_STATUSn_RMSK )
#define SWIO_SPMI_PIC_OWNERm_ACC_STATUSn_MAXm(bid) ( HWIO_SPMI_PIC_OWNERm_ACC_STATUSn_MAXm )
#define SWIO_SPMI_PIC_OWNERm_ACC_STATUSn_MAXn(bid) ( HWIO_SPMI_PIC_OWNERm_ACC_STATUSn_MAXn )
#define SWIO_SPMI_PIC_OWNERm_ACC_STATUSn_INI2(bid,m,n) ( HWIO_SPMI_PIC_OWNERm_ACC_STATUSn_INI2(m,n) )
#define SWIO_SPMI_PIC_OWNERm_ACC_STATUSn_INMI2(bid,m,n,mask) ( HWIO_SPMI_PIC_OWNERm_ACC_STATUSn_INMI2(m,n,mask) )
#define SWIO_SPMI_PIC_OWNERm_ACC_STATUSn_INT_ACC_STATUS_BMSK(bid) ( HWIO_SPMI_PIC_OWNERm_ACC_STATUSn_INT_ACC_STATUS_BMSK )
#define SWIO_SPMI_PIC_OWNERm_ACC_STATUSn_INT_ACC_STATUS_SHFT(bid) ( HWIO_SPMI_PIC_OWNERm_ACC_STATUSn_INT_ACC_STATUS_SHFT )
#define SWIO_SPMI_PIC_ACC_ENABLEn_ADDR(bid,n) ( HWIO_SPMI_PIC_ACC_ENABLEn_ADDR(n) )
#define SWIO_SPMI_PIC_ACC_ENABLEn_RMSK(bid) ( HWIO_SPMI_PIC_ACC_ENABLEn_RMSK )
#define SWIO_SPMI_PIC_ACC_ENABLEn_MAXn(bid) ( HWIO_SPMI_PIC_ACC_ENABLEn_MAXn )
#define SWIO_SPMI_PIC_ACC_ENABLEn_INI(bid,n) ( HWIO_SPMI_PIC_ACC_ENABLEn_INI(n) )
#define SWIO_SPMI_PIC_ACC_ENABLEn_INMI(bid,n,mask) ( HWIO_SPMI_PIC_ACC_ENABLEn_INMI(n,mask) )
#define SWIO_SPMI_PIC_ACC_ENABLEn_OUTI(bid,n,val) ( HWIO_SPMI_PIC_ACC_ENABLEn_OUTI(n,val) )
#define SWIO_SPMI_PIC_ACC_ENABLEn_OUTMI(bid,n,mask,val) ( HWIO_SPMI_PIC_ACC_ENABLEn_OUTMI(n,mask,val) )
#define SWIO_SPMI_PIC_ACC_ENABLEn_INT_ACC_ENABLE_BMSK(bid) ( HWIO_SPMI_PIC_ACC_ENABLEn_INT_ACC_ENABLE_BMSK )
#define SWIO_SPMI_PIC_ACC_ENABLEn_INT_ACC_ENABLE_SHFT(bid) ( HWIO_SPMI_PIC_ACC_ENABLEn_INT_ACC_ENABLE_SHFT )
#define SWIO_SPMI_PIC_IRQ_STATUSn_ADDR(bid,n) ( HWIO_SPMI_PIC_IRQ_STATUSn_ADDR(n) )
#define SWIO_SPMI_PIC_IRQ_STATUSn_RMSK(bid) ( HWIO_SPMI_PIC_IRQ_STATUSn_RMSK )
#define SWIO_SPMI_PIC_IRQ_STATUSn_MAXn(bid) ( HWIO_SPMI_PIC_IRQ_STATUSn_MAXn )
#define SWIO_SPMI_PIC_IRQ_STATUSn_INI(bid,n) ( HWIO_SPMI_PIC_IRQ_STATUSn_INI(n) )
#define SWIO_SPMI_PIC_IRQ_STATUSn_INMI(bid,n,mask) ( HWIO_SPMI_PIC_IRQ_STATUSn_INMI(n,mask) )
#define SWIO_SPMI_PIC_IRQ_STATUSn_INT_STATUS_BMSK(bid) ( HWIO_SPMI_PIC_IRQ_STATUSn_INT_STATUS_BMSK )
#define SWIO_SPMI_PIC_IRQ_STATUSn_INT_STATUS_SHFT(bid) ( HWIO_SPMI_PIC_IRQ_STATUSn_INT_STATUS_SHFT )
#define SWIO_SPMI_PIC_IRQ_CLEARn_ADDR(bid,n) ( HWIO_SPMI_PIC_IRQ_CLEARn_ADDR(n) )
#define SWIO_SPMI_PIC_IRQ_CLEARn_RMSK(bid) ( HWIO_SPMI_PIC_IRQ_CLEARn_RMSK )
#define SWIO_SPMI_PIC_IRQ_CLEARn_MAXn(bid) ( HWIO_SPMI_PIC_IRQ_CLEARn_MAXn )
#define SWIO_SPMI_PIC_IRQ_CLEARn_OUTI(bid,n,val) ( HWIO_SPMI_PIC_IRQ_CLEARn_OUTI(n,val) )
#define SWIO_SPMI_PIC_IRQ_CLEARn_INT_CLEAR_BMSK(bid) ( HWIO_SPMI_PIC_IRQ_CLEARn_INT_CLEAR_BMSK )
#define SWIO_SPMI_PIC_IRQ_CLEARn_INT_CLEAR_SHFT(bid) ( HWIO_SPMI_PIC_IRQ_CLEARn_INT_CLEAR_SHFT )

#endif
