#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 28 17:19:44 2025
# Process ID: 21912
# Current directory: C:/Digital-Zoom-FPGA/OV7670_VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10248 C:\Digital-Zoom-FPGA\OV7670_VGA\OV7670_VGA.xpr
# Log file: C:/Digital-Zoom-FPGA/OV7670_VGA/vivado.log
# Journal file: C:/Digital-Zoom-FPGA/OV7670_VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/idowe/myProjects/Digital-Zoom-FPGA/OV7670_VGA' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Digital-Zoom-FPGA/OV7670_VGA/i2c_sender.vhd', nor could it be found using path 'C:/Users/idowe/myProjects/Digital-Zoom-FPGA/OV7670_VGA/i2c_sender.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 974.969 ; gain = 320.367
update_module_reference design_1_ov7670_controller_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:cntl:1.0 - cntl_0
Adding component instance block -- xilinx.com:module_ref:ovo_7670_caputre:1.0 - ovo_7670_caputre_0
Adding component instance block -- xilinx.com:module_ref:vga:1.0 - vga_0
Adding component instance block -- xilinx.com:module_ref:ov7670_controller:1.0 - ov7670_controller_0
Successfully read diagram <design_1> from BD file <C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ov7670_controller_0_0 from ov7670_controller_v1_0 1.0 to ov7670_controller_v1_0 1.0
Wrote  : <C:\Digital-Zoom-FPGA\OV7670_VGA\OV7670_VGA.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1158.441 ; gain = 158.043
update_module_reference: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1158.441 ; gain = 158.043
update_module_reference design_1_cntl_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_cntl_0_0 from cntl_v1_0 1.0 to cntl_v1_0 1.0
Wrote  : <C:\Digital-Zoom-FPGA\OV7670_VGA\OV7670_VGA.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_ovo_7670_caputre_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ovo_7670_caputre_0_0 from ovo_7670_caputre_v1_0 1.0 to ovo_7670_caputre_v1_0 1.0
Wrote  : <C:\Digital-Zoom-FPGA\OV7670_VGA\OV7670_VGA.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_vga_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'pix_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'pix_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_vga_0_0 from vga_v1_0 1.0 to vga_v1_0 1.0
Wrote  : <C:\Digital-Zoom-FPGA\OV7670_VGA\OV7670_VGA.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Digital-Zoom-FPGA/OV7670_VGA/i2c_sender.vhd] -no_script -reset -force -quiet
remove_files  C:/Digital-Zoom-FPGA/OV7670_VGA/i2c_sender.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-2121] Port clk_in1 associated reset port reset_0 does not exist
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /ov7670_controller_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /vga_0/pix_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\Digital-Zoom-FPGA\OV7670_VGA\OV7670_VGA.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cntl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ovo_7670_caputre_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Apr 28 17:23:04 2025] Launched design_1_cntl_0_0_synth_1, design_1_ov7670_controller_0_0_synth_1, design_1_vga_0_0_synth_1, design_1_ovo_7670_caputre_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_cntl_0_0_synth_1: C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.runs/design_1_cntl_0_0_synth_1/runme.log
design_1_ov7670_controller_0_0_synth_1: C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.runs/design_1_ov7670_controller_0_0_synth_1/runme.log
design_1_vga_0_0_synth_1: C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.runs/design_1_vga_0_0_synth_1/runme.log
design_1_ovo_7670_caputre_0_0_synth_1: C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.runs/design_1_ovo_7670_caputre_0_0_synth_1/runme.log
synth_1: C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.runs/synth_1/runme.log
[Mon Apr 28 17:23:05 2025] Launched impl_1...
Run output will be captured here: C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1277.117 ; gain = 118.676
add_files -norecurse -scan_for_includes C:/Digital-Zoom-FPGA-main/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/DIVIDER_UNIT.vhd
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1277.527 ; gain = 0.000
import_files -norecurse C:/Digital-Zoom-FPGA-main/OV7670_VGA/OV7670_VGA.srcs/sources_1/new/DIVIDER_UNIT.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes C:/Digital-Zoom-FPGA-main/OV7670_VGA/OV7670_VGA.srcs/sim_1/new/DIVIDER_UNIT_TB.vhd
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1278.797 ; gain = 0.000
import_files -fileset sim_1 -norecurse C:/Digital-Zoom-FPGA-main/OV7670_VGA/OV7670_VGA.srcs/sim_1/new/DIVIDER_UNIT_TB.vhd
update_compile_order -fileset sim_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-07:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1302.141 ; gain = 3.816
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BD03ABA
open_hw_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2546.094 ; gain = 1243.953
set_property PROGRAM.FILE {C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Digital-Zoom-FPGA/OV7670_VGA/OV7670_VGA.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
