INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/BranchCompare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCompare
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/InstructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/ProgramMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/RISCV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Github/RISC-V/project_1/project_1.srcs/sources_1/new/RegisterFileRead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFileRead
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Github/RISC-V/project_1/project_1.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
