Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 31 01:45:16 2019
| Host         : DESKTOP-E1P9V9O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            5 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             140 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              20 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              30 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+--------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+--------------------------+------------------+----------------+
|  clk_IBUF_BUFG | i_deplasare/E[0]                 |                          |                1 |              4 |
|  clk_IBUF_BUFG | i_deplasare/counter_reg[29]_0[0] |                          |                1 |              4 |
|  clk_IBUF_BUFG | i_deplasare/counter_reg[29]_1[0] |                          |                1 |              4 |
|  clk_IBUF_BUFG | i_deplasare/counter_reg[29]_2[0] |                          |                1 |              4 |
|  clk_IBUF_BUFG | edge_detect_left/counter         |                          |                1 |              4 |
|  clk_IBUF_BUFG | i_deplasare/counter[0]_i_1_n_0   | edge_detect_left/counter |                8 |             30 |
|  clk_IBUF_BUFG |                                  |                          |               38 |            140 |
+----------------+----------------------------------+--------------------------+------------------+----------------+


