# do S4bits_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/jafeth/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB2/SUMA/COMPONENTES/SUM1BIT/CODIGO/s1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:35:18 on Oct 03,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB2/SUMA/COMPONENTES/SUM1BIT/CODIGO/s1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity s1bit
# -- Compiling architecture flujodatos of s1bit
# End time: 22:35:18 on Oct 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB2/SUMA/SUM4/CODIGO/S4bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:35:18 on Oct 03,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB2/SUMA/SUM4/CODIGO/S4bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity S4bits
# -- Compiling architecture estructural of S4bits
# End time: 22:35:18 on Oct 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:35:18 on Oct 03,2022
# vcom -reportprogress 300 -93 -work work /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prueba_S4bits
# -- Compiling architecture prueba of prueba_S4bits
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(30): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(30): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(30): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(30): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(30): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(30): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(30): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(31): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(31): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(31): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(31): Integer literal 100 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(31): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(31): Integer literal 100 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(31): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(32): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(32): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(32): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(32): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(32): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(32): Integer literal 1 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(32): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Note: /home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd(34): VHDL Compiler exiting
# End time: 22:35:18 on Oct 03,2022, Elapsed time: 0:00:00
# Errors: 21, Warnings: 0
# ** Error: /home/jafeth/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./S4bits_run_msim_rtl_vhdl.do line 11
# /home/jafeth/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/jafeth/uni/ac2/AC2/labs/LAB2/quartus/../SUMA/SUM4/PRUEBAS/prueba_s4bits.vhd}"
