Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 24 14:19:33 2026
| Host         : CB195-UL-31 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.619        0.000                      0                  309        0.177        0.000                      0                  309        3.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.619        0.000                      0                  277        0.177        0.000                      0                  277        3.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.758        0.000                      0                   32        0.796        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 inst_Btn0_db_Reset/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Clk_Gen/clk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 1.529ns (40.667%)  route 2.231ns (59.333%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 12.909 - 8.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.727     5.361    inst_Btn0_db_Reset/iClk_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  inst_Btn0_db_Reset/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.518     5.879 r  inst_Btn0_db_Reset/btn_reg_reg/Q
                         net (fo=14, routed)          1.067     6.946    inst_Clk_Gen/BTN_O
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.070 r  inst_Clk_Gen/clk_cnt0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.070    inst_Clk_Gen/clk_cnt0_carry_i_1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.471 r  inst_Clk_Gen/clk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.471    inst_Clk_Gen/clk_cnt0_carry_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.628 r  inst_Clk_Gen/clk_cnt0_carry__0/CO[1]
                         net (fo=2, routed)           0.497     8.125    inst_Clk_Gen/clk_cnt0_carry__0_n_2
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.329     8.454 r  inst_Clk_Gen/clk_cnt[0]_i_1/O
                         net (fo=17, routed)          0.667     9.121    inst_Clk_Gen/clk_cnt[0]_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  inst_Clk_Gen/clk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.551    12.909    inst_Clk_Gen/iClk_IBUF_BUFG
    SLICE_X42Y78         FDRE                                         r  inst_Clk_Gen/clk_cnt_reg[0]/C
                         clock pessimism              0.391    13.299    
                         clock uncertainty           -0.035    13.264    
    SLICE_X42Y78         FDRE (Setup_fdre_C_R)       -0.524    12.740    inst_Clk_Gen/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 inst_Btn0_db_Reset/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Clk_Gen/clk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 1.529ns (40.667%)  route 2.231ns (59.333%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 12.909 - 8.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.727     5.361    inst_Btn0_db_Reset/iClk_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  inst_Btn0_db_Reset/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.518     5.879 r  inst_Btn0_db_Reset/btn_reg_reg/Q
                         net (fo=14, routed)          1.067     6.946    inst_Clk_Gen/BTN_O
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.070 r  inst_Clk_Gen/clk_cnt0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.070    inst_Clk_Gen/clk_cnt0_carry_i_1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.471 r  inst_Clk_Gen/clk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.471    inst_Clk_Gen/clk_cnt0_carry_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.628 r  inst_Clk_Gen/clk_cnt0_carry__0/CO[1]
                         net (fo=2, routed)           0.497     8.125    inst_Clk_Gen/clk_cnt0_carry__0_n_2
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.329     8.454 r  inst_Clk_Gen/clk_cnt[0]_i_1/O
                         net (fo=17, routed)          0.667     9.121    inst_Clk_Gen/clk_cnt[0]_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  inst_Clk_Gen/clk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.551    12.909    inst_Clk_Gen/iClk_IBUF_BUFG
    SLICE_X42Y78         FDRE                                         r  inst_Clk_Gen/clk_cnt_reg[1]/C
                         clock pessimism              0.391    13.299    
                         clock uncertainty           -0.035    13.264    
    SLICE_X42Y78         FDRE (Setup_fdre_C_R)       -0.524    12.740    inst_Clk_Gen/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 inst_Btn0_db_Reset/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Clk_Gen/clk_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 1.529ns (40.667%)  route 2.231ns (59.333%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 12.909 - 8.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.727     5.361    inst_Btn0_db_Reset/iClk_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  inst_Btn0_db_Reset/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.518     5.879 r  inst_Btn0_db_Reset/btn_reg_reg/Q
                         net (fo=14, routed)          1.067     6.946    inst_Clk_Gen/BTN_O
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.070 r  inst_Clk_Gen/clk_cnt0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.070    inst_Clk_Gen/clk_cnt0_carry_i_1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.471 r  inst_Clk_Gen/clk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.471    inst_Clk_Gen/clk_cnt0_carry_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.628 r  inst_Clk_Gen/clk_cnt0_carry__0/CO[1]
                         net (fo=2, routed)           0.497     8.125    inst_Clk_Gen/clk_cnt0_carry__0_n_2
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.329     8.454 r  inst_Clk_Gen/clk_cnt[0]_i_1/O
                         net (fo=17, routed)          0.667     9.121    inst_Clk_Gen/clk_cnt[0]_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  inst_Clk_Gen/clk_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.551    12.909    inst_Clk_Gen/iClk_IBUF_BUFG
    SLICE_X42Y78         FDRE                                         r  inst_Clk_Gen/clk_cnt_reg[2]/C
                         clock pessimism              0.391    13.299    
                         clock uncertainty           -0.035    13.264    
    SLICE_X42Y78         FDRE (Setup_fdre_C_R)       -0.524    12.740    inst_Clk_Gen/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 inst_Btn0_db_Reset/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Clk_Gen/clk_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 1.529ns (40.667%)  route 2.231ns (59.333%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 12.909 - 8.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.727     5.361    inst_Btn0_db_Reset/iClk_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  inst_Btn0_db_Reset/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.518     5.879 r  inst_Btn0_db_Reset/btn_reg_reg/Q
                         net (fo=14, routed)          1.067     6.946    inst_Clk_Gen/BTN_O
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.070 r  inst_Clk_Gen/clk_cnt0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.070    inst_Clk_Gen/clk_cnt0_carry_i_1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.471 r  inst_Clk_Gen/clk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.471    inst_Clk_Gen/clk_cnt0_carry_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.628 r  inst_Clk_Gen/clk_cnt0_carry__0/CO[1]
                         net (fo=2, routed)           0.497     8.125    inst_Clk_Gen/clk_cnt0_carry__0_n_2
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.329     8.454 r  inst_Clk_Gen/clk_cnt[0]_i_1/O
                         net (fo=17, routed)          0.667     9.121    inst_Clk_Gen/clk_cnt[0]_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  inst_Clk_Gen/clk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.551    12.909    inst_Clk_Gen/iClk_IBUF_BUFG
    SLICE_X42Y78         FDRE                                         r  inst_Clk_Gen/clk_cnt_reg[3]/C
                         clock pessimism              0.391    13.299    
                         clock uncertainty           -0.035    13.264    
    SLICE_X42Y78         FDRE (Setup_fdre_C_R)       -0.524    12.740    inst_Clk_Gen/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 inst_Btn0_db_Reset/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Clk_Gen/clk_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 1.529ns (41.024%)  route 2.198ns (58.976%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.727     5.361    inst_Btn0_db_Reset/iClk_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  inst_Btn0_db_Reset/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.518     5.879 r  inst_Btn0_db_Reset/btn_reg_reg/Q
                         net (fo=14, routed)          1.067     6.946    inst_Clk_Gen/BTN_O
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.070 r  inst_Clk_Gen/clk_cnt0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.070    inst_Clk_Gen/clk_cnt0_carry_i_1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.471 r  inst_Clk_Gen/clk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.471    inst_Clk_Gen/clk_cnt0_carry_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.628 r  inst_Clk_Gen/clk_cnt0_carry__0/CO[1]
                         net (fo=2, routed)           0.497     8.125    inst_Clk_Gen/clk_cnt0_carry__0_n_2
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.329     8.454 r  inst_Clk_Gen/clk_cnt[0]_i_1/O
                         net (fo=17, routed)          0.635     9.088    inst_Clk_Gen/clk_cnt[0]_i_1_n_0
    SLICE_X42Y82         FDRE                                         r  inst_Clk_Gen/clk_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.555    12.913    inst_Clk_Gen/iClk_IBUF_BUFG
    SLICE_X42Y82         FDRE                                         r  inst_Clk_Gen/clk_cnt_reg[16]/C
                         clock pessimism              0.391    13.303    
                         clock uncertainty           -0.035    13.268    
    SLICE_X42Y82         FDRE (Setup_fdre_C_R)       -0.524    12.744    inst_Clk_Gen/clk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 inst_Btn0_db_Reset/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Clk_Gen/clk_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 1.529ns (42.250%)  route 2.090ns (57.750%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.727     5.361    inst_Btn0_db_Reset/iClk_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  inst_Btn0_db_Reset/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.518     5.879 r  inst_Btn0_db_Reset/btn_reg_reg/Q
                         net (fo=14, routed)          1.067     6.946    inst_Clk_Gen/BTN_O
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.070 r  inst_Clk_Gen/clk_cnt0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.070    inst_Clk_Gen/clk_cnt0_carry_i_1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.471 r  inst_Clk_Gen/clk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.471    inst_Clk_Gen/clk_cnt0_carry_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.628 r  inst_Clk_Gen/clk_cnt0_carry__0/CO[1]
                         net (fo=2, routed)           0.497     8.125    inst_Clk_Gen/clk_cnt0_carry__0_n_2
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.329     8.454 r  inst_Clk_Gen/clk_cnt[0]_i_1/O
                         net (fo=17, routed)          0.526     8.980    inst_Clk_Gen/clk_cnt[0]_i_1_n_0
    SLICE_X42Y79         FDRE                                         r  inst_Clk_Gen/clk_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.552    12.910    inst_Clk_Gen/iClk_IBUF_BUFG
    SLICE_X42Y79         FDRE                                         r  inst_Clk_Gen/clk_cnt_reg[4]/C
                         clock pessimism              0.391    13.300    
                         clock uncertainty           -0.035    13.265    
    SLICE_X42Y79         FDRE (Setup_fdre_C_R)       -0.524    12.741    inst_Clk_Gen/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 inst_Btn0_db_Reset/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Clk_Gen/clk_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 1.529ns (42.250%)  route 2.090ns (57.750%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.727     5.361    inst_Btn0_db_Reset/iClk_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  inst_Btn0_db_Reset/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.518     5.879 r  inst_Btn0_db_Reset/btn_reg_reg/Q
                         net (fo=14, routed)          1.067     6.946    inst_Clk_Gen/BTN_O
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.070 r  inst_Clk_Gen/clk_cnt0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.070    inst_Clk_Gen/clk_cnt0_carry_i_1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.471 r  inst_Clk_Gen/clk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.471    inst_Clk_Gen/clk_cnt0_carry_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.628 r  inst_Clk_Gen/clk_cnt0_carry__0/CO[1]
                         net (fo=2, routed)           0.497     8.125    inst_Clk_Gen/clk_cnt0_carry__0_n_2
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.329     8.454 r  inst_Clk_Gen/clk_cnt[0]_i_1/O
                         net (fo=17, routed)          0.526     8.980    inst_Clk_Gen/clk_cnt[0]_i_1_n_0
    SLICE_X42Y79         FDRE                                         r  inst_Clk_Gen/clk_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.552    12.910    inst_Clk_Gen/iClk_IBUF_BUFG
    SLICE_X42Y79         FDRE                                         r  inst_Clk_Gen/clk_cnt_reg[5]/C
                         clock pessimism              0.391    13.300    
                         clock uncertainty           -0.035    13.265    
    SLICE_X42Y79         FDRE (Setup_fdre_C_R)       -0.524    12.741    inst_Clk_Gen/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 inst_Btn0_db_Reset/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Clk_Gen/clk_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 1.529ns (42.250%)  route 2.090ns (57.750%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.727     5.361    inst_Btn0_db_Reset/iClk_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  inst_Btn0_db_Reset/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.518     5.879 r  inst_Btn0_db_Reset/btn_reg_reg/Q
                         net (fo=14, routed)          1.067     6.946    inst_Clk_Gen/BTN_O
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.070 r  inst_Clk_Gen/clk_cnt0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.070    inst_Clk_Gen/clk_cnt0_carry_i_1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.471 r  inst_Clk_Gen/clk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.471    inst_Clk_Gen/clk_cnt0_carry_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.628 r  inst_Clk_Gen/clk_cnt0_carry__0/CO[1]
                         net (fo=2, routed)           0.497     8.125    inst_Clk_Gen/clk_cnt0_carry__0_n_2
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.329     8.454 r  inst_Clk_Gen/clk_cnt[0]_i_1/O
                         net (fo=17, routed)          0.526     8.980    inst_Clk_Gen/clk_cnt[0]_i_1_n_0
    SLICE_X42Y79         FDRE                                         r  inst_Clk_Gen/clk_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.552    12.910    inst_Clk_Gen/iClk_IBUF_BUFG
    SLICE_X42Y79         FDRE                                         r  inst_Clk_Gen/clk_cnt_reg[6]/C
                         clock pessimism              0.391    13.300    
                         clock uncertainty           -0.035    13.265    
    SLICE_X42Y79         FDRE (Setup_fdre_C_R)       -0.524    12.741    inst_Clk_Gen/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 inst_Btn0_db_Reset/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Clk_Gen/clk_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 1.529ns (42.250%)  route 2.090ns (57.750%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.727     5.361    inst_Btn0_db_Reset/iClk_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  inst_Btn0_db_Reset/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.518     5.879 r  inst_Btn0_db_Reset/btn_reg_reg/Q
                         net (fo=14, routed)          1.067     6.946    inst_Clk_Gen/BTN_O
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.070 r  inst_Clk_Gen/clk_cnt0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.070    inst_Clk_Gen/clk_cnt0_carry_i_1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.471 r  inst_Clk_Gen/clk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.471    inst_Clk_Gen/clk_cnt0_carry_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.628 r  inst_Clk_Gen/clk_cnt0_carry__0/CO[1]
                         net (fo=2, routed)           0.497     8.125    inst_Clk_Gen/clk_cnt0_carry__0_n_2
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.329     8.454 r  inst_Clk_Gen/clk_cnt[0]_i_1/O
                         net (fo=17, routed)          0.526     8.980    inst_Clk_Gen/clk_cnt[0]_i_1_n_0
    SLICE_X42Y79         FDRE                                         r  inst_Clk_Gen/clk_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.552    12.910    inst_Clk_Gen/iClk_IBUF_BUFG
    SLICE_X42Y79         FDRE                                         r  inst_Clk_Gen/clk_cnt_reg[7]/C
                         clock pessimism              0.391    13.300    
                         clock uncertainty           -0.035    13.265    
    SLICE_X42Y79         FDRE (Setup_fdre_C_R)       -0.524    12.741    inst_Clk_Gen/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 inst_Btn0_db_Reset/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Clk_Gen/clk_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 1.529ns (42.405%)  route 2.077ns (57.595%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.361ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.727     5.361    inst_Btn0_db_Reset/iClk_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  inst_Btn0_db_Reset/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.518     5.879 r  inst_Btn0_db_Reset/btn_reg_reg/Q
                         net (fo=14, routed)          1.067     6.946    inst_Clk_Gen/BTN_O
    SLICE_X43Y80         LUT5 (Prop_lut5_I0_O)        0.124     7.070 r  inst_Clk_Gen/clk_cnt0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.070    inst_Clk_Gen/clk_cnt0_carry_i_1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.471 r  inst_Clk_Gen/clk_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.471    inst_Clk_Gen/clk_cnt0_carry_n_0
    SLICE_X43Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.628 r  inst_Clk_Gen/clk_cnt0_carry__0/CO[1]
                         net (fo=2, routed)           0.497     8.125    inst_Clk_Gen/clk_cnt0_carry__0_n_2
    SLICE_X43Y82         LUT3 (Prop_lut3_I0_O)        0.329     8.454 r  inst_Clk_Gen/clk_cnt[0]_i_1/O
                         net (fo=17, routed)          0.513     8.967    inst_Clk_Gen/clk_cnt[0]_i_1_n_0
    SLICE_X42Y80         FDRE                                         r  inst_Clk_Gen/clk_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.552    12.910    inst_Clk_Gen/iClk_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  inst_Clk_Gen/clk_cnt_reg[10]/C
                         clock pessimism              0.391    13.300    
                         clock uncertainty           -0.035    13.265    
    SLICE_X42Y80         FDRE (Setup_fdre_C_R)       -0.524    12.741    inst_Clk_Gen/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  3.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c_user_logic/inst_i2c_master/scl_ena_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.015%)  route 0.073ns (25.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.588     1.466    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X38Y13         FDCE                                         r  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDCE (Prop_fdce_C_Q)         0.164     1.630 f  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           0.073     1.703    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg_n_0_[8]
    SLICE_X39Y13         LUT5 (Prop_lut5_I2_O)        0.045     1.748 r  inst_i2c_user_logic/inst_i2c_master/scl_ena_i_1/O
                         net (fo=1, routed)           0.000     1.748    inst_i2c_user_logic/inst_i2c_master/scl_ena_i_1_n_0
    SLICE_X39Y13         FDCE                                         r  inst_i2c_user_logic/inst_i2c_master/scl_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.856     1.981    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X39Y13         FDCE                                         r  inst_i2c_user_logic/inst_i2c_master/scl_ena_reg/C
                         clock pessimism             -0.502     1.479    
    SLICE_X39Y13         FDCE (Hold_fdce_C_D)         0.092     1.571    inst_i2c_user_logic/inst_i2c_master/scl_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 inst_Btn1_db/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.576     1.454    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y78         FDRE                                         r  inst_Btn1_db/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.164     1.618 r  inst_Btn1_db/btn_reg_reg/Q
                         net (fo=3, routed)           0.078     1.696    inst_Btn1_db/btn_reg_reg_n_0
    SLICE_X38Y78         FDRE                                         r  inst_Btn1_db/btn_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.844     1.969    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y78         FDRE                                         r  inst_Btn1_db/btn_sync_reg[0]/C
                         clock pessimism             -0.515     1.454    
    SLICE_X38Y78         FDRE (Hold_fdre_C_D)         0.060     1.514    inst_Btn1_db/btn_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 inst_Btn1_db/btn_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_Btn1_db/btn_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.574     1.452    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  inst_Btn1_db/btn_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.148     1.600 f  inst_Btn1_db/btn_sync_reg[1]/Q
                         net (fo=1, routed)           0.059     1.659    inst_Btn1_db/btn_sync[1]
    SLICE_X38Y76         LUT2 (Prop_lut2_I1_O)        0.098     1.757 r  inst_Btn1_db/btn_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.757    inst_Btn1_db/btn_pulse_i_1_n_0
    SLICE_X38Y76         FDRE                                         r  inst_Btn1_db/btn_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.841     1.966    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  inst_Btn1_db/btn_pulse_reg/C
                         clock pessimism             -0.514     1.452    
    SLICE_X38Y76         FDRE (Hold_fdre_C_D)         0.120     1.572    inst_Btn1_db/btn_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.588     1.466    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X37Y13         FDPE                                         r  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.121     1.728    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg_n_0_[0]
    SLICE_X36Y13         LUT6 (Prop_lut6_I0_O)        0.045     1.773 r  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.773    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X36Y13         FDCE                                         r  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.856     1.981    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X36Y13         FDCE                                         r  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.502     1.479    
    SLICE_X36Y13         FDCE (Hold_fdce_C_D)         0.092     1.571    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inst_i2c_user_logic/busy_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c_user_logic/i2c_data_rw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    inst_i2c_user_logic/iClk_IBUF_BUFG
    SLICE_X38Y10         FDRE                                         r  inst_i2c_user_logic/busy_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  inst_i2c_user_logic/busy_prev_reg/Q
                         net (fo=4, routed)           0.106     1.738    inst_i2c_user_logic/inst_i2c_master/busy_prev
    SLICE_X39Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.783 r  inst_i2c_user_logic/inst_i2c_master/i2c_data_rw[3]_i_1/O
                         net (fo=1, routed)           0.000     1.783    inst_i2c_user_logic/inst_i2c_master_n_2
    SLICE_X39Y10         FDRE                                         r  inst_i2c_user_logic/i2c_data_rw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.859     1.984    inst_i2c_user_logic/iClk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  inst_i2c_user_logic/i2c_data_rw_reg[3]/C
                         clock pessimism             -0.503     1.481    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.092     1.573    inst_i2c_user_logic/i2c_data_rw_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 inst_Btn1_db/btn_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_MODE_SM/LED0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.574     1.452    inst_Btn1_db/iClk_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  inst_Btn1_db/btn_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164     1.616 r  inst_Btn1_db/btn_pulse_reg/Q
                         net (fo=7, routed)           0.106     1.723    inst_MODE_SM/Btn1_p
    SLICE_X39Y76         LUT3 (Prop_lut3_I1_O)        0.045     1.768 r  inst_MODE_SM/LED0_i_2/O
                         net (fo=1, routed)           0.000     1.768    inst_MODE_SM/LED0_i_2_n_0
    SLICE_X39Y76         FDRE                                         r  inst_MODE_SM/LED0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.841     1.966    inst_MODE_SM/iClk_IBUF_BUFG
    SLICE_X39Y76         FDRE                                         r  inst_MODE_SM/LED0_reg/C
                         clock pessimism             -0.501     1.465    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.091     1.556    inst_MODE_SM/LED0_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 inst_i2c_user_logic/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c_user_logic/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.591     1.469    inst_i2c_user_logic/iClk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  inst_i2c_user_logic/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  inst_i2c_user_logic/FSM_onehot_state_reg[2]/Q
                         net (fo=2, routed)           0.122     1.732    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[2]_1
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.045     1.777 r  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    inst_i2c_user_logic/inst_i2c_master_n_5
    SLICE_X39Y9          FDRE                                         r  inst_i2c_user_logic/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.860     1.985    inst_i2c_user_logic/iClk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  inst_i2c_user_logic/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.516     1.469    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.092     1.561    inst_i2c_user_logic/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 inst_i2c_user_logic/i2c_rw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c_user_logic/inst_i2c_master/addr_rw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.961%)  route 0.146ns (44.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    inst_i2c_user_logic/iClk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  inst_i2c_user_logic/i2c_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  inst_i2c_user_logic/i2c_rw_reg/Q
                         net (fo=8, routed)           0.146     1.755    inst_i2c_user_logic/inst_i2c_master/R[0]
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.800 r  inst_i2c_user_logic/inst_i2c_master/addr_rw[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    inst_i2c_user_logic/inst_i2c_master/addr_rw[0]_i_1_n_0
    SLICE_X36Y11         FDRE                                         r  inst_i2c_user_logic/inst_i2c_master/addr_rw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.859     1.984    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X36Y11         FDRE                                         r  inst_i2c_user_logic/inst_i2c_master/addr_rw_reg[0]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X36Y11         FDRE (Hold_fdre_C_D)         0.091     1.575    inst_i2c_user_logic/inst_i2c_master/addr_rw_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 inst_i2c_user_logic/inst_i2c_master/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.405%)  route 0.186ns (49.595%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.589     1.467    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X37Y12         FDPE                                         r  inst_i2c_user_logic/inst_i2c_master/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  inst_i2c_user_logic/inst_i2c_master/bit_cnt_reg[0]/Q
                         net (fo=14, routed)          0.186     1.794    inst_i2c_user_logic/inst_i2c_master/bit_cnt[0]
    SLICE_X38Y11         LUT4 (Prop_lut4_I2_O)        0.048     1.842 r  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.842    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[7]_i_1_n_0
    SLICE_X38Y11         FDCE                                         r  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.859     1.984    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X38Y11         FDCE                                         r  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X38Y11         FDCE (Hold_fdce_C_D)         0.131     1.615    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 inst_i2c_user_logic/inst_i2c_master/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c_user_logic/inst_i2c_master/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.114%)  route 0.134ns (41.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X37Y11         FDPE                                         r  inst_i2c_user_logic/inst_i2c_master/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  inst_i2c_user_logic/inst_i2c_master/bit_cnt_reg[2]/Q
                         net (fo=12, routed)          0.134     1.743    inst_i2c_user_logic/inst_i2c_master/bit_cnt[2]
    SLICE_X37Y11         LUT6 (Prop_lut6_I5_O)        0.045     1.788 r  inst_i2c_user_logic/inst_i2c_master/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.788    inst_i2c_user_logic/inst_i2c_master/bit_cnt[2]_i_1_n_0
    SLICE_X37Y11         FDPE                                         r  inst_i2c_user_logic/inst_i2c_master/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.859     1.984    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X37Y11         FDPE                                         r  inst_i2c_user_logic/inst_i2c_master/bit_cnt_reg[2]/C
                         clock pessimism             -0.516     1.468    
    SLICE_X37Y11         FDPE (Hold_fdpe_C_D)         0.092     1.560    inst_i2c_user_logic/inst_i2c_master/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y79    inst_Btn0_db_Reset/btn_cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y81    inst_Btn0_db_Reset/btn_cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y79    inst_Btn0_db_Reset/btn_cntr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y80    inst_Btn0_db_Reset/btn_cntr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y80    inst_Btn0_db_Reset/btn_cntr_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y80    inst_Btn0_db_Reset/btn_cntr_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y80    inst_Btn0_db_Reset/btn_cntr_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y81    inst_Btn0_db_Reset/btn_cntr_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y81    inst_Btn0_db_Reset/btn_cntr_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y82    inst_Clk_Gen/clk_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y82    inst_Clk_Gen/clk_gen_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y84    inst_PWM/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y84    inst_PWM/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y83    inst_PWM/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y84    inst_PWM/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y84    inst_PWM/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y83    inst_PWM/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y83    inst_PWM/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y83    inst_PWM/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y81    inst_Btn0_db_Reset/btn_cntr_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y81    inst_Btn0_db_Reset/btn_cntr_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y81    inst_Btn0_db_Reset/btn_cntr_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y81    inst_Btn0_db_Reset/btn_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y77    inst_Btn1_db/btn_cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y77    inst_Btn1_db/btn_cntr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y77    inst_Btn1_db/btn_cntr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y76    inst_Btn1_db/btn_pulse_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y76    inst_Btn1_db/btn_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y80    inst_Clk_Gen/clk_cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.796ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 inst_i2c_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c_user_logic/inst_i2c_master/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.718ns (26.226%)  route 2.020ns (73.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.753     5.387    inst_i2c_user_logic/iClk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  inst_i2c_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.419     5.806 r  inst_i2c_user_logic/reset_n_reg/Q
                         net (fo=17, routed)          0.907     6.713    inst_i2c_user_logic/inst_i2c_master/ena
    SLICE_X38Y11         LUT1 (Prop_lut1_I0_O)        0.299     7.012 f  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=24, routed)          1.113     8.125    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3_n_0
    SLICE_X40Y13         FDCE                                         f  inst_i2c_user_logic/inst_i2c_master/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.574    12.932    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X40Y13         FDCE                                         r  inst_i2c_user_logic/inst_i2c_master/count_reg[1]/C
                         clock pessimism              0.391    13.323    
                         clock uncertainty           -0.035    13.288    
    SLICE_X40Y13         FDCE (Recov_fdce_C_CLR)     -0.405    12.883    inst_i2c_user_logic/inst_i2c_master/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 inst_i2c_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c_user_logic/inst_i2c_master/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.718ns (26.226%)  route 2.020ns (73.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.753     5.387    inst_i2c_user_logic/iClk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  inst_i2c_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.419     5.806 r  inst_i2c_user_logic/reset_n_reg/Q
                         net (fo=17, routed)          0.907     6.713    inst_i2c_user_logic/inst_i2c_master/ena
    SLICE_X38Y11         LUT1 (Prop_lut1_I0_O)        0.299     7.012 f  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=24, routed)          1.113     8.125    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3_n_0
    SLICE_X40Y13         FDCE                                         f  inst_i2c_user_logic/inst_i2c_master/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.574    12.932    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X40Y13         FDCE                                         r  inst_i2c_user_logic/inst_i2c_master/count_reg[2]/C
                         clock pessimism              0.391    13.323    
                         clock uncertainty           -0.035    13.288    
    SLICE_X40Y13         FDCE (Recov_fdce_C_CLR)     -0.405    12.883    inst_i2c_user_logic/inst_i2c_master/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 inst_i2c_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c_user_logic/inst_i2c_master/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.718ns (27.204%)  route 1.921ns (72.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.753     5.387    inst_i2c_user_logic/iClk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  inst_i2c_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.419     5.806 r  inst_i2c_user_logic/reset_n_reg/Q
                         net (fo=17, routed)          0.907     6.713    inst_i2c_user_logic/inst_i2c_master/ena
    SLICE_X38Y11         LUT1 (Prop_lut1_I0_O)        0.299     7.012 f  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=24, routed)          1.014     8.026    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3_n_0
    SLICE_X40Y14         FDCE                                         f  inst_i2c_user_logic/inst_i2c_master/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.574    12.932    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X40Y14         FDCE                                         r  inst_i2c_user_logic/inst_i2c_master/count_reg[4]/C
                         clock pessimism              0.391    13.323    
                         clock uncertainty           -0.035    13.288    
    SLICE_X40Y14         FDCE (Recov_fdce_C_CLR)     -0.405    12.883    inst_i2c_user_logic/inst_i2c_master/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 inst_Reset_Delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.580ns (22.288%)  route 2.022ns (77.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 12.914 - 8.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.728     5.362    inst_Reset_Delay/iClk_IBUF_BUFG
    SLICE_X41Y80         FDRE                                         r  inst_Reset_Delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.456     5.818 f  inst_Reset_Delay/oRESET_reg/Q
                         net (fo=12, routed)          1.084     6.902    inst_Reset_Delay/oRESET
    SLICE_X40Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.026 f  inst_Reset_Delay/FSM_onehot_MODE[4]_i_1/O
                         net (fo=13, routed)          0.939     7.965    inst_PWM/AR[0]
    SLICE_X36Y84         FDCE                                         f  inst_PWM/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.556    12.914    inst_PWM/iClk_IBUF_BUFG
    SLICE_X36Y84         FDCE                                         r  inst_PWM/counter_reg[0]/C
                         clock pessimism              0.391    13.304    
                         clock uncertainty           -0.035    13.269    
    SLICE_X36Y84         FDCE (Recov_fdce_C_CLR)     -0.405    12.864    inst_PWM/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 inst_Reset_Delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.580ns (22.288%)  route 2.022ns (77.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 12.914 - 8.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.728     5.362    inst_Reset_Delay/iClk_IBUF_BUFG
    SLICE_X41Y80         FDRE                                         r  inst_Reset_Delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.456     5.818 f  inst_Reset_Delay/oRESET_reg/Q
                         net (fo=12, routed)          1.084     6.902    inst_Reset_Delay/oRESET
    SLICE_X40Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.026 f  inst_Reset_Delay/FSM_onehot_MODE[4]_i_1/O
                         net (fo=13, routed)          0.939     7.965    inst_PWM/AR[0]
    SLICE_X36Y84         FDCE                                         f  inst_PWM/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.556    12.914    inst_PWM/iClk_IBUF_BUFG
    SLICE_X36Y84         FDCE                                         r  inst_PWM/counter_reg[1]/C
                         clock pessimism              0.391    13.304    
                         clock uncertainty           -0.035    13.269    
    SLICE_X36Y84         FDCE (Recov_fdce_C_CLR)     -0.405    12.864    inst_PWM/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 inst_Reset_Delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.580ns (22.288%)  route 2.022ns (77.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 12.914 - 8.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.728     5.362    inst_Reset_Delay/iClk_IBUF_BUFG
    SLICE_X41Y80         FDRE                                         r  inst_Reset_Delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.456     5.818 f  inst_Reset_Delay/oRESET_reg/Q
                         net (fo=12, routed)          1.084     6.902    inst_Reset_Delay/oRESET
    SLICE_X40Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.026 f  inst_Reset_Delay/FSM_onehot_MODE[4]_i_1/O
                         net (fo=13, routed)          0.939     7.965    inst_PWM/AR[0]
    SLICE_X36Y84         FDCE                                         f  inst_PWM/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.556    12.914    inst_PWM/iClk_IBUF_BUFG
    SLICE_X36Y84         FDCE                                         r  inst_PWM/counter_reg[3]/C
                         clock pessimism              0.391    13.304    
                         clock uncertainty           -0.035    13.269    
    SLICE_X36Y84         FDCE (Recov_fdce_C_CLR)     -0.405    12.864    inst_PWM/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 inst_Reset_Delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.580ns (22.288%)  route 2.022ns (77.712%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 12.914 - 8.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.728     5.362    inst_Reset_Delay/iClk_IBUF_BUFG
    SLICE_X41Y80         FDRE                                         r  inst_Reset_Delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.456     5.818 f  inst_Reset_Delay/oRESET_reg/Q
                         net (fo=12, routed)          1.084     6.902    inst_Reset_Delay/oRESET
    SLICE_X40Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.026 f  inst_Reset_Delay/FSM_onehot_MODE[4]_i_1/O
                         net (fo=13, routed)          0.939     7.965    inst_PWM/AR[0]
    SLICE_X36Y84         FDCE                                         f  inst_PWM/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.556    12.914    inst_PWM/iClk_IBUF_BUFG
    SLICE_X36Y84         FDCE                                         r  inst_PWM/counter_reg[4]/C
                         clock pessimism              0.391    13.304    
                         clock uncertainty           -0.035    13.269    
    SLICE_X36Y84         FDCE (Recov_fdce_C_CLR)     -0.405    12.864    inst_PWM/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 inst_i2c_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c_user_logic/inst_i2c_master/stretch_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.718ns (28.112%)  route 1.836ns (71.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.753     5.387    inst_i2c_user_logic/iClk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  inst_i2c_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.419     5.806 r  inst_i2c_user_logic/reset_n_reg/Q
                         net (fo=17, routed)          0.907     6.713    inst_i2c_user_logic/inst_i2c_master/ena
    SLICE_X38Y11         LUT1 (Prop_lut1_I0_O)        0.299     7.012 f  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=24, routed)          0.929     7.941    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3_n_0
    SLICE_X42Y12         FDCE                                         f  inst_i2c_user_logic/inst_i2c_master/stretch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.575    12.933    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X42Y12         FDCE                                         r  inst_i2c_user_logic/inst_i2c_master/stretch_reg/C
                         clock pessimism              0.391    13.324    
                         clock uncertainty           -0.035    13.289    
    SLICE_X42Y12         FDCE (Recov_fdce_C_CLR)     -0.319    12.970    inst_i2c_user_logic/inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 inst_i2c_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.718ns (29.025%)  route 1.756ns (70.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.753     5.387    inst_i2c_user_logic/iClk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  inst_i2c_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.419     5.806 r  inst_i2c_user_logic/reset_n_reg/Q
                         net (fo=17, routed)          0.907     6.713    inst_i2c_user_logic/inst_i2c_master/ena
    SLICE_X38Y11         LUT1 (Prop_lut1_I0_O)        0.299     7.012 f  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=24, routed)          0.849     7.861    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3_n_0
    SLICE_X36Y13         FDCE                                         f  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.573    12.931    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X36Y13         FDCE                                         r  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.428    13.359    
                         clock uncertainty           -0.035    13.324    
    SLICE_X36Y13         FDCE (Recov_fdce_C_CLR)     -0.405    12.919    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  5.058    

Slack (MET) :             5.058ns  (required time - arrival time)
  Source:                 inst_i2c_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.718ns (29.025%)  route 1.756ns (70.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 12.931 - 8.000 ) 
    Source Clock Delay      (SCD):    5.387ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.753     5.387    inst_i2c_user_logic/iClk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  inst_i2c_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.419     5.806 r  inst_i2c_user_logic/reset_n_reg/Q
                         net (fo=17, routed)          0.907     6.713    inst_i2c_user_logic/inst_i2c_master/ena
    SLICE_X38Y11         LUT1 (Prop_lut1_I0_O)        0.299     7.012 f  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=24, routed)          0.849     7.861    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3_n_0
    SLICE_X36Y13         FDCE                                         f  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.573    12.931    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X36Y13         FDCE                                         r  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.428    13.359    
                         clock uncertainty           -0.035    13.324    
    SLICE_X36Y13         FDCE (Recov_fdce_C_CLR)     -0.405    12.919    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  5.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 inst_Btn0_db_Reset/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.209ns (29.014%)  route 0.511ns (70.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.579     1.457    inst_Btn0_db_Reset/iClk_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  inst_Btn0_db_Reset/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164     1.621 f  inst_Btn0_db_Reset/btn_reg_reg/Q
                         net (fo=14, routed)          0.277     1.898    inst_Reset_Delay/BTN_O
    SLICE_X40Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.943 f  inst_Reset_Delay/FSM_onehot_MODE[4]_i_1/O
                         net (fo=13, routed)          0.234     2.177    inst_PWM/AR[0]
    SLICE_X36Y83         FDCE                                         f  inst_PWM/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.849     1.974    inst_PWM/iClk_IBUF_BUFG
    SLICE_X36Y83         FDCE                                         r  inst_PWM/counter_reg[2]/C
                         clock pessimism             -0.501     1.473    
    SLICE_X36Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    inst_PWM/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 inst_Btn0_db_Reset/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.209ns (29.014%)  route 0.511ns (70.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.579     1.457    inst_Btn0_db_Reset/iClk_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  inst_Btn0_db_Reset/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164     1.621 f  inst_Btn0_db_Reset/btn_reg_reg/Q
                         net (fo=14, routed)          0.277     1.898    inst_Reset_Delay/BTN_O
    SLICE_X40Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.943 f  inst_Reset_Delay/FSM_onehot_MODE[4]_i_1/O
                         net (fo=13, routed)          0.234     2.177    inst_PWM/AR[0]
    SLICE_X36Y83         FDCE                                         f  inst_PWM/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.849     1.974    inst_PWM/iClk_IBUF_BUFG
    SLICE_X36Y83         FDCE                                         r  inst_PWM/counter_reg[5]/C
                         clock pessimism             -0.501     1.473    
    SLICE_X36Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    inst_PWM/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 inst_Btn0_db_Reset/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.209ns (29.014%)  route 0.511ns (70.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.579     1.457    inst_Btn0_db_Reset/iClk_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  inst_Btn0_db_Reset/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164     1.621 f  inst_Btn0_db_Reset/btn_reg_reg/Q
                         net (fo=14, routed)          0.277     1.898    inst_Reset_Delay/BTN_O
    SLICE_X40Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.943 f  inst_Reset_Delay/FSM_onehot_MODE[4]_i_1/O
                         net (fo=13, routed)          0.234     2.177    inst_PWM/AR[0]
    SLICE_X36Y83         FDCE                                         f  inst_PWM/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.849     1.974    inst_PWM/iClk_IBUF_BUFG
    SLICE_X36Y83         FDCE                                         r  inst_PWM/counter_reg[6]/C
                         clock pessimism             -0.501     1.473    
    SLICE_X36Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    inst_PWM/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 inst_Btn0_db_Reset/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_PWM/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.209ns (29.014%)  route 0.511ns (70.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.579     1.457    inst_Btn0_db_Reset/iClk_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  inst_Btn0_db_Reset/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164     1.621 f  inst_Btn0_db_Reset/btn_reg_reg/Q
                         net (fo=14, routed)          0.277     1.898    inst_Reset_Delay/BTN_O
    SLICE_X40Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.943 f  inst_Reset_Delay/FSM_onehot_MODE[4]_i_1/O
                         net (fo=13, routed)          0.234     2.177    inst_PWM/AR[0]
    SLICE_X36Y83         FDCE                                         f  inst_PWM/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.849     1.974    inst_PWM/iClk_IBUF_BUFG
    SLICE_X36Y83         FDCE                                         r  inst_PWM/counter_reg[7]/C
                         clock pessimism             -0.501     1.473    
    SLICE_X36Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    inst_PWM/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 inst_i2c_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.227ns (30.012%)  route 0.529ns (69.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    inst_i2c_user_logic/iClk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  inst_i2c_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  inst_i2c_user_logic/reset_n_reg/Q
                         net (fo=17, routed)          0.342     1.938    inst_i2c_user_logic/inst_i2c_master/ena
    SLICE_X38Y11         LUT1 (Prop_lut1_I0_O)        0.099     2.037 f  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=24, routed)          0.187     2.224    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3_n_0
    SLICE_X38Y11         FDCE                                         f  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.859     1.984    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X38Y11         FDCE                                         r  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X38Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.417    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 inst_i2c_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.227ns (30.012%)  route 0.529ns (69.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    inst_i2c_user_logic/iClk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  inst_i2c_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  inst_i2c_user_logic/reset_n_reg/Q
                         net (fo=17, routed)          0.342     1.938    inst_i2c_user_logic/inst_i2c_master/ena
    SLICE_X38Y11         LUT1 (Prop_lut1_I0_O)        0.099     2.037 f  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=24, routed)          0.187     2.224    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3_n_0
    SLICE_X38Y11         FDCE                                         f  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.859     1.984    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X38Y11         FDCE                                         r  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X38Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.417    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 inst_i2c_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.227ns (28.827%)  route 0.560ns (71.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    inst_i2c_user_logic/iClk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  inst_i2c_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  inst_i2c_user_logic/reset_n_reg/Q
                         net (fo=17, routed)          0.342     1.938    inst_i2c_user_logic/inst_i2c_master/ena
    SLICE_X38Y11         LUT1 (Prop_lut1_I0_O)        0.099     2.037 f  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=24, routed)          0.218     2.255    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3_n_0
    SLICE_X38Y13         FDCE                                         f  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.856     1.981    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X38Y13         FDCE                                         r  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X38Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 inst_i2c_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.227ns (28.827%)  route 0.560ns (71.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    inst_i2c_user_logic/iClk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  inst_i2c_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  inst_i2c_user_logic/reset_n_reg/Q
                         net (fo=17, routed)          0.342     1.938    inst_i2c_user_logic/inst_i2c_master/ena
    SLICE_X38Y11         LUT1 (Prop_lut1_I0_O)        0.099     2.037 f  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=24, routed)          0.218     2.255    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3_n_0
    SLICE_X38Y13         FDCE                                         f  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.856     1.981    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X38Y13         FDCE                                         r  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X38Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 inst_i2c_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.227ns (28.827%)  route 0.560ns (71.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    inst_i2c_user_logic/iClk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  inst_i2c_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  inst_i2c_user_logic/reset_n_reg/Q
                         net (fo=17, routed)          0.342     1.938    inst_i2c_user_logic/inst_i2c_master/ena
    SLICE_X38Y11         LUT1 (Prop_lut1_I0_O)        0.099     2.037 f  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=24, routed)          0.218     2.255    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3_n_0
    SLICE_X38Y13         FDCE                                         f  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.856     1.981    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X38Y13         FDCE                                         r  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X38Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 inst_i2c_user_logic/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c_user_logic/inst_i2c_master/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.227ns (28.827%)  route 0.560ns (71.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.590     1.468    inst_i2c_user_logic/iClk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  inst_i2c_user_logic/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  inst_i2c_user_logic/reset_n_reg/Q
                         net (fo=17, routed)          0.342     1.938    inst_i2c_user_logic/inst_i2c_master/ena
    SLICE_X38Y11         LUT1 (Prop_lut1_I0_O)        0.099     2.037 f  inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=24, routed)          0.218     2.255    inst_i2c_user_logic/inst_i2c_master/FSM_onehot_state[8]_i_3_n_0
    SLICE_X39Y13         FDCE                                         f  inst_i2c_user_logic/inst_i2c_master/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  iClk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.856     1.981    inst_i2c_user_logic/inst_i2c_master/iClk_IBUF_BUFG
    SLICE_X39Y13         FDCE                                         r  inst_i2c_user_logic/inst_i2c_master/count_reg[3]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X39Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    inst_i2c_user_logic/inst_i2c_master/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.866    





