INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/door_lock/door_look.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module door_lock
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/door_lock/door_lock_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module door_lock_tb
