// Seed: 4207647477
module module_0;
  always @({
    id_1,
    1
  } or 1 & 1 == 1)
    if (1) begin
      $display;
    end
endmodule
module module_1 (
    input  wand id_0,
    output wire id_1,
    input  wand id_2
);
  wire id_4;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  always @(negedge {1 <= 1{id_1 / 1}}) begin
    $display(1 | id_1, 1 - id_1);
    assume (1'd0)
    else;
  end
  module_0();
endmodule
