<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='155' type='bool llvm::SIRegisterInfo::isSGPRReg(const llvm::MachineRegisterInfo &amp; MRI, llvm::Register Reg) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='700' u='c' c='_ZNK4llvm11SIInstrInfo10isVGPRCopyERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='76' u='c' c='_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='807' u='c' c='_ZN4llvm19GCNHazardRecognizer18checkRWLaneHazardsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='723' u='c' c='_ZN12_GLOBAL__N_115SIFixSGPRCopies20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='725' u='c' c='_ZN12_GLOBAL__N_115SIFixSGPRCopies20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='794' u='c' c='_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='805' u='c' c='_ZN12_GLOBAL__N_115SIFixSGPRCopies14processPHINodeERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='790' u='c' c='_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEiRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='857' u='c' c='_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEiRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='1068' u='c' c='_ZL17tryConstantFoldOpRN4llvm19MachineRegisterInfoEPKNS_11SIInstrInfoEPNS_12MachineInstrEPNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11099' u='c' c='_ZNK4llvm16SITargetLowering29AdjustInstrPostInstrSelectionERNS_12MachineInstrEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11671' u='c' c='_ZNK4llvm16SITargetLowering26isSDNodeSourceOfDivergenceEPKNS_6SDNodeEPNS_20FunctionLoweringInfoEPNS_24LegacyDivergenceAnalysisE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11677' u='c' c='_ZNK4llvm16SITargetLowering26isSDNodeSourceOfDivergenceEPKNS_6SDNodeEPNS_20FunctionLoweringInfoEPNS_24LegacyDivergenceAnalysisE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11862' u='c' c='_ZNK4llvm16SITargetLowering23requiresUniformRegisterERNS_15MachineFunctionEPKNS_5ValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='470' u='c' c='_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3032' u='c' c='_ZNK4llvm11SIInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_12M1961135'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3209' u='c' c='_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4498' u='c' c='_ZNK4llvm11SIInstrInfo20legalizeOperandsVOP2ERNS_19MachineRegisterInfoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6210' u='c' c='_ZNK4llvm11SIInstrInfo20splitScalar64BitXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='97' u='c' c='_ZNK12_GLOBAL__N_115SILowerI1Copies13isLaneMaskRegEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='1177' u='c' c='_ZNK12_GLOBAL__N_114SIPeepholeSDWA22legalizeScalarOperandsERN4llvm12MachineInstrERKNS1_12GCNSubtargetE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1867' ll='1875' type='bool llvm::SIRegisterInfo::isSGPRReg(const llvm::MachineRegisterInfo &amp; MRI, llvm::Register Reg) const'/>
