#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar  3 13:56:10 2024
# Process ID: 10288
# Current directory: D:/programming/RLCBC_BROD/project/Ethernet10G.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: D:/programming/RLCBC_BROD/project/Ethernet10G.runs/impl_1/top.vdi
# Journal file: D:/programming/RLCBC_BROD/project/Ethernet10G.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xczu9eg-ffvb1156-3-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-3-e
INFO: [Project 1-454] Reading design checkpoint 'd:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller.dcp' for cell 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/ethernet_controller_to_axi_mem/ethernet_controller_to_axi_mem.dcp' for cell 'ethernet_inst/ethernet_controller_axi_stream_bridge_inst/ethernet_controller_to_axi_mem_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/fifo_ethernet_payload/fifo_ethernet_payload.dcp' for cell 'ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/fifo_ethernet_payload_keep/fifo_ethernet_payload_keep.dcp' for cell 'ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_keep_inst'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.405 . Memory (MB): peak = 1490.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/synth/axi4_stream_sfp_ethernet_controller_gt.xdc] for cell 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst'
Finished Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/ip_0/synth/axi4_stream_sfp_ethernet_controller_gt.xdc] for cell 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst'
Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/synth/axi4_stream_sfp_ethernet_controller_board.xdc] for cell 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst'
Finished Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/synth/axi4_stream_sfp_ethernet_controller_board.xdc] for cell 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst'
Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/synth/axi4_stream_sfp_ethernet_controller.xdc] for cell 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst'
Finished Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/synth/axi4_stream_sfp_ethernet_controller.xdc] for cell 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst'
Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/fifo_ethernet_payload/fifo_ethernet_payload.xdc] for cell 'ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_inst/U0'
Finished Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/fifo_ethernet_payload/fifo_ethernet_payload.xdc] for cell 'ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_inst/U0'
Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/fifo_ethernet_payload_keep/fifo_ethernet_payload_keep.xdc] for cell 'ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_keep_inst/U0'
Finished Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/fifo_ethernet_payload_keep/fifo_ethernet_payload_keep.xdc] for cell 'ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_keep_inst/U0'
Parsing XDC File [D:/programming/RLCBC_BROD/dbg/constraints.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'CLK_156_25_P' completely overrides clock 'i_CLK_156_25_P'.
New: create_clock -period 6.400 -name CLK_156_25_P -waveform {0.000 3.200} [get_ports i_CLK_156_25_P], [D:/programming/RLCBC_BROD/dbg/constraints.xdc:6]
Previous: create_clock -period 6.400 [get_ports i_CLK_156_25_P], [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/synth/axi4_stream_sfp_ethernet_controller.xdc:54]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not find a valid bel for the shape with the following elements: 
ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/IBUFDS_GTE4_GTREFCLK0_INST
i_CLK_156_25_N
i_CLK_156_25_P
 [D:/programming/RLCBC_BROD/dbg/constraints.xdc:104]
CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [D:/programming/RLCBC_BROD/dbg/constraints.xdc:105]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not find a valid bel for the shape with the following elements: 
ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/IBUFDS_GTE4_GTREFCLK0_INST
i_CLK_156_25_N
i_CLK_156_25_P
 [D:/programming/RLCBC_BROD/dbg/constraints.xdc:106]
CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [D:/programming/RLCBC_BROD/dbg/constraints.xdc:107]
Finished Parsing XDC File [D:/programming/RLCBC_BROD/dbg/constraints.xdc]
Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/synth/axi4_stream_sfp_ethernet_controller_exceptions.xdc] for cell 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst'
Finished Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/synth/axi4_stream_sfp_ethernet_controller_exceptions.xdc] for cell 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst'
Sourcing Tcl File [D:/Programs/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_keep_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Programs/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_keep_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Programs/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Programs/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1508.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 14 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 22 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 1 instance 

11 Infos, 0 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1508.867 ; gain = 1003.965
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1539.871 ; gain = 31.004

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1546c46c1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1922.410 ; gain = 382.539

Starting Logic Optimization Task

Phase 1 Retarget
WARNING: [Opt 31-155] Driverless net ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/wr_en is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/gram.gsms[0].gv4.srl16_i_1
WARNING: [Opt 31-155] Driverless net ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_keep_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/wr_en is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_keep_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/gram.gsms[0].gv4.srl16_i_1
WARNING: [Opt 31-155] Driverless net ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_axis_tuser is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/errin_r[0]_i_1
WARNING: [Opt 31-155] Driverless net ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/wr_en is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/count[3]_i_1
WARNING: [Opt 31-155] Driverless net ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_keep_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/wr_en is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_keep_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/count[3]_i_1
WARNING: [Opt 31-155] Driverless net ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_axis_tuser is driving LUT input pin I0 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/mtyin_r[2]_i_3
WARNING: [Opt 31-155] Driverless net ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/wr_en is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/ram_empty_fb_i_i_1
WARNING: [Opt 31-155] Driverless net ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_keep_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/wr_en is driving LUT input pin I3 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_keep_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c0/ram_empty_fb_i_i_1
WARNING: [Opt 31-155] Driverless net ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/tx_axis_tuser is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_top_0/i_axi4_stream_sfp_ethernet_controller_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stat_tx_frame_error_i_1
WARNING: [Opt 31-155] Driverless net ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c1/wr_en is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c1/ram_full_fb_i_i_3
WARNING: [Opt 31-155] Driverless net ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_keep_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c1/wr_en is driving LUT input pin I1 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_keep_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/c1/ram_full_fb_i_i_3
INFO: [Opt 31-138] Pushed 5 inverter(s) to 19 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 27586b9c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2145.320 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 524 cells and removed 594 cells
INFO: [Opt 31-1021] In phase Retarget, 28 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 33 load pin(s).
Phase 2 Constant propagation | Checksum: 25c7ed86f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2145.320 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 701 cells and removed 2564 cells
INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 25063f66f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2145.320 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 5903 cells
INFO: [Opt 31-1021] In phase Sweep, 32 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clock_generator_inst/o_CLK_125_BUFG_inst to drive 228 load(s) on clock net clock_generator_inst/IBUFDS_clk_125/O
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1fddac025

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2145.320 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1fddac025

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2145.320 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 266f4b760

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2145.320 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 13 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 23 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             524  |             594  |                                             28  |
|  Constant propagation         |             701  |            2564  |                                             24  |
|  Sweep                        |               0  |            5903  |                                             32  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |              13  |                                             23  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2145.320 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 11 Warnings, 5 Critical Warnings and 1 Errors encountered.
opt_design failed
ERROR: [Opt 31-67] Problem: A LUT2 cell in the design is missing a connection on input pin I0, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl1.lsshft/wsts/gram.gsms[0].gv4.srl16_i_1.
Resolution: Please review the preceding OPT INFO messages that detail what has been trimmed in the design to determine if the removal of unused logic is causing this error. If opt_design is being specified directly, it will need to be rerun with opt_design -verbose to generate detailed INFO messages about trimming.
INFO: [Common 17-206] Exiting Vivado at Sun Mar  3 13:57:26 2024...
