transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/top.sv}
vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/arm.sv}
vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/controller.sv}
vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/decoder.sv}
vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/condlogic.sv}
vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/flopenr.sv}
vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/datapath.sv}
vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/mux2.sv}
vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/flopr.sv}
vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/adder.sv}
vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/regfile.sv}
vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/extend.sv}
vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/alu.sv}
vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/dmem.sv}
vlog -sv -work work +incdir+/home/parsa/intelFPGA_lite/Projects/SingleCycle {/home/parsa/intelFPGA_lite/Projects/SingleCycle/imem.sv}

