{
  "module_name": "qla1280.h",
  "hash_id": "643a95a9b2506b9397ebfd85c9397b3292a0ea64f06d41d91e9169c792186a27",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/qla1280.h",
  "human_readable_source": " \n \n\n#ifndef\t_QLA1280_H\n#define\t_QLA1280_H\n\n \n#define BIT_0\t0x1\n#define BIT_1\t0x2\n#define BIT_2\t0x4\n#define BIT_3\t0x8\n#define BIT_4\t0x10\n#define BIT_5\t0x20\n#define BIT_6\t0x40\n#define BIT_7\t0x80\n#define BIT_8\t0x100\n#define BIT_9\t0x200\n#define BIT_10\t0x400\n#define BIT_11\t0x800\n#define BIT_12\t0x1000\n#define BIT_13\t0x2000\n#define BIT_14\t0x4000\n#define BIT_15\t0x8000\n#define BIT_16\t0x10000\n#define BIT_17\t0x20000\n#define BIT_18\t0x40000\n#define BIT_19\t0x80000\n#define BIT_20\t0x100000\n#define BIT_21\t0x200000\n#define BIT_22\t0x400000\n#define BIT_23\t0x800000\n#define BIT_24\t0x1000000\n#define BIT_25\t0x2000000\n#define BIT_26\t0x4000000\n#define BIT_27\t0x8000000\n#define BIT_28\t0x10000000\n#define BIT_29\t0x20000000\n#define BIT_30\t0x40000000\n#define BIT_31\t0x80000000\n\n#if MEMORY_MAPPED_IO\n#define RD_REG_WORD(addr)\t\treadw_relaxed(addr)\n#define RD_REG_WORD_dmasync(addr)\treadw(addr)\n#define WRT_REG_WORD(addr, data)\twritew(data, addr)\n#else\t\t\t\t \n#define RD_REG_WORD(addr)\t\tinw((unsigned long)addr)\n#define RD_REG_WORD_dmasync(addr)\tRD_REG_WORD(addr)\n#define WRT_REG_WORD(addr, data)\toutw(data, (unsigned long)addr)\n#endif\t\t\t\t \n\n \n#define MAX_BUSES\t2\t \n#define MAX_B_BITS\t1\n\n#define MAX_TARGETS\t16\t \n#define MAX_T_BITS\t4\t \n\n#define MAX_LUNS\t8\t \n#define MAX_L_BITS\t3\t \n\n \n#define QLA1280_WDG_TIME_QUANTUM\t5\t \n\n \n#define COMMAND_RETRY_COUNT\t\t255\n\n \n#define MAX_OUTSTANDING_COMMANDS\t512\n#define COMPLETED_HANDLE\t\t((unsigned char *) \\\n\t\t\t\t\t(MAX_OUTSTANDING_COMMANDS + 2))\n\n \n#define REQUEST_ENTRY_CNT\t\t255  \n#define RESPONSE_ENTRY_CNT\t\t63   \n\n \nstruct srb {\n\tstruct list_head list;\t\t \n\tstruct scsi_cmnd *cmd;\t \n\t \n\tstruct completion *wait;\n\tdma_addr_t saved_dma_handle;\t \n\tuint8_t flags;\t\t \n\tuint8_t dir;\t\t \n};\n\n \n#define SRB_TIMEOUT\t\t(1 << 0)\t \n#define SRB_SENT\t\t(1 << 1)\t \n#define SRB_ABORT_PENDING\t(1 << 2)\t \n#define SRB_ABORTED\t\t(1 << 3)\t \n\n \nstruct device_reg {\n\tuint16_t id_l;\t\t \n\tuint16_t id_h;\t\t \n\tuint16_t cfg_0;\t\t \n#define ISP_CFG0_HWMSK   0x000f\t \n#define ISP_CFG0_1020    BIT_0\t \n#define ISP_CFG0_1020A\t BIT_1\t \n#define ISP_CFG0_1040\t BIT_2\t \n#define ISP_CFG0_1040A\t BIT_3\t \n#define ISP_CFG0_1040B\t BIT_4\t \n#define ISP_CFG0_1040C\t BIT_5\t \n\tuint16_t cfg_1;\t\t \n#define ISP_CFG1_F128    BIT_6   \n#define ISP_CFG1_F64     BIT_4|BIT_5  \n#define ISP_CFG1_F32     BIT_5   \n#define ISP_CFG1_F16     BIT_4   \n#define ISP_CFG1_BENAB   BIT_2   \n#define ISP_CFG1_SXP     BIT_0   \n\tuint16_t ictrl;\t\t \n#define ISP_RESET        BIT_0\t \n#define ISP_EN_INT       BIT_1\t \n#define ISP_EN_RISC      BIT_2\t \n#define ISP_FLASH_ENABLE BIT_8\t \n#define ISP_FLASH_UPPER  BIT_9\t \n\tuint16_t istatus;\t \n#define PCI_64BIT_SLOT   BIT_14\t \n#define RISC_INT         BIT_2\t \n#define PCI_INT          BIT_1\t \n\tuint16_t semaphore;\t \n\tuint16_t nvram;\t\t \n#define NV_DESELECT     0\n#define NV_CLOCK        BIT_0\n#define NV_SELECT       BIT_1\n#define NV_DATA_OUT     BIT_2\n#define NV_DATA_IN      BIT_3\n\tuint16_t flash_data;\t \n\tuint16_t flash_address;\t \n\n\tuint16_t unused_1[0x06];\n\t\n\t \n\tuint16_t cdma_cfg;\n#define CDMA_CONF_SENAB  BIT_3\t \n#define CDMA_CONF_RIRQ   BIT_2\t \n#define CDMA_CONF_BENAB  BIT_1\t \n#define CDMA_CONF_DIR    BIT_0\t \n\tuint16_t cdma_ctrl; \n\tuint16_t cdma_status;   \n\tuint16_t cdma_fifo_status;\n\tuint16_t cdma_count;\n\tuint16_t cdma_reserved;\n\tuint16_t cdma_address_count_0;\n\tuint16_t cdma_address_count_1;\n\tuint16_t cdma_address_count_2;\n\tuint16_t cdma_address_count_3;\n\n\tuint16_t unused_2[0x06];\n\n\tuint16_t ddma_cfg;\n#define DDMA_CONF_SENAB  BIT_3\t \n#define DDMA_CONF_RIRQ   BIT_2\t \n#define DDMA_CONF_BENAB  BIT_1\t \n#define DDMA_CONF_DIR    BIT_0\t \n\tuint16_t ddma_ctrl;\n\tuint16_t ddma_status; \n\tuint16_t ddma_fifo_status;\n\tuint16_t ddma_xfer_count_low;\n\tuint16_t ddma_xfer_count_high;\n\tuint16_t ddma_addr_count_0;\n\tuint16_t ddma_addr_count_1;\n\tuint16_t ddma_addr_count_2;\n\tuint16_t ddma_addr_count_3; \n\n\tuint16_t unused_3[0x0e];\n\n\tuint16_t mailbox0;\t \n\tuint16_t mailbox1;\t \n\tuint16_t mailbox2;\t \n\tuint16_t mailbox3;\t \n\tuint16_t mailbox4;\t \n\tuint16_t mailbox5;\t \n\tuint16_t mailbox6;\t \n\tuint16_t mailbox7;\t \n\n\tuint16_t unused_4[0x20]; \n\n\tuint16_t host_cmd;\t \n#define HOST_INT      BIT_7\t \n#define BIOS_ENABLE   BIT_0\n\n\tuint16_t unused_5[0x5];\t \n\n\tuint16_t gpio_data;\n\tuint16_t gpio_enable;\n\n\tuint16_t unused_6[0x11];\t \n\tuint16_t scsiControlPins;\t \n};\n\n#define MAILBOX_REGISTER_COUNT\t8\n\n \n#define PROD_ID_1\t\t0x4953\n#define PROD_ID_2\t\t0x0000\n#define PROD_ID_2a\t\t0x5020\n#define PROD_ID_3\t\t0x2020\n#define PROD_ID_4\t\t0x1\n\n \n#define HC_RESET_RISC\t\t0x1000\t \n#define HC_PAUSE_RISC\t\t0x2000\t \n#define HC_RELEASE_RISC\t\t0x3000\t \n#define HC_SET_HOST_INT\t\t0x5000\t \n#define HC_CLR_HOST_INT\t\t0x6000\t \n#define HC_CLR_RISC_INT\t\t0x7000\t \n#define HC_DISABLE_BIOS\t\t0x9000\t \n\n \n#define MBS_FRM_ALIVE\t\t0\t \n#define MBS_CHKSUM_ERR\t\t1\t \n#define MBS_SHADOW_LD_ERR\t2\t \n#define MBS_BUSY\t\t4\t \n\n \n#define MBS_CMD_CMP\t\t0x4000\t \n#define MBS_INV_CMD\t\t0x4001\t \n#define MBS_HOST_INF_ERR\t0x4002\t \n#define MBS_TEST_FAILED\t\t0x4003\t \n#define MBS_CMD_ERR\t\t0x4005\t \n#define MBS_CMD_PARAM_ERR\t0x4006\t \n\n \n#define MBA_ASYNC_EVENT\t\t0x8000\t \n#define MBA_BUS_RESET\t\t0x8001\t \n#define MBA_SYSTEM_ERR\t\t0x8002\t \n#define MBA_REQ_TRANSFER_ERR\t0x8003\t \n#define MBA_RSP_TRANSFER_ERR\t0x8004\t \n#define MBA_WAKEUP_THRES\t0x8005\t \n#define MBA_TIMEOUT_RESET\t0x8006\t \n#define MBA_DEVICE_RESET\t0x8007\t \n#define MBA_BUS_MODE_CHANGE\t0x800E\t \n#define MBA_SCSI_COMPLETION\t0x8020\t \n\n \n#define MBC_NOP\t\t\t\t0\t \n#define MBC_LOAD_RAM\t\t\t1\t \n#define MBC_EXECUTE_FIRMWARE\t\t2\t \n#define MBC_DUMP_RAM\t\t\t3\t \n#define MBC_WRITE_RAM_WORD\t\t4\t \n#define MBC_READ_RAM_WORD\t\t5\t \n#define MBC_MAILBOX_REGISTER_TEST\t6\t \n#define MBC_VERIFY_CHECKSUM\t\t7\t \n#define MBC_ABOUT_FIRMWARE\t\t8\t \n#define MBC_LOAD_RAM_A64_ROM\t\t9\t \n#define MBC_DUMP_RAM_A64_ROM\t\t0x0a\t \n#define MBC_INIT_REQUEST_QUEUE\t\t0x10\t \n#define MBC_INIT_RESPONSE_QUEUE\t\t0x11\t \n#define MBC_EXECUTE_IOCB\t\t0x12\t \n#define MBC_ABORT_COMMAND\t\t0x15\t \n#define MBC_ABORT_DEVICE\t\t0x16\t \n#define MBC_ABORT_TARGET\t\t0x17\t \n#define MBC_BUS_RESET\t\t\t0x18\t \n#define MBC_GET_RETRY_COUNT\t\t0x22\t \n#define MBC_GET_TARGET_PARAMETERS\t0x28\t \n#define MBC_SET_INITIATOR_ID\t\t0x30\t \n#define MBC_SET_SELECTION_TIMEOUT\t0x31\t \n#define MBC_SET_RETRY_COUNT\t\t0x32\t \n#define MBC_SET_TAG_AGE_LIMIT\t\t0x33\t \n#define MBC_SET_CLOCK_RATE\t\t0x34\t \n#define MBC_SET_ACTIVE_NEGATION\t\t0x35\t \n#define MBC_SET_ASYNC_DATA_SETUP\t0x36\t \n#define MBC_SET_PCI_CONTROL\t\t0x37\t \n#define MBC_SET_TARGET_PARAMETERS\t0x38\t \n#define MBC_SET_DEVICE_QUEUE\t\t0x39\t \n#define MBC_SET_RESET_DELAY_PARAMETERS\t0x3A\t \n#define MBC_SET_SYSTEM_PARAMETER\t0x45\t \n#define MBC_SET_FIRMWARE_FEATURES\t0x4A\t \n#define MBC_INIT_REQUEST_QUEUE_A64\t0x52\t \n#define MBC_INIT_RESPONSE_QUEUE_A64\t0x53\t \n#define MBC_ENABLE_TARGET_MODE\t\t0x55\t \n#define MBC_SET_DATA_OVERRUN_RECOVERY\t0x5A\t \n\n \n#define TP_PPR\t\t\tBIT_5\t \n#define TP_RENEGOTIATE\t\tBIT_8\t \n#define TP_STOP_QUEUE           BIT_9\t \n#define TP_AUTO_REQUEST_SENSE   BIT_10\t \n#define TP_TAGGED_QUEUE         BIT_11\t \n#define TP_SYNC                 BIT_12\t \n#define TP_WIDE                 BIT_13\t \n#define TP_PARITY               BIT_14\t \n#define TP_DISCONNECT           BIT_15\t \n\n \n#define NV_START_BIT\t\tBIT_2\n#define NV_WRITE_OP\t\t(BIT_26 | BIT_24)\n#define NV_READ_OP\t\t(BIT_26 | BIT_25)\n#define NV_ERASE_OP\t\t(BIT_26 | BIT_25 | BIT_24)\n#define NV_MASK_OP\t\t(BIT_26 | BIT_25 | BIT_24)\n#define NV_DELAY_COUNT\t\t10\n\n \nstruct nvram {\n\tuint8_t id0;\t\t \n\tuint8_t id1;\t\t \n\tuint8_t id2;\t\t \n\tuint8_t id3;\t\t \n\tuint8_t version;\t \n\n\tstruct {\n\t\tuint8_t bios_configuration_mode:2;\n\t\tuint8_t bios_disable:1;\n\t\tuint8_t selectable_scsi_boot_enable:1;\n\t\tuint8_t cd_rom_boot_enable:1;\n\t\tuint8_t disable_loading_risc_code:1;\n\t\tuint8_t enable_64bit_addressing:1;\n\t\tuint8_t unused_7:1;\n\t} cntr_flags_1;\t\t \n\n\tstruct {\n\t\tuint8_t boot_lun_number:5;\n\t\tuint8_t scsi_bus_number:1;\n\t\tuint8_t unused_6:1;\n\t\tuint8_t unused_7:1;\n\t} cntr_flags_2l;\t \n\n\tstruct {\n\t\tuint8_t boot_target_number:4;\n\t\tuint8_t unused_12:1;\n\t\tuint8_t unused_13:1;\n\t\tuint8_t unused_14:1;\n\t\tuint8_t unused_15:1;\n\t} cntr_flags_2h;\t \n\n\tuint16_t unused_8;\t \n\tuint16_t unused_10;\t \n\tuint16_t unused_12;\t \n\tuint16_t unused_14;\t \n\n\tstruct {\n\t\tuint8_t reserved:2;\n\t\tuint8_t burst_enable:1;\n\t\tuint8_t reserved_1:1;\n\t\tuint8_t fifo_threshold:4;\n\t} isp_config;\t\t \n\n\t \n\tstruct {\n\t\tuint8_t scsi_bus_1_control:2;\n\t\tuint8_t scsi_bus_0_control:2;\n\t\tuint8_t unused_0:1;\n\t\tuint8_t unused_1:1;\n\t\tuint8_t unused_2:1;\n\t\tuint8_t auto_term_support:1;\n\t} termination;\t\t \n\n\tuint16_t isp_parameter;\t \n\n\tunion {\n\t\tuint16_t w;\n\t\tstruct {\n\t\t\tuint16_t enable_fast_posting:1;\n\t\t\tuint16_t report_lvd_bus_transition:1;\n\t\t\tuint16_t unused_2:1;\n\t\t\tuint16_t unused_3:1;\n\t\t\tuint16_t disable_iosbs_with_bus_reset_status:1;\n\t\t\tuint16_t disable_synchronous_backoff:1;\n\t\t\tuint16_t unused_6:1;\n\t\t\tuint16_t synchronous_backoff_reporting:1;\n\t\t\tuint16_t disable_reselection_fairness:1;\n\t\t\tuint16_t unused_9:1;\n\t\t\tuint16_t unused_10:1;\n\t\t\tuint16_t unused_11:1;\n\t\t\tuint16_t unused_12:1;\n\t\t\tuint16_t unused_13:1;\n\t\t\tuint16_t unused_14:1;\n\t\t\tuint16_t unused_15:1;\n\t\t} f;\n\t} firmware_feature;\t \n\n\tuint16_t unused_22;\t \n\n\tstruct {\n\t\tstruct {\n\t\t\tuint8_t initiator_id:4;\n\t\t\tuint8_t scsi_reset_disable:1;\n\t\t\tuint8_t scsi_bus_size:1;\n\t\t\tuint8_t scsi_bus_type:1;\n\t\t\tuint8_t unused_7:1;\n\t\t} config_1;\t \n\n\t\tuint8_t bus_reset_delay;\t \n\t\tuint8_t retry_count;\t \n\t\tuint8_t retry_delay;\t \n\n\t\tstruct {\n\t\t\tuint8_t async_data_setup_time:4;\n\t\t\tuint8_t req_ack_active_negation:1;\n\t\t\tuint8_t data_line_active_negation:1;\n\t\t\tuint8_t unused_6:1;\n\t\t\tuint8_t unused_7:1;\n\t\t} config_2;\t \n\n\t\tuint8_t unused_29;\t \n\n\t\tuint16_t selection_timeout;\t \n\t\tuint16_t max_queue_depth;\t \n\n\t\tuint16_t unused_34;\t \n\t\tuint16_t unused_36;\t \n\t\tuint16_t unused_38;\t \n\n\t\tstruct {\n\t\t\tstruct {\n\t\t\t\tuint8_t renegotiate_on_error:1;\n\t\t\t\tuint8_t stop_queue_on_check:1;\n\t\t\t\tuint8_t auto_request_sense:1;\n\t\t\t\tuint8_t tag_queuing:1;\n\t\t\t\tuint8_t enable_sync:1;\n\t\t\t\tuint8_t enable_wide:1;\n\t\t\t\tuint8_t parity_checking:1;\n\t\t\t\tuint8_t disconnect_allowed:1;\n\t\t\t} parameter;\t \n\n\t\t\tuint8_t execution_throttle;\t \n\t\t\tuint8_t sync_period;\t \n\n\t\t\tunion {\t\t \n\t\t\t\tuint8_t flags_43;\n\t\t\t\tstruct {\n\t\t\t\t\tuint8_t sync_offset:4;\n\t\t\t\t\tuint8_t device_enable:1;\n\t\t\t\t\tuint8_t lun_disable:1;\n\t\t\t\t\tuint8_t unused_6:1;\n\t\t\t\t\tuint8_t unused_7:1;\n\t\t\t\t} flags1x80;\n\t\t\t\tstruct {\n\t\t\t\t\tuint8_t sync_offset:5;\n\t\t\t\t\tuint8_t device_enable:1;\n\t\t\t\t\tuint8_t unused_6:1;\n\t\t\t\t\tuint8_t unused_7:1;\n\t\t\t\t} flags1x160;\n\t\t\t} flags;\n\t\t\tunion {\t \n\t\t\t\tuint8_t unused_44;\n\t\t\t\tstruct {\n\t\t\t\t\tuint8_t ppr_options:4;\n\t\t\t\t\tuint8_t ppr_bus_width:2;\n\t\t\t\t\tuint8_t unused_8:1;\n\t\t\t\t\tuint8_t enable_ppr:1;\n\t\t\t\t} flags;\t \n\t\t\t} ppr_1x160;\n\t\t\tuint8_t unused_45;\t \n\t\t} target[MAX_TARGETS];\n\t} bus[MAX_BUSES];\n\n\tuint16_t unused_248;\t \n\n\tuint16_t subsystem_id[2];\t \n\n\tunion {\t\t\t\t \n\t\tuint8_t unused_254;\n\t\tuint8_t system_id_pointer;\n\t} sysid_1x160;\n\n\tuint8_t chksum;\t\t \n};\n\n \n#define MAX_CMDSZ\t12\t\t \nstruct cmd_entry {\n\tuint8_t entry_type;\t\t \n#define COMMAND_TYPE    1\t\t \n\tuint8_t entry_count;\t\t \n\tuint8_t sys_define;\t\t \n\tuint8_t entry_status;\t\t \n\t__le32 handle;\t\t\t \n\tuint8_t lun;\t\t\t \n\tuint8_t target;\t\t\t \n\t__le16 cdb_len;\t\t\t \n\t__le16 control_flags;\t\t \n\t__le16 reserved;\n\t__le16 timeout;\t\t\t \n\t__le16 dseg_count;\t\t \n\tuint8_t scsi_cdb[MAX_CMDSZ];\t \n\t__le32 dseg_0_address;\t\t \n\t__le32 dseg_0_length;\t\t \n\t__le32 dseg_1_address;\t\t \n\t__le32 dseg_1_length;\t\t \n\t__le32 dseg_2_address;\t\t \n\t__le32 dseg_2_length;\t\t \n\t__le32 dseg_3_address;\t\t \n\t__le32 dseg_3_length;\t\t \n};\n\n \nstruct cont_entry {\n\tuint8_t entry_type;\t\t \n#define CONTINUE_TYPE   2\t\t \n\tuint8_t entry_count;\t\t \n\tuint8_t sys_define;\t\t \n\tuint8_t entry_status;\t\t \n\t__le32 reserved;\t\t \n\t__le32 dseg_0_address;\t\t \n\t__le32 dseg_0_length;\t\t \n\t__le32 dseg_1_address;\t\t \n\t__le32 dseg_1_length;\t\t \n\t__le32 dseg_2_address;\t\t \n\t__le32 dseg_2_length;\t\t \n\t__le32 dseg_3_address;\t\t \n\t__le32 dseg_3_length;\t\t \n\t__le32 dseg_4_address;\t\t \n\t__le32 dseg_4_length;\t\t \n\t__le32 dseg_5_address;\t\t \n\t__le32 dseg_5_length;\t\t \n\t__le32 dseg_6_address;\t\t \n\t__le32 dseg_6_length;\t\t \n};\n\n \nstruct response {\n\tuint8_t entry_type;\t \n#define STATUS_TYPE     3\t \n\tuint8_t entry_count;\t \n\tuint8_t sys_define;\t \n\tuint8_t entry_status;\t \n#define RF_CONT         BIT_0\t \n#define RF_FULL         BIT_1\t \n#define RF_BAD_HEADER   BIT_2\t \n#define RF_BAD_PAYLOAD  BIT_3\t \n\t__le32 handle;\t\t \n\t__le16 scsi_status;\t \n\t__le16 comp_status;\t \n\t__le16 state_flags;\t \n#define SF_TRANSFER_CMPL\tBIT_14\t \n#define SF_GOT_SENSE\t \tBIT_13\t \n#define SF_GOT_STATUS\t \tBIT_12\t \n#define SF_TRANSFERRED_DATA\tBIT_11\t \n#define SF_SENT_CDB\t \tBIT_10\t \n#define SF_GOT_TARGET\t \tBIT_9\t \n#define SF_GOT_BUS\t \tBIT_8\t \n\t__le16 status_flags;\t \n\t__le16 time;\t\t \n\t__le16 req_sense_length; \n\t__le32 residual_length;\t \n\t__le16 reserved[4];\n\tuint8_t req_sense_data[32];\t \n};\n\n \nstruct mrk_entry {\n\tuint8_t entry_type;\t \n#define MARKER_TYPE     4\t \n\tuint8_t entry_count;\t \n\tuint8_t sys_define;\t \n\tuint8_t entry_status;\t \n\t__le32 reserved;\n\tuint8_t lun;\t\t \n\tuint8_t target;\t\t \n\tuint8_t modifier;\t \n#define MK_SYNC_ID_LUN      0\t \n#define MK_SYNC_ID          1\t \n#define MK_SYNC_ALL         2\t \n\tuint8_t reserved_1[53];\n};\n\n \nstruct ecmd_entry {\n\tuint8_t entry_type;\t \n#define EXTENDED_CMD_TYPE  5\t \n\tuint8_t entry_count;\t \n\tuint8_t sys_define;\t \n\tuint8_t entry_status;\t \n\tuint32_t handle;\t \n\tuint8_t lun;\t\t \n\tuint8_t target;\t\t \n\t__le16 cdb_len;\t\t \n\t__le16 control_flags;\t \n\t__le16 reserved;\n\t__le16 timeout;\t\t \n\t__le16 dseg_count;\t \n\tuint8_t scsi_cdb[88];\t \n};\n\n \ntypedef struct {\n\tuint8_t entry_type;\t \n#define COMMAND_A64_TYPE 9\t \n\tuint8_t entry_count;\t \n\tuint8_t sys_define;\t \n\tuint8_t entry_status;\t \n\t__le32 handle;\t \n\tuint8_t lun;\t\t \n\tuint8_t target;\t\t \n\t__le16 cdb_len;\t \n\t__le16 control_flags;\t \n\t__le16 reserved;\n\t__le16 timeout;\t \n\t__le16 dseg_count;\t \n\tuint8_t scsi_cdb[MAX_CMDSZ];\t \n\t__le32 reserved_1[2];\t \n\t__le32 dseg_0_address[2];\t \n\t__le32 dseg_0_length;\t \n\t__le32 dseg_1_address[2];\t \n\t__le32 dseg_1_length;\t \n} cmd_a64_entry_t, request_t;\n\n \nstruct cont_a64_entry {\n\tuint8_t entry_type;\t \n#define CONTINUE_A64_TYPE 0xA\t \n\tuint8_t entry_count;\t \n\tuint8_t sys_define;\t \n\tuint8_t entry_status;\t \n\t__le32 dseg_0_address[2];\t \n\t__le32 dseg_0_length;\t\t \n\t__le32 dseg_1_address[2];\t \n\t__le32 dseg_1_length;\t\t \n\t__le32 dseg_2_address[2];\t \n\t__le32 dseg_2_length;\t\t \n\t__le32 dseg_3_address[2];\t \n\t__le32 dseg_3_length;\t\t \n\t__le32 dseg_4_address[2];\t \n\t__le32 dseg_4_length;\t\t \n};\n\n \nstruct elun_entry {\n\tuint8_t entry_type;\t \n#define ENABLE_LUN_TYPE 0xB\t \n\tuint8_t entry_count;\t \n\tuint8_t reserved_1;\n\tuint8_t entry_status;\t \n\t__le32 reserved_2;\n\t__le16 lun;\t\t \n\t__le16 reserved_4;\n\t__le32 option_flags;\n\tuint8_t status;\n\tuint8_t reserved_5;\n\tuint8_t command_count;\t \n\tuint8_t immed_notify_count;\t \n\t \n\tuint8_t group_6_length;\t \n\t \n\tuint8_t group_7_length;\t \n\t \n\t__le16 timeout;\t\t \n\t__le16 reserved_6[20];\n};\n\n \nstruct modify_lun_entry {\n\tuint8_t entry_type;\t \n#define MODIFY_LUN_TYPE 0xC\t \n\tuint8_t entry_count;\t \n\tuint8_t reserved_1;\n\tuint8_t entry_status;\t \n\t__le32 reserved_2;\n\tuint8_t lun;\t\t \n\tuint8_t reserved_3;\n\tuint8_t operators;\n\tuint8_t reserved_4;\n\t__le32 option_flags;\n\tuint8_t status;\n\tuint8_t reserved_5;\n\tuint8_t command_count;\t \n\tuint8_t immed_notify_count;\t \n\t \n\t__le16 reserved_6;\n\t__le16 timeout;\t\t \n\t__le16 reserved_7[20];\n};\n\n \nstruct notify_entry {\n\tuint8_t entry_type;\t \n#define IMMED_NOTIFY_TYPE 0xD\t \n\tuint8_t entry_count;\t \n\tuint8_t reserved_1;\n\tuint8_t entry_status;\t \n\t__le32 reserved_2;\n\tuint8_t lun;\n\tuint8_t initiator_id;\n\tuint8_t reserved_3;\n\tuint8_t target_id;\n\t__le32 option_flags;\n\tuint8_t status;\n\tuint8_t reserved_4;\n\tuint8_t tag_value;\t \n\tuint8_t tag_type;\t \n\t \n\t__le16 seq_id;\n\tuint8_t scsi_msg[8];\t \n\t__le16 reserved_5[8];\n\tuint8_t sense_data[18];\n};\n\n \nstruct nack_entry {\n\tuint8_t entry_type;\t \n#define NOTIFY_ACK_TYPE 0xE\t \n\tuint8_t entry_count;\t \n\tuint8_t reserved_1;\n\tuint8_t entry_status;\t \n\t__le32 reserved_2;\n\tuint8_t lun;\n\tuint8_t initiator_id;\n\tuint8_t reserved_3;\n\tuint8_t target_id;\n\t__le32 option_flags;\n\tuint8_t status;\n\tuint8_t event;\n\t__le16 seq_id;\n\t__le16 reserved_4[22];\n};\n\n \nstruct atio_entry {\n\tuint8_t entry_type;\t \n#define ACCEPT_TGT_IO_TYPE 6\t \n\tuint8_t entry_count;\t \n\tuint8_t reserved_1;\n\tuint8_t entry_status;\t \n\t__le32 reserved_2;\n\tuint8_t lun;\n\tuint8_t initiator_id;\n\tuint8_t cdb_len;\n\tuint8_t target_id;\n\t__le32 option_flags;\n\tuint8_t status;\n\tuint8_t scsi_status;\n\tuint8_t tag_value;\t \n\tuint8_t tag_type;\t \n\tuint8_t cdb[26];\n\tuint8_t sense_data[18];\n};\n\n \nstruct ctio_entry {\n\tuint8_t entry_type;\t \n#define CONTINUE_TGT_IO_TYPE 7\t \n\tuint8_t entry_count;\t \n\tuint8_t reserved_1;\n\tuint8_t entry_status;\t \n\t__le32 reserved_2;\n\tuint8_t lun;\t\t \n\tuint8_t initiator_id;\n\tuint8_t reserved_3;\n\tuint8_t target_id;\n\t__le32 option_flags;\n\tuint8_t status;\n\tuint8_t scsi_status;\n\tuint8_t tag_value;\t \n\tuint8_t tag_type;\t \n\t__le32 transfer_length;\n\t__le32 residual;\n\t__le16 timeout;\t\t \n\t__le16 dseg_count;\t \n\t__le32 dseg_0_address;\t \n\t__le32 dseg_0_length;\t \n\t__le32 dseg_1_address;\t \n\t__le32 dseg_1_length;\t \n\t__le32 dseg_2_address;\t \n\t__le32 dseg_2_length;\t \n\t__le32 dseg_3_address;\t \n\t__le32 dseg_3_length;\t \n};\n\n \nstruct ctio_ret_entry {\n\tuint8_t entry_type;\t \n#define CTIO_RET_TYPE   7\t \n\tuint8_t entry_count;\t \n\tuint8_t reserved_1;\n\tuint8_t entry_status;\t \n\t__le32 reserved_2;\n\tuint8_t lun;\t\t \n\tuint8_t initiator_id;\n\tuint8_t reserved_3;\n\tuint8_t target_id;\n\t__le32 option_flags;\n\tuint8_t status;\n\tuint8_t scsi_status;\n\tuint8_t tag_value;\t \n\tuint8_t tag_type;\t \n\t__le32 transfer_length;\n\t__le32 residual;\n\t__le16 timeout;\t\t \n\t__le16 dseg_count;\t \n\t__le32 dseg_0_address;\t \n\t__le32 dseg_0_length;\t \n\t__le32 dseg_1_address;\t \n\t__le16 dseg_1_length;\t \n\tuint8_t sense_data[18];\n};\n\n \nstruct ctio_a64_entry {\n\tuint8_t entry_type;\t \n#define CTIO_A64_TYPE 0xF\t \n\tuint8_t entry_count;\t \n\tuint8_t reserved_1;\n\tuint8_t entry_status;\t \n\t__le32 reserved_2;\n\tuint8_t lun;\t\t \n\tuint8_t initiator_id;\n\tuint8_t reserved_3;\n\tuint8_t target_id;\n\t__le32 option_flags;\n\tuint8_t status;\n\tuint8_t scsi_status;\n\tuint8_t tag_value;\t \n\tuint8_t tag_type;\t \n\t__le32 transfer_length;\n\t__le32 residual;\n\t__le16 timeout;\t\t \n\t__le16 dseg_count;\t \n\t__le32 reserved_4[2];\n\t__le32 dseg_0_address[2]; \n\t__le32 dseg_0_length;\t \n\t__le32 dseg_1_address[2]; \n\t__le32 dseg_1_length;\t \n};\n\n \nstruct ctio_a64_ret_entry {\n\tuint8_t entry_type;\t \n#define CTIO_A64_RET_TYPE 0xF\t \n\tuint8_t entry_count;\t \n\tuint8_t reserved_1;\n\tuint8_t entry_status;\t \n\t__le32 reserved_2;\n\tuint8_t lun;\t\t \n\tuint8_t initiator_id;\n\tuint8_t reserved_3;\n\tuint8_t target_id;\n\t__le32 option_flags;\n\tuint8_t status;\n\tuint8_t scsi_status;\n\tuint8_t tag_value;\t \n\tuint8_t tag_type;\t \n\t__le32 transfer_length;\n\t__le32 residual;\n\t__le16 timeout;\t\t \n\t__le16 dseg_count;\t \n\t__le16 reserved_4[7];\n\tuint8_t sense_data[18];\n};\n\n \n#define RESPONSE_ENTRY_SIZE\t(sizeof(struct response))\n#define REQUEST_ENTRY_SIZE\t(sizeof(request_t))\n\n \n#define CS_COMPLETE         0x0\t \n#define CS_INCOMPLETE       0x1\t \n#define CS_DMA              0x2\t \n#define CS_TRANSPORT        0x3\t \n#define CS_RESET            0x4\t \n#define CS_ABORTED          0x5\t \n#define CS_TIMEOUT          0x6\t \n#define CS_DATA_OVERRUN     0x7\t \n#define CS_COMMAND_OVERRUN  0x8\t \n#define CS_STATUS_OVERRUN   0x9\t \n#define CS_BAD_MSG          0xA\t \n#define CS_NO_MSG_OUT       0xB\t \n#define CS_EXTENDED_ID      0xC\t \n#define CS_IDE_MSG          0xD\t \n#define CS_ABORT_MSG        0xE\t \n#define CS_REJECT_MSG       0xF\t \n#define CS_NOP_MSG          0x10\t \n#define CS_PARITY_MSG       0x11\t \n#define CS_DEV_RESET_MSG    0x12\t \n#define CS_ID_MSG           0x13\t \n#define CS_FREE             0x14\t \n#define CS_DATA_UNDERRUN    0x15\t \n#define CS_TRANACTION_1     0x18\t \n#define CS_TRANACTION_2     0x19\t \n#define CS_TRANACTION_3     0x1a\t \n#define CS_INV_ENTRY_TYPE   0x1b\t \n#define CS_DEV_QUEUE_FULL   0x1c\t \n#define CS_PHASED_SKIPPED   0x1d\t \n#define CS_ARS_FAILED       0x1e\t \n#define CS_LVD_BUS_ERROR    0x21\t \n#define CS_BAD_PAYLOAD      0x80\t \n#define CS_UNKNOWN          0x81\t \n#define CS_RETRY            0x82\t \n\n \n#define OF_ENABLE_TAG       BIT_1\t \n#define OF_DATA_IN          BIT_6\t \n\t\t\t\t\t \n#define OF_DATA_OUT         BIT_7\t \n\t\t\t\t\t \n#define OF_NO_DATA          (BIT_7 | BIT_6)\n#define OF_DISC_DISABLED    BIT_15\t \n#define OF_DISABLE_SDP      BIT_24\t \n#define OF_SEND_RDP         BIT_26\t \n#define OF_FORCE_DISC       BIT_30\t \n#define OF_SSTS             BIT_31\t \n\n\n \nstruct bus_param {\n\tuint8_t id;\t\t \n\tuint8_t bus_reset_delay;\t \n\tuint8_t failed_reset_count;\t \n\tuint8_t unused;\n\tuint16_t device_enables;\t \n\tuint16_t lun_disables;\t \n\tuint16_t qtag_enables;\t \n\tuint16_t hiwat;\t\t \n\tuint8_t reset_marker:1;\n\tuint8_t disable_scsi_reset:1;\n\tuint8_t scsi_bus_dead:1;\t \n};\n\n\nstruct qla_driver_setup {\n\tuint32_t no_sync:1;\n\tuint32_t no_wide:1;\n\tuint32_t no_ppr:1;\n\tuint32_t no_nvram:1;\n\tuint16_t sync_mask;\n\tuint16_t wide_mask;\n\tuint16_t ppr_mask;\n};\n\n\n \nstruct scsi_qla_host {\n\t \n\tstruct Scsi_Host *host;\t \n\tstruct scsi_qla_host *next;\n\tstruct device_reg __iomem *iobase;\t \n\n\tunsigned char __iomem *mmpbase;\t \n\tunsigned long host_no;\n\tstruct pci_dev *pdev;\n\tuint8_t devnum;\n\tuint8_t revision;\n\tuint8_t ports;\n\n\tunsigned long actthreads;\n\tunsigned long isr_count;\t \n\tunsigned long spurious_int;\n\n\t \n\tstruct srb *outstanding_cmds[MAX_OUTSTANDING_COMMANDS];\n\n\t \n\tstruct bus_param bus_settings[MAX_BUSES];\n\n\t \n\tvolatile uint16_t mailbox_out[MAILBOX_REGISTER_COUNT];\n\n\tdma_addr_t request_dma;\t\t \n\trequest_t *request_ring;\t \n\trequest_t *request_ring_ptr;\t \n\tuint16_t req_ring_index;\t \n\tuint16_t req_q_cnt;\t\t \n\n\tdma_addr_t response_dma;\t \n\tstruct response *response_ring;\t \n\tstruct response *response_ring_ptr;\t \n\tuint16_t rsp_ring_index;\t \n\n\tstruct list_head done_q;\t \n\n\tstruct completion *mailbox_wait;\n\tstruct timer_list mailbox_timer;\n\n\tvolatile struct {\n\t\tuint32_t online:1;\t\t\t \n\t\tuint32_t reset_marker:1;\t\t \n\t\tuint32_t disable_host_adapter:1;\t \n\t\tuint32_t reset_active:1;\t\t \n\t\tuint32_t abort_isp_active:1;\t\t \n\t\tuint32_t disable_risc_code_load:1;\t \n\t} flags;\n\n\tstruct nvram nvram;\n\tint nvram_valid;\n\n\t \n\tunsigned short fwstart;  \n\tunsigned char fwver1;    \n\tunsigned char fwver2;    \n\tunsigned char fwver3;    \n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}