<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: Class Members - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('functions_vars_r.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a id="index_r"></a>- r -</h3><ul>
<li>R
: <a class="el" href="class_m_c_p_a_t___arbiter.html#a4cdb832bc00cd35f69cf5f88154765db">MCPAT_Arbiter</a>
, <a class="el" href="class_power___module.html#aeab93683a2204a527678684aff14094b">Power_Module</a>
</li>
<li>r_buff
: <a class="el" href="class_high_radix.html#a379f25fcd077a9129930de84106fd2da">HighRadix</a>
</li>
<li>r_load_nand2_path_out
: <a class="el" href="class_predec_blk_drv.html#a073656a07a41d219c817f725fc91a7b0">PredecBlkDrv</a>
</li>
<li>r_load_nand3_path_out
: <a class="el" href="class_predec_blk_drv.html#a4a9c37bbfc64a2d9c20e9d2f731d6f2f">PredecBlkDrv</a>
</li>
<li>R_nch_on
: <a class="el" href="class_technology_parameter_1_1_device_type.html#ac470af61c59ebb381144b8189f3543a1">TechnologyParameter::DeviceType</a>
</li>
<li>R_pch_on
: <a class="el" href="class_technology_parameter_1_1_device_type.html#aed15a28e1570302692328af207789775">TechnologyParameter::DeviceType</a>
</li>
<li>R_per_um
: <a class="el" href="class_technology_parameter_1_1_interconnect_type.html#ad7ead7e826a2557ee6f18b7d8eaebd2f">TechnologyParameter::InterconnectType</a>
</li>
<li>r_predec
: <a class="el" href="class_mat.html#ac7b3cc12f381a0e9926bbc0f308b9d2c">Mat</a>
</li>
<li>r_returnq
: <a class="el" href="class_controller.html#abf38411c34f93f28f2a30b4d5c185315">Controller&lt; T &gt;</a>
, <a class="el" href="class_gpu_wrapper.html#ac79d2ffc211a7c8e9fe3127f1aa53889">GpuWrapper</a>
</li>
<li>R_wire_dec_out
: <a class="el" href="class_decoder.html#ab272823f0d8ab72c0b50f1344a7de285">Decoder</a>
</li>
<li>r_wire_load
: <a class="el" href="class_driver.html#aebd1924773d29e06cbc782b32f39202d">Driver</a>
</li>
<li>R_wire_predec_blk_out
: <a class="el" href="class_predec_blk.html#acbaa8bfe4fad3e31afbedc6366087cf0">PredecBlk</a>
</li>
<li>R_wl
: <a class="el" href="class_subarray.html#a99d4354493488fca6a4c387eb70d53ef">Subarray</a>
</li>
<li>R_wl_cam
: <a class="el" href="class_subarray.html#a464350500f32d335f6bdf8ffd8776ed6">Subarray</a>
</li>
<li>R_wl_ram
: <a class="el" href="class_subarray.html#a0ee2e67bef0f7a9fa350655d813d5771">Subarray</a>
</li>
<li>RADIX
: <a class="el" href="class_high_radix.html#ac604449438acc94c41545d0affdb98c6">HighRadix</a>
</li>
<li>RAHT
: <a class="el" href="class_r_e_n_a_m_i_n_g_u.html#a3577c87d51bdc497114d73518678905a">RENAMINGU</a>
</li>
<li>ram_cell_tech_type
: <a class="el" href="class_dynamic_parameter.html#ae0eca79e9e9e214424f724ff3dc335cc">DynamicParameter</a>
, <a class="el" href="class_input_parameter.html#aee69e0ac10c82afaeeb6012b9b5b5fb9">InputParameter</a>
</li>
<li>ram_wl_stitching_overhead_
: <a class="el" href="class_technology_parameter.html#a3e4f3a5935434f30aad183994f0b2c29">TechnologyParameter</a>
</li>
<li>ramulator_active_cycles
: <a class="el" href="class_memory.html#ad22cd45a57c58c10b57f0fade9cbf7a4">Memory&lt; T, Controller &gt;</a>
</li>
<li>random_mapping_enabled
: <a class="el" href="classlinear__to__raw__address__translation.html#aed5a4a422b934b831f2d84e9a5be6839">linear_to_raw_address_translation</a>
</li>
<li>ranks
: <a class="el" href="class_config.html#a8ce6d698cdcb67b13c0530c843568b72">Config</a>
</li>
<li>RAS
: <a class="el" href="class_branch_predictor.html#aae927e797f85289b110fc494fea75e06">BranchPredictor</a>
</li>
<li>RAS_size
: <a class="el" href="structsystem__core.html#aeefc1d6bea3caba928125987bdb863ee">system_core</a>
</li>
<li>rate
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#a3e0f01f48198a810991ee83cba873777">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#a9598b47717b7e53e86d51b2d7ed9abff">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#aed1483cc45ee3ed361261632fd91427c">DDR4::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#a072f6f0fcde4f871b6de830b97e3a19f">DSARP::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#aff11b57b38aacc6bc5567a9c2d8aa0a1">GDDR5::SpeedEntry</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#a7f353e5b5e57733ff36a30d9003ac748">HBM::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#af3d5ad29ea441589fe4de5dd5ecee11f">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#a3d64e9d26caf8f9a9ae7ed50a8e73cf1">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#a3392f6e1d6b5e012876ecb137debe854">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#ac51a55d7429027e00dd89f6361bcf2ec">TLDRAM::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#aa3710feada36d44d338fd5d6f807c1e4">WideIO2::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#a99fb1de38fcbefe3b26bda5927c2dbb4">WideIO::SpeedEntry</a>
</li>
<li>rd_coeff
: <a class="el" href="class_d_r_a_m_param.html#a0c68faa604349f97e74433abdad4276f">DRAMParam</a>
</li>
<li>rdm_mtx_opr
: <a class="el" href="classlinear__to__raw__address__translation.html#a981054200d7856a312aac84ef999d87c">linear_to_raw_address_translation</a>
</li>
<li>read_accesses
: <a class="el" href="struct_b_t_b__systemcore.html#a4e71a76cdd71f09ded057ffa453f128d">BTB_systemcore</a>
, <a class="el" href="structdcache__systemcore.html#a895dff4cf86f1168c749ed6cf55d75e0">dcache_systemcore</a>
, <a class="el" href="structdtlb__systemcore.html#a7c13e09051bd9e2c32fc23ffdf89a8c1">dtlb_systemcore</a>
, <a class="el" href="structicache__systemcore.html#a56d12461ae6bf74bc28293751f55b0be">icache_systemcore</a>
, <a class="el" href="structsystem___l1_directory.html#ac03c28367dcb5c7f26308944f64903c3">system_L1Directory</a>
, <a class="el" href="structsystem___l2.html#ae80231dc37c7a92ed4ec119a40ffdfb9">system_L2</a>
, <a class="el" href="structsystem___l2_directory.html#a851574f6f9093d98090b34f612f7aff0">system_L2Directory</a>
, <a class="el" href="structsystem___l3.html#af825e9dc4cba848c55b5cdb3b1d15afb">system_L3</a>
</li>
<li>read_cb_func
: <a class="el" href="class_gpu_wrapper.html#a3ab11e36c35e643ef8ec4c38a6e3fc84">GpuWrapper</a>
</li>
<li>read_energy
: <a class="el" href="classmem__array.html#a0714b9e6efdec567bb3c224a5c6a0b5b">mem_array</a>
, <a class="el" href="structresults__mem__array.html#a0e08603700f12a840bd15dabd2e90793">results_mem_array</a>
, <a class="el" href="class_u_c_a.html#a0a2718180b746dd79caaed16dd21a628">UCA</a>
</li>
<li>read_hits
: <a class="el" href="struct_b_t_b__systemcore.html#a4b94d5da23013ae0d3e6802cf194b05d">BTB_systemcore</a>
, <a class="el" href="structdcache__systemcore.html#a6eed356361fcba9b5e94786e98b4fd30">dcache_systemcore</a>
, <a class="el" href="structdtlb__systemcore.html#ae130f170ca5c2e93b2a15d5141070d92">dtlb_systemcore</a>
, <a class="el" href="structicache__systemcore.html#a140e79cb66877ff2943cf87c576d2520">icache_systemcore</a>
, <a class="el" href="structsystem___l2.html#a2ca1638d71622fb39e5367428c1030ae">system_L2</a>
, <a class="el" href="structsystem___l3.html#adb4b32f601eb3f4f4329983447e0b432">system_L3</a>
</li>
<li>read_latency
: <a class="el" href="class_a_l_d_r_a_m.html#a4f1575ad8c650e2f316fa2043c19340b">ALDRAM</a>
, <a class="el" href="class_d_d_r3.html#a142b9ad50c8c431594965c34f1af0b5b">DDR3</a>
, <a class="el" href="class_d_d_r4.html#a8a4e6e1cc6480be02d44e6a4b3ce0d3c">DDR4</a>
, <a class="el" href="class_d_s_a_r_p.html#a873e48a71a2753e95728c3ed3346df82">DSARP</a>
, <a class="el" href="class_g_d_d_r5.html#ad73cd917536ebbf75f2a15d37b210116">GDDR5</a>
, <a class="el" href="class_h_b_m.html#a0c3b0a243cd1fba49dcb6d201aca3607">HBM</a>
, <a class="el" href="class_l_p_d_d_r3.html#a9f9adacdb55709b813fd78ad545f1e33">LPDDR3</a>
, <a class="el" href="class_l_p_d_d_r4.html#a0b33dc470077d3a6b41ed6483ccb4662">LPDDR4</a>
, <a class="el" href="class_s_a_l_p.html#af47ebdb5273fdc32ef75185b58cb33c5">SALP</a>
, <a class="el" href="class_t_l_d_r_a_m.html#ae43cff6fba3d0fce0cb373a1e1abff12">TLDRAM</a>
, <a class="el" href="class_wide_i_o2.html#acc6412793447dabc450e2e27c1e89c65">WideIO2</a>
, <a class="el" href="class_wide_i_o.html#a30e719418f8df53060c8089fe437b893">WideIO</a>
</li>
<li>read_latency_avg
: <a class="el" href="class_controller.html#a1b05b992adb072e1c336c99a6cbe6461">Controller&lt; T &gt;</a>
</li>
<li>read_latency_sum
: <a class="el" href="class_controller.html#a89f4e5af4f5c0d19316e7d83cecf6707">Controller&lt; T &gt;</a>
</li>
<li>read_misses
: <a class="el" href="struct_b_t_b__systemcore.html#a6d4c88dc7782046044f32d925cfcf2fe">BTB_systemcore</a>
, <a class="el" href="structdcache__systemcore.html#a762ce962cd8ed23bf0d9a0aa9cb9f955">dcache_systemcore</a>
, <a class="el" href="structdtlb__systemcore.html#a60a67dbfee4fb4a20742b2569e94c89e">dtlb_systemcore</a>
, <a class="el" href="structicache__systemcore.html#a30fd9b896b0dcd541a7b3f8b4864ce72">icache_systemcore</a>
, <a class="el" href="structsystem___l1_directory.html#a85a2c52dc6d694c4a02425e7e0941570">system_L1Directory</a>
, <a class="el" href="structsystem___l2.html#ab401e3ef65fd400e365847066da5b996">system_L2</a>
, <a class="el" href="structsystem___l2_directory.html#a8057cdc6c7078d2d693e41842abf44ea">system_L2Directory</a>
, <a class="el" href="structsystem___l3.html#a94ab6f1f60762919acf7285726983d20">system_L3</a>
</li>
<li>read_pipe
: <a class="el" href="class_communicate.html#a60f35ad183730cb405a3993f33d4e52d">Communicate</a>
</li>
<li>read_req_queue_length_avg
: <a class="el" href="class_controller.html#a1d19502d097be7bb1e3b23af30cf1b2e">Controller&lt; T &gt;</a>
</li>
<li>read_req_queue_length_sum
: <a class="el" href="class_controller.html#a3c32769ac1eed7dd1fbd356725d2220d">Controller&lt; T &gt;</a>
</li>
<li>read_row_conflicts
: <a class="el" href="class_controller.html#a5a5085362d541b9a3b1c5dfff80727e2">Controller&lt; T &gt;</a>
</li>
<li>read_row_hits
: <a class="el" href="class_controller.html#a8ce5c41aa22de4e055d265cd4a2ecbca">Controller&lt; T &gt;</a>
</li>
<li>read_row_misses
: <a class="el" href="class_controller.html#a00d0c3180d1f856e3828e5e6a07215ac">Controller&lt; T &gt;</a>
</li>
<li>read_transaction_bytes
: <a class="el" href="class_controller.html#a93af640dfcb5dfa4d0b83dc5f4d1e0f0">Controller&lt; T &gt;</a>
</li>
<li>readAc
: <a class="el" href="classstats_def.html#a6fb8098070a40911a053f54b47aaf54d">statsDef</a>
</li>
<li>readBuffer
: <a class="el" href="class_m_c_front_end.html#a9a9d54a8f0276f329805d44570506374">MCFrontEnd</a>
</li>
<li>readOp
: <a class="el" href="classpower_def.html#ab80f3c788fda52adc2265f931add66d7">powerDef</a>
</li>
<li>readq
: <a class="el" href="class_controller.html#abaf41818a91ec68f4e25bd3b008c9ee1">Controller&lt; T &gt;</a>
, <a class="el" href="class_speedy_controller.html#a4e9ac2fc72dc8e72ad430020fded125b">SpeedyController&lt; T &gt;</a>
</li>
<li>reads
: <a class="el" href="class_m_c_param.html#af469aa7402009bfe34316fe233498799">MCParam</a>
</li>
<li>ready_time
: <a class="el" href="classtimed__dim3.html#a9ddb4fd91c5b926f29c5f8583b82d41f">timed_dim3</a>
</li>
<li>record
: <a class="el" href="struct_flit.html#a1fe2bb19983ae1ada717e13cd27efd3b">Flit</a>
, <a class="el" href="class_packet_reply_info.html#afa1849fb7eaf4d7d23114dfc625a0636">PacketReplyInfo</a>
</li>
<li>record_cmd_trace
: <a class="el" href="class_controller.html#a473f83984be8fd4faf25b9a3fb5471e5">Controller&lt; T &gt;</a>
, <a class="el" href="class_speedy_controller.html#a4abee10d2a435bf491e24bb8fafb3f41">SpeedyController&lt; T &gt;</a>
</li>
<li>ref_count
: <a class="el" href="struct_x_m_l_node_1_1_x_m_l_node_data_tag.html#a075384a405d8afe7de14982b1526912d">XMLNode::XMLNodeDataTag</a>
</li>
<li>refresh
: <a class="el" href="class_controller.html#a3838b6ca39a1635da1f67f328762b690">Controller&lt; T &gt;</a>
</li>
<li>refresh_cycles
: <a class="el" href="class_d_r_a_m.html#a7d2647f6e7f7589e51703d9cb6649dd6">DRAM&lt; T &gt;</a>
</li>
<li>refresh_intervals
: <a class="el" href="class_d_r_a_m.html#a034902df0b8aab7b3c23c694de3d90ef">DRAM&lt; T &gt;</a>
</li>
<li>refresh_mode
: <a class="el" href="class_d_d_r4.html#aac15903055ecf7f7481c2ce230c03b84">DDR4</a>
, <a class="el" href="class_d_s_a_r_p.html#a57fe07cbf98eb486f55ed9c8ac19c702">DSARP</a>
, <a class="el" href="class_l_p_d_d_r4.html#af49ee3ade029a0b0dd4c77f9e4ae7d05">LPDDR4</a>
</li>
<li>refresh_power
: <a class="el" href="classmem__array.html#aea70dae2ba3de8a866b67819c8c3d71d">mem_array</a>
, <a class="el" href="structresults__mem__array.html#a5a9f4d2be0f46a1c78a4eefa814c3152">results_mem_array</a>
, <a class="el" href="class_u_c_a.html#a3a7ad48e070b622154a053110256af2a">UCA</a>
</li>
<li>refreshed
: <a class="el" href="class_refresh.html#a6709a04efc2ebcf4004f189088a80f05">Refresh&lt; T &gt;</a>
, <a class="el" href="class_speedy_controller.html#a9ea268ecd87b7fffc653a2224a28fbe8">SpeedyController&lt; T &gt;</a>
</li>
<li>reg_table
: <a class="el" href="class_scoreboard.html#a43b5730c7d7da0513b6dac1d4c2d0c70">Scoreboard</a>
</li>
<li>register_windows_size
: <a class="el" href="structsystem__core.html#afe647431b3167d4018298a9d6dd6a2f7">system_core</a>
</li>
<li>regWindowing
: <a class="el" href="class_core_dyn_param.html#aa7d89d6f898dd5b6eb783cb2df222e47">CoreDynParam</a>
</li>
<li>remap_matrix_option
: <a class="el" href="classlinear__to__raw__address__translation.html#ac8c58af2253a4b573da5d496ed1b4db4">linear_to_raw_address_translation</a>
</li>
<li>remap_mtx_mapping_enabled
: <a class="el" href="classlinear__to__raw__address__translation.html#ac2ae33956fba4989b875e5332553444d">linear_to_raw_address_translation</a>
</li>
<li>remap_mtx_opr
: <a class="el" href="classlinear__to__raw__address__translation.html#a82705acb26ac80184165bc25c4454359">linear_to_raw_address_translation</a>
</li>
<li>removing_shaders
: <a class="el" href="class_dynamic_scheduler_1_1_s_m__info.html#af64c31d56ff25294bbbd194a095cb287">DynamicScheduler::SM_info</a>
</li>
<li>rename_accesses
: <a class="el" href="structsystem__core.html#ab7a3913bb9df9092e54bb9df654104d6">system_core</a>
</li>
<li>rename_reads
: <a class="el" href="structsystem__core.html#a5dfbe50d439e07a97777d1fa0639d2a1">system_core</a>
</li>
<li>rename_scheme
: <a class="el" href="structsystem__core.html#a426073e6d41663874a89fd9a6e85e7bd">system_core</a>
</li>
<li>rename_writes
: <a class="el" href="structsystem__core.html#a491bc00c5cc2c8fe1bdda76ce581c3e9">system_core</a>
</li>
<li>repeated_wire
: <a class="el" href="class_wire.html#aa0844bc3522d9dd05722c890c151b4fb">Wire</a>
</li>
<li>repeater_size
: <a class="el" href="class_wire.html#a025aab5bb47d44eec48b54aa1a95ebe7">Wire</a>
</li>
<li>repeater_spacing
: <a class="el" href="class_wire.html#a433b6fe9e54b7db78452ddb0b7abdeaa">Wire</a>
</li>
<li>replacements
: <a class="el" href="struct_b_t_b__systemcore.html#a753bd4482cc4dc6194e1cbbaca119065">BTB_systemcore</a>
, <a class="el" href="structdcache__systemcore.html#ad90a232307e9724ae3253af4c2cc261c">dcache_systemcore</a>
, <a class="el" href="structicache__systemcore.html#a8d72058b9bff0f1a271ba116c771edcc">icache_systemcore</a>
, <a class="el" href="structsystem___l2.html#a5937258c5b50eb9ca72348ee852cd8d6">system_L2</a>
, <a class="el" href="structsystem___l3.html#a26163f6b0082819484a9c00d77d43b0f">system_L3</a>
</li>
<li>req_coeff
: <a class="el" href="class_d_r_a_m_param.html#ad7e4e9ad946d5fd10a4f0e9d91b563b1">DRAMParam</a>
</li>
<li>req_queue_length_avg
: <a class="el" href="class_controller.html#aa7624e7fc0c6369b90ecde02059baf1a">Controller&lt; T &gt;</a>
</li>
<li>req_queue_length_sum
: <a class="el" href="class_controller.html#af8e607e024cf378bc86caf2cbb192055">Controller&lt; T &gt;</a>
</li>
<li>req_window_size_per_channel
: <a class="el" href="structsystem__mc.html#a80326704517f7c1e79e3b4b01e6e4e9a">system_mc</a>
</li>
<li>res_fails
: <a class="el" href="structcache__sub__stats.html#a2999db3914fe7f07500d257776bbd115">cache_sub_stats</a>
</li>
<li>resistivity
: <a class="el" href="class_wire.html#acbf5ce595a555d88bbfbfaf5e263e46a">Wire</a>
</li>
<li>rf_banks
: <a class="el" href="structsystem__core.html#ac4188ad6aab39df0a4cc5d9f36982022">system_core</a>
</li>
<li>rf_fu_clockRate
: <a class="el" href="class_e_x_e_c_u.html#a9383ad02901b13e1cb50345189549f46">EXECU</a>
</li>
<li>rfu
: <a class="el" href="class_e_x_e_c_u.html#a660a02bcfb4a3f18b4f84d2b26d06198">EXECU</a>
</li>
<li>RFWIN
: <a class="el" href="class_reg_f_u.html#a976540b14965c84eb441c6da03f3107b">RegFU</a>
</li>
<li>ring_par
: <a class="el" href="struct_flit.html#a97c109379f7f0718799bc1f4ec175508">Flit</a>
</li>
<li>rm_ty
: <a class="el" href="class_core_dyn_param.html#a1020ea72f5a57c40177d4838316d133f">CoreDynParam</a>
</li>
<li>rnu
: <a class="el" href="class_core.html#aa53286daa42a10171f8b98b5efea313c">Core</a>
</li>
<li>ROB
: <a class="el" href="class_scheduler_u.html#afba317331a741ef0eca1d6f8111900a0">SchedulerU</a>
</li>
<li>ROB_height
: <a class="el" href="class_scheduler_u.html#a5f9749c964e606f1d8ee98fc3806ca40">SchedulerU</a>
</li>
<li>ROB_reads
: <a class="el" href="structsystem__core.html#a5de733e479d744a9cc4b7e38671ad73f">system_core</a>
</li>
<li>ROB_size
: <a class="el" href="structsystem__core.html#abb0958c63809ef042f630c183639f694">system_core</a>
</li>
<li>rob_time
: <a class="el" href="struct_flit.html#adde067292e73142fdb6a7592928a5972">Flit</a>
</li>
<li>ROB_writes
: <a class="el" href="structsystem__core.html#a75eefb64971debe0083d68ea1b72b019">system_core</a>
</li>
<li>rop_latency
: <a class="el" href="structmemory__config.html#a53fd23e3984e09767f74a95bbc24af35">memory_config</a>
</li>
<li>rotating_kernel_list
: <a class="el" href="class_child_process.html#a13f47074c8cfbcaed96979c080117456">ChildProcess</a>
</li>
<li>route_over_perc
: <a class="el" href="classinterconnect.html#ac397e0314747e109872c3f63aa7292e3">interconnect</a>
, <a class="el" href="class_no_c_param.html#af999ac6f9beee125ef63e8b59a0e758e">NoCParam</a>
, <a class="el" href="structsystem___no_c.html#a5aa59b91bfdba68fcb1f6ff7735adb4f">system_NoC</a>
</li>
<li>router
: <a class="el" href="class_no_c.html#a67059b160fbb619589f7f51e5bca641d">NoC</a>
, <a class="el" href="classnuca__org__t.html#a5c28dc23f75d9007525c6cadd5545fb7">nuca_org_t</a>
</li>
<li>router_exist
: <a class="el" href="class_no_c.html#aaf6b1f39701faff2bc1d66e5e08b67dc">NoC</a>
</li>
<li>router_list
: <a class="el" href="class_any_net.html#a42cfbc5959c3501f3bfb92c6a80ea734">AnyNet</a>
</li>
<li>routing_area_height_within_bank
: <a class="el" href="structresults__mem__array.html#a450ef5689c92ea27b467633c57c001e9">results_mem_array</a>
</li>
<li>routing_area_width_within_bank
: <a class="el" href="structresults__mem__array.html#a22456d7f79a265c4ebb749e9896e84f2">results_mem_array</a>
</li>
<li>routing_table
: <a class="el" href="class_any_net.html#a0e42b2a7f123fabbc680a0bd8e713490">AnyNet</a>
</li>
<li>row
: <a class="el" href="structaddrdec__t.html#a0bec5eaf244bce7ab5b3951cf00c7dc0">addrdec_t</a>
, <a class="el" href="struct_row_table_1_1_entry.html#a6861ce3ab06721ce8bf915a2eace52cb">RowTable&lt; T &gt;::Entry</a>
</li>
<li>row_access
: <a class="el" href="classmemory__stats__t.html#a28a1c126bc0ec93901826ef1c1cb2e02">memory_stats_t</a>
</li>
<li>row_access_kain_app1
: <a class="el" href="classmemory__stats__t.html#a89279e7b5ca62d57a39a22a1aee7f5e6">memory_stats_t</a>
</li>
<li>row_access_kain_app2
: <a class="el" href="classmemory__stats__t.html#a4fdb0ae46ce3821cce83725d4a00e4a4">memory_stats_t</a>
</li>
<li>ROW_BUFF_ENT
: <a class="el" href="class_high_radix.html#a2f17da6d90b781d3dc7999f2d9df75d6">HighRadix</a>
</li>
<li>ROW_BUFF_SZ
: <a class="el" href="class_high_radix.html#aaf1ef10afb9382c84c124d167505a48b">HighRadix</a>
</li>
<li>row_conflicts
: <a class="el" href="class_controller.html#a3d0594df1e383572c0042dc2060a016b">Controller&lt; T &gt;</a>
</li>
<li>row_dec
: <a class="el" href="class_mat.html#acecd88a5f93ef04bb89d278884a2971e">Mat</a>
</li>
<li>row_hits
: <a class="el" href="class_controller.html#afcea6d6cbbda25b06d16548d44127ccc">Controller&lt; T &gt;</a>
, <a class="el" href="class_speedy_controller.html#a25b6ea14884e9e7a308e343bc2389bc7">SpeedyController&lt; T &gt;</a>
</li>
<li>row_misses
: <a class="el" href="class_controller.html#a6f77a08b51fa241b890f77e0a9c8d234">Controller&lt; T &gt;</a>
, <a class="el" href="class_speedy_controller.html#a307681a0383adcbe9122d27dc0fde9df">SpeedyController&lt; T &gt;</a>
</li>
<li>row_state
: <a class="el" href="class_d_r_a_m.html#a647318e58c2677d6ae3698087e2226f1">DRAM&lt; T &gt;</a>
</li>
<li>rowhit
: <a class="el" href="class_a_l_d_r_a_m.html#af6de3e675186603e18419f7167d6e5b5">ALDRAM</a>
, <a class="el" href="class_d_d_r3.html#a39e81dac3d5b512194934ec4453acc16">DDR3</a>
, <a class="el" href="class_d_d_r4.html#a6228ba99c37da756e1a43ade8fea317d">DDR4</a>
, <a class="el" href="class_d_r_a_m.html#abc39d376e80c64f9cc9f0af4a2efc2a3">DRAM&lt; T &gt;</a>
, <a class="el" href="class_d_s_a_r_p.html#ab3f53f6b8326d0ecfc380667c7a56073">DSARP</a>
, <a class="el" href="class_g_d_d_r5.html#a31082285e8f7b224476a0849197c4e53">GDDR5</a>
, <a class="el" href="class_h_b_m.html#aa83f69035bce0dca3e2c772ca2d2b8e1">HBM</a>
, <a class="el" href="class_l_p_d_d_r3.html#a54fe35a6d50697cfc9afec302758ab9d">LPDDR3</a>
, <a class="el" href="class_l_p_d_d_r4.html#a22a8785f677fdb75d16c26f115d62ee0">LPDDR4</a>
, <a class="el" href="class_s_a_l_p.html#ab253d8a6732838454e8582dde8a4b674">SALP</a>
, <a class="el" href="class_t_l_d_r_a_m.html#ad2b04c58fe2f304c6b254d26e938a35d">TLDRAM</a>
, <a class="el" href="class_wide_i_o2.html#a42aae458dfd789ae29a802eb3862054b">WideIO2</a>
, <a class="el" href="class_wide_i_o.html#a52f75599451f0451f1a7b8a8481794f7">WideIO</a>
</li>
<li>rowopen
: <a class="el" href="class_a_l_d_r_a_m.html#a42a9970572547433bf01cb1b8fbb3772">ALDRAM</a>
, <a class="el" href="class_d_d_r3.html#a63f2e8d6714a97192af24ac771fda8a3">DDR3</a>
, <a class="el" href="class_d_d_r4.html#adf9c494c408c9b01b37e5153050e9e26">DDR4</a>
, <a class="el" href="class_d_r_a_m.html#a1bc22606c1ad5bc74475e8c323628318">DRAM&lt; T &gt;</a>
, <a class="el" href="class_d_s_a_r_p.html#ad0c29270b5e95a5b901ec8a8f4001f56">DSARP</a>
, <a class="el" href="class_g_d_d_r5.html#ad6739abdff8a09ae6613ca40dde83a4b">GDDR5</a>
, <a class="el" href="class_h_b_m.html#aa8937b756ea74473cf7d37999222c98c">HBM</a>
, <a class="el" href="class_l_p_d_d_r3.html#a1ba2bb0ebcb737e699625f899a953887">LPDDR3</a>
, <a class="el" href="class_l_p_d_d_r4.html#a6bf862bd8e3f36eef80def12e630b6ed">LPDDR4</a>
, <a class="el" href="class_s_a_l_p.html#af6c20d4bb6c3a9e3cf162cfabae21f57">SALP</a>
, <a class="el" href="class_t_l_d_r_a_m.html#aa157ee8603bfa5db38f69b8f8d0a28d1">TLDRAM</a>
, <a class="el" href="class_wide_i_o2.html#ac3ecaf474f9e107d17cdedbba737489f">WideIO2</a>
, <a class="el" href="class_wide_i_o.html#aac96387ba1caafc34f40dc0e3882aa5f">WideIO</a>
</li>
<li>rowpolicy
: <a class="el" href="class_controller.html#a2bc7dafeb51c0d924be29d1356fdcf3e">Controller&lt; T &gt;</a>
</li>
<li>ROWS
: <a class="el" href="class_high_radix.html#af2e19be7e9ddbd66fa755ff89a3a9eca">HighRadix</a>
</li>
<li>rows
: <a class="el" href="classnuca__org__t.html#a79afa5807f4906fb37ce41cd2b4a0a04">nuca_org_t</a>
</li>
<li>rowtable
: <a class="el" href="class_controller.html#af30710fd050b8152139fd84f6823b6fd">Controller&lt; T &gt;</a>
</li>
<li>rpters_in_htree
: <a class="el" href="class_input_parameter.html#a7fff06ead8513f6c3519dc6bf05686c4">InputParameter</a>
</li>
<li>rt_power
: <a class="el" href="class_component.html#a34ce14f535b65001a841a671be53ca5d">Component</a>
</li>
<li>rtp_stats
: <a class="el" href="class_array_s_t.html#adea123ec091af1ab971db4bcd3fccc10">ArrayST</a>
, <a class="el" href="classdep__resource__conflict__check.html#a27c78574cea688258969bf7fd48ca90f">dep_resource_conflict_check</a>
, <a class="el" href="class_functional_unit.html#a09654ac5c935a563c3b84bb281d2f34a">FunctionalUnit</a>
, <a class="el" href="classinst__decoder.html#a421ac618d026d4a820114349366df4bc">inst_decoder</a>
, <a class="el" href="class_m_c_backend.html#adbdd44745f8340b12b5f3b9b7c621f43">MCBackend</a>
, <a class="el" href="class_m_c_p_h_y.html#a4b15ff76b6b94f95ff27907804ff1f57">MCPHY</a>
, <a class="el" href="class_no_c.html#a644cc33053134899654e018fd30c9684">NoC</a>
</li>
<li>run_test
: <a class="el" href="classlinear__to__raw__address__translation.html#a1791e91eedcff2574044cd4b2687dff6">linear_to_raw_address_translation</a>
</li>
<li>Rw
: <a class="el" href="class_power___module.html#ab91dfa5a1f2ae51bd3d79f13de3ea811">Power_Module</a>
</li>
<li>RWP
: <a class="el" href="class_mat.html#a6fe83d3a4ee816ff1548efd94ec1e78a">Mat</a>
, <a class="el" href="class_u_c_a.html#a6f9a5c56ce76d58fcc92c863ba1b3a33">UCA</a>
</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
