arch                         	circuit                      	script_params                	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision 	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS 	hold_WNS 	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.31                 	     	0.00           	4796        	1        	0.00          	-1          	-1          	29036      	-1      	-1         	1      	2     	-1          	-1      	9a78810-dirty	success   	49252      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.03     	4                    	0.01      	0.570641      	-0.944653           	-0.570641           	2             	3                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	3                          	2                                	0.577715           	-1.04204 	-0.577715	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.35                 	     	0.00           	4744        	1        	0.00          	-1          	-1          	29076      	-1      	-1         	1      	2     	-1          	-1      	9a78810-dirty	success   	49220      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.03     	6                    	0.01      	0.524421      	-0.946421           	-0.524421           	10            	22               	6                                     	53894                 	53894                	3054.24                          	339.360                             	0.01                     	6                          	1                                	0.763546           	-0.949958	-0.763546	-0.301588	-0.301588	3674.13                     	408.237                        	0.00                	0              	3              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	4.71                 	     	0.47           	56052       	31       	0.29          	-1          	-1          	51848      	-1      	-1         	155    	5     	-1          	-1      	9a78810-dirty	success   	59696      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.12     	125                  	0.44      	1.10064       	-11.4105            	-1.10064            	10            	53               	6                                     	9.10809e+06           	8.35357e+06          	158426.                          	704.117                             	0.57                     	50                         	12                               	1.2552             	-14.5056 	-1.2552  	0        	0        	219167.                     	974.076                        	0.07                	154            	9              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_route	4.43                 	     	0.37           	56004       	31       	0.31          	-1          	-1          	51924      	-1      	-1         	155    	5     	-1          	-1      	9a78810-dirty	success   	59756      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.10     	144                  	0.40      	1.07989       	-11.71              	-1.07989            	12            	71               	3                                     	9.10809e+06           	8.35357e+06          	194400.                          	864.002                             	0.53                     	76                         	19                               	1.78994            	-15.4456 	-1.78994 	-6.52828 	-0.577847	255657.                     	1136.26                        	0.10                	153            	10             
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.41                 	     	0.01           	5272        	1        	0.00          	-1          	-1          	29056      	-1      	-1         	1      	2     	0           	0       	9a78810-dirty	success   	55112      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.03     	4                    	0.01      	0.570641      	-0.944653           	-0.570641           	2             	3                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	3                          	2                                	0.577715           	-1.04204 	-0.577715	0        	0        	1165.58                     	129.509                        	0.01                	1              	2              
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.44                 	     	0.01           	5260        	1        	0.00          	-1          	-1          	28968      	-1      	-1         	1      	2     	0           	0       	9a78810-dirty	success   	55180      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.04     	6                    	0.01      	0.524421      	-0.946421           	-0.524421           	10            	22               	6                                     	53894                 	53894                	3054.24                          	339.360                             	0.01                     	6                          	1                                	0.763546           	-0.949958	-0.763546	-0.301588	-0.301588	3674.13                     	408.237                        	0.01                	0              	3              
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	22.52                	     	0.15           	18356       	31       	0.03          	-1          	-1          	32688      	-1      	-1         	32     	311   	15          	0       	9a78810-dirty	success   	111920     	311               	156                	972                	1128                 	1                 	953                 	514                   	28          	28           	784              	memory                   	auto       	0.87     	20651                	2.57      	4.07725       	-4047.33            	-4.07725            	42            	14247            	16                                    	4.25198e+07           	9.94461e+06          	2.11478e+06                      	2697.42                             	14.12                    	13280                      	12                               	4.38125            	-4707.69 	-4.38125 	-9.84143 	-0.296573	2.64806e+06                 	3377.62                        	1.38                	15             	938            
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_route	20.70                	     	0.15           	18352       	31       	0.02          	-1          	-1          	32776      	-1      	-1         	32     	311   	15          	0       	9a78810-dirty	success   	113208     	311               	156                	972                	1128                 	1                 	953                 	514                   	28          	28           	784              	memory                   	auto       	0.86     	20738                	1.96      	4.81666       	-3109.94            	-4.81666            	44            	13967            	12                                    	4.25198e+07           	9.94461e+06          	2.25696e+06                      	2878.78                             	13.00                    	12776                      	15                               	4.50975            	-4715.01 	-4.50975 	-886.939 	-2.63315 	2.92811e+06                 	3734.83                        	1.42                	14             	939            
