# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Sat Apr 05 23:25:00 2014
# 
# Allegro PCB Router v16-5-13 made 2011/04/23 at 12:17:35
# Running on: dadi--20130722z, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name D:/我的项目/指纹接口\unnamed.dsn
# Batch File Name: pasde.do
# Did File Name: D:/我的项目/指纹接口/specctra.did
# Current time = Sat Apr 05 23:25:01 2014
# PCB D:/我的项目/指纹接口
# Master Unit set up as: MM 100000
# PCB Limits xlo=-27.5000 ylo=-30.0000 xhi= 27.5000 yhi= 27.5000
# Via VIA z=1, 2 xlo= -0.3048 ylo= -0.3048 xhi=  0.3048 yhi=  0.3048
# Via VIA26 z=1, 2 xlo= -0.3302 ylo= -0.3302 xhi=  0.3302 yhi=  0.3302
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 6, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 2, Images Processed 4, Padstacks Processed 5
# Nets Processed 16, Net Terminals 22
# PCB Area= 2500.000  EIC=1  Area/EIC=2500.000  SMDs=1
# Total Pin Count: 22
# Signal Connections Created 1
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.0500, Clearance= 0.0500
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.0500, Clearance= 0.0500
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- D:/我的项目/指纹接口\unnamed.dsn
# Nets 16 Connections 6 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 1, at vias 0 Total Vias 0
# Percent Connected   83.33
# Manhattan Length  99.8800 Horizontal  42.7933 Vertical  57.0868
# Routed Length  76.8824 Horizontal  38.1900 Vertical  42.5000
# Ratio Actual / Manhattan   0.7697
# Unconnected Length  19.1900 Horizontal   6.6900 Vertical  12.5000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File D:/我的项目/指纹接口\unnamed_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File G:/AppData/Local/Temp/#Taaaaab08544.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Sat Apr 05 23:25:04 2014
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.0500, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.0500, Clearance= 0.1270
# 
# Wiring Statistics ----------------- D:/我的项目/指纹接口\unnamed.dsn
# Nets 16 Connections 6 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 1, at vias 0 Total Vias 0
# Percent Connected   83.33
# Manhattan Length  99.8800 Horizontal  42.7933 Vertical  57.0868
# Routed Length  76.8824 Horizontal  38.1900 Vertical  42.5000
# Ratio Actual / Manhattan   0.7697
# Unconnected Length  19.1900 Horizontal   6.6900 Vertical  12.5000
# Start Route Pass 1 of 25
# Routing 7 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 7 Successes 7 Failures 0 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.0500, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.0500, Clearance= 0.1270
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     0|   0|    0|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- D:/我的项目/指纹接口\unnamed.dsn
# Nets 16 Connections 6 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 2
# Percent Connected  100.00
# Manhattan Length  99.8800 Horizontal  42.7933 Vertical  57.0868
# Routed Length  89.6900 Horizontal  34.6900 Vertical  55.0000
# Ratio Actual / Manhattan   0.8980
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
clean 2
# Current time = Sat Apr 05 23:25:05 2014
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.0500, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.0500, Clearance= 0.1270
# 
# Wiring Statistics ----------------- D:/我的项目/指纹接口\unnamed.dsn
# Nets 16 Connections 6 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 2
# Percent Connected  100.00
# Manhattan Length  99.8800 Horizontal  42.7933 Vertical  57.0868
# Routed Length  89.6900 Horizontal  34.6900 Vertical  55.0000
# Ratio Actual / Manhattan   0.8980
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 10 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 8 Successes 8 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 9 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 8 Successes 8 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.0500, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.0500, Clearance= 0.1270
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|     0|   0|    0|    2|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  2|     0|     0|   0|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  3|     0|     0|   0|    0|    0|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- D:/我的项目/指纹接口\unnamed.dsn
# Nets 16 Connections 6 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 2, at vias 0 Total Vias 0
# Percent Connected  100.00
# Manhattan Length  91.8400 Horizontal  37.6593 Vertical  54.1807
# Routed Length  95.1900 Horizontal  34.6900 Vertical  60.5000
# Ratio Actual / Manhattan   1.0365
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
write routes (changed_only) (reset_changed) G:/AppData/Local/Temp/#Taaaaac08544.tmp
# Routing Written to File G:/AppData/Local/Temp/#Taaaaac08544.tmp
quit
