<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ram_bank.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../ram_bank.vhd" target="rtwreport_document_frame" id="linkToText_plain">ram_bank.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/hdlsrc/ldpc_dvbs2_model_v2/ram_bank.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2021-02-07 12:50:38</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.9 and HDL Coder 3.17</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: ram_bank</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: ldpc_dvbs2_model_v2/ldpc_encoder/ram_bank</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> ram_bank <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset_x                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        input                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        enable                            :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="28">   28   </a>        address                           :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="29">   29   </a>        address1                          :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="30">   30   </a>        address2                          :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="31">   31   </a>        address3                          :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="32">   32   </a>        address4                          :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="33">   33   </a>        address5                          :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="34">   34   </a>        address6                          :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="35">   35   </a>        address7                          :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="36">   36   </a>        address8                          :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="37">   37   </a>        address9                          :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="38">   38   </a>        address10                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="39">   39   </a>        address11                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="40">   40   </a>        bit_out                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="41">   41   </a>        bit_out1                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="42">   42   </a>        bit_out2                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="43">   43   </a>        bit_out3                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="44">   44   </a>        bit_out4                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="45">   45   </a>        bit_out5                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="46">   46   </a>        bit_out6                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="47">   47   </a>        bit_out7                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="48">   48   </a>        bit_out8                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="49">   49   </a>        bit_out9                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="50">   50   </a>        bit_out10                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="51">   51   </a>        bit_out11                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="52">   52   </a>        );
</span><span><a class="LN" id="53">   53   </a><span class="KW">END</span> ram_bank;
</span><span><a class="LN" id="54">   54   </a>
</span><span><a class="LN" id="55">   55   </a>
</span><span><a class="LN" id="56">   56   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> ram_bank <span class="KW">IS</span>
</span><span><a class="LN" id="57">   57   </a>
</span><span><a class="LN" id="58">   58   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="59">   59   </a>  <span class="KW">COMPONENT</span> ram_repeat
</span><span><a class="LN" id="60">   60   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="61">   61   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="62">   62   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="63">   63   </a>          In1                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="64">   64   </a>          address                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="65">   65   </a>          enable                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="66">   66   </a>          bit_out                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="67">   67   </a>          );
</span><span><a class="LN" id="68">   68   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="69">   69   </a>
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">COMPONENT</span> ram_repeat1
</span><span><a class="LN" id="71">   71   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="72">   72   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="73">   73   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="74">   74   </a>          In1                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="75">   75   </a>          address                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="76">   76   </a>          enable                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="77">   77   </a>          bit_out                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="78">   78   </a>          );
</span><span><a class="LN" id="79">   79   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="80">   80   </a>
</span><span><a class="LN" id="81">   81   </a>  <span class="KW">COMPONENT</span> ram_repeat2
</span><span><a class="LN" id="82">   82   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="83">   83   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="84">   84   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="85">   85   </a>          In1                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="86">   86   </a>          address                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="87">   87   </a>          enable                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="88">   88   </a>          bit_out                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="89">   89   </a>          );
</span><span><a class="LN" id="90">   90   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="91">   91   </a>
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">COMPONENT</span> ram_repeat3
</span><span><a class="LN" id="93">   93   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="94">   94   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="95">   95   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="96">   96   </a>          In1                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="97">   97   </a>          address                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="98">   98   </a>          enable                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="99">   99   </a>          bit_out                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="100">  100   </a>          );
</span><span><a class="LN" id="101">  101   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="102">  102   </a>
</span><span><a class="LN" id="103">  103   </a>  <span class="KW">COMPONENT</span> ram_repeat4
</span><span><a class="LN" id="104">  104   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="105">  105   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="106">  106   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="107">  107   </a>          In1                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="108">  108   </a>          address                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="109">  109   </a>          enable                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="110">  110   </a>          bit_out                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="111">  111   </a>          );
</span><span><a class="LN" id="112">  112   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="113">  113   </a>
</span><span><a class="LN" id="114">  114   </a>  <span class="KW">COMPONENT</span> ram_repeat5
</span><span><a class="LN" id="115">  115   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="116">  116   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="117">  117   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="118">  118   </a>          In1                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="119">  119   </a>          address                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="120">  120   </a>          enable                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="121">  121   </a>          bit_out                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="122">  122   </a>          );
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="124">  124   </a>
</span><span><a class="LN" id="125">  125   </a>  <span class="KW">COMPONENT</span> ram_repeat6
</span><span><a class="LN" id="126">  126   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="127">  127   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="128">  128   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="129">  129   </a>          In1                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="130">  130   </a>          address                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="131">  131   </a>          enable                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="132">  132   </a>          bit_out                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="133">  133   </a>          );
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="135">  135   </a>
</span><span><a class="LN" id="136">  136   </a>  <span class="KW">COMPONENT</span> ram_repeat7
</span><span><a class="LN" id="137">  137   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="138">  138   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="139">  139   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="140">  140   </a>          In1                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="141">  141   </a>          address                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="142">  142   </a>          enable                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="143">  143   </a>          bit_out                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="144">  144   </a>          );
</span><span><a class="LN" id="145">  145   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="146">  146   </a>
</span><span><a class="LN" id="147">  147   </a>  <span class="KW">COMPONENT</span> ram_repeat8
</span><span><a class="LN" id="148">  148   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="149">  149   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="150">  150   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="151">  151   </a>          In1                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="152">  152   </a>          address                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="153">  153   </a>          enable                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="154">  154   </a>          bit_out                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="155">  155   </a>          );
</span><span><a class="LN" id="156">  156   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="157">  157   </a>
</span><span><a class="LN" id="158">  158   </a>  <span class="KW">COMPONENT</span> ram_repeat9
</span><span><a class="LN" id="159">  159   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="160">  160   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="161">  161   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="162">  162   </a>          In1                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="163">  163   </a>          address                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="164">  164   </a>          enable                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="165">  165   </a>          bit_out                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="166">  166   </a>          );
</span><span><a class="LN" id="167">  167   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="168">  168   </a>
</span><span><a class="LN" id="169">  169   </a>  <span class="KW">COMPONENT</span> ram_repeat10
</span><span><a class="LN" id="170">  170   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="171">  171   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="172">  172   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="173">  173   </a>          In1                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="174">  174   </a>          address                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="175">  175   </a>          enable                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="176">  176   </a>          bit_out                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="177">  177   </a>          );
</span><span><a class="LN" id="178">  178   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="179">  179   </a>
</span><span><a class="LN" id="180">  180   </a>  <span class="KW">COMPONENT</span> ram_repeat11
</span><span><a class="LN" id="181">  181   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="182">  182   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="183">  183   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="184">  184   </a>          In1                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="185">  185   </a>          address                         :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="186">  186   </a>          enable                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="187">  187   </a>          bit_out                         :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="188">  188   </a>          );
</span><span><a class="LN" id="189">  189   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="190">  190   </a>
</span><span><a class="LN" id="191">  191   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="192">  192   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ram_repeat
</span><span><a class="LN" id="193">  193   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ram_repeat(rtl);
</span><span><a class="LN" id="194">  194   </a>
</span><span><a class="LN" id="195">  195   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ram_repeat1
</span><span><a class="LN" id="196">  196   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ram_repeat1(rtl);
</span><span><a class="LN" id="197">  197   </a>
</span><span><a class="LN" id="198">  198   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ram_repeat2
</span><span><a class="LN" id="199">  199   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ram_repeat2(rtl);
</span><span><a class="LN" id="200">  200   </a>
</span><span><a class="LN" id="201">  201   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ram_repeat3
</span><span><a class="LN" id="202">  202   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ram_repeat3(rtl);
</span><span><a class="LN" id="203">  203   </a>
</span><span><a class="LN" id="204">  204   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ram_repeat4
</span><span><a class="LN" id="205">  205   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ram_repeat4(rtl);
</span><span><a class="LN" id="206">  206   </a>
</span><span><a class="LN" id="207">  207   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ram_repeat5
</span><span><a class="LN" id="208">  208   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ram_repeat5(rtl);
</span><span><a class="LN" id="209">  209   </a>
</span><span><a class="LN" id="210">  210   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ram_repeat6
</span><span><a class="LN" id="211">  211   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ram_repeat6(rtl);
</span><span><a class="LN" id="212">  212   </a>
</span><span><a class="LN" id="213">  213   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ram_repeat7
</span><span><a class="LN" id="214">  214   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ram_repeat7(rtl);
</span><span><a class="LN" id="215">  215   </a>
</span><span><a class="LN" id="216">  216   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ram_repeat8
</span><span><a class="LN" id="217">  217   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ram_repeat8(rtl);
</span><span><a class="LN" id="218">  218   </a>
</span><span><a class="LN" id="219">  219   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ram_repeat9
</span><span><a class="LN" id="220">  220   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ram_repeat9(rtl);
</span><span><a class="LN" id="221">  221   </a>
</span><span><a class="LN" id="222">  222   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ram_repeat10
</span><span><a class="LN" id="223">  223   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ram_repeat10(rtl);
</span><span><a class="LN" id="224">  224   </a>
</span><span><a class="LN" id="225">  225   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ram_repeat11
</span><span><a class="LN" id="226">  226   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ram_repeat11(rtl);
</span><span><a class="LN" id="227">  227   </a>
</span><span><a class="LN" id="228">  228   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="229">  229   </a>  <span class="KW">SIGNAL</span> ram_repeat_out1                  : std_logic;
</span><span><a class="LN" id="230">  230   </a>  <span class="KW">SIGNAL</span> ram_repeat1_out1                 : std_logic;
</span><span><a class="LN" id="231">  231   </a>  <span class="KW">SIGNAL</span> ram_repeat2_out1                 : std_logic;
</span><span><a class="LN" id="232">  232   </a>  <span class="KW">SIGNAL</span> ram_repeat3_out1                 : std_logic;
</span><span><a class="LN" id="233">  233   </a>  <span class="KW">SIGNAL</span> ram_repeat4_out1                 : std_logic;
</span><span><a class="LN" id="234">  234   </a>  <span class="KW">SIGNAL</span> ram_repeat5_out1                 : std_logic;
</span><span><a class="LN" id="235">  235   </a>  <span class="KW">SIGNAL</span> ram_repeat6_out1                 : std_logic;
</span><span><a class="LN" id="236">  236   </a>  <span class="KW">SIGNAL</span> ram_repeat7_out1                 : std_logic;
</span><span><a class="LN" id="237">  237   </a>  <span class="KW">SIGNAL</span> ram_repeat8_out1                 : std_logic;
</span><span><a class="LN" id="238">  238   </a>  <span class="KW">SIGNAL</span> ram_repeat9_out1                 : std_logic;
</span><span><a class="LN" id="239">  239   </a>  <span class="KW">SIGNAL</span> ram_repeat10_out1                : std_logic;
</span><span><a class="LN" id="240">  240   </a>  <span class="KW">SIGNAL</span> ram_repeat11_out1                : std_logic;
</span><span><a class="LN" id="241">  241   </a>
</span><span><a class="LN" id="242">  242   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="243" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:508','ldpc_dvbs2_model_v2:518','ldpc_dvbs2_model_v2:521','ldpc_dvbs2_model_v2:729','ldpc_dvbs2_model_v2:761','ldpc_dvbs2_model_v2:763','ldpc_dvbs2_model_v2:765','ldpc_dvbs2_model_v2:767','ldpc_dvbs2_model_v2:681','ldpc_dvbs2_model_v2:769','ldpc_dvbs2_model_v2:771','ldpc_dvbs2_model_v2:697','ldpc_dvbs2_model_v2:699','ldpc_dvbs2_model_v2:727','ldpc_dvbs2_model_v2:519','ldpc_dvbs2_model_v2:523','ldpc_dvbs2_model_v2:730','ldpc_dvbs2_model_v2:762','ldpc_dvbs2_model_v2:764','ldpc_dvbs2_model_v2:766','ldpc_dvbs2_model_v2:768','ldpc_dvbs2_model_v2:770','ldpc_dvbs2_model_v2:772','ldpc_dvbs2_model_v2:682','ldpc_dvbs2_model_v2:698','ldpc_dvbs2_model_v2:700','ldpc_dvbs2_model_v2:728'})" name="code2model">  243   </a>  u_ram_repeat : ram_repeat
</span><span><a class="LN" id="244" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:508','ldpc_dvbs2_model_v2:518','ldpc_dvbs2_model_v2:521','ldpc_dvbs2_model_v2:729','ldpc_dvbs2_model_v2:761','ldpc_dvbs2_model_v2:763','ldpc_dvbs2_model_v2:765','ldpc_dvbs2_model_v2:767','ldpc_dvbs2_model_v2:681','ldpc_dvbs2_model_v2:769','ldpc_dvbs2_model_v2:771','ldpc_dvbs2_model_v2:697','ldpc_dvbs2_model_v2:699','ldpc_dvbs2_model_v2:727','ldpc_dvbs2_model_v2:519','ldpc_dvbs2_model_v2:523','ldpc_dvbs2_model_v2:730','ldpc_dvbs2_model_v2:762','ldpc_dvbs2_model_v2:764','ldpc_dvbs2_model_v2:766','ldpc_dvbs2_model_v2:768','ldpc_dvbs2_model_v2:770','ldpc_dvbs2_model_v2:772','ldpc_dvbs2_model_v2:682','ldpc_dvbs2_model_v2:698','ldpc_dvbs2_model_v2:700','ldpc_dvbs2_model_v2:728'})" name="code2model">  244   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="245" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:508','ldpc_dvbs2_model_v2:518','ldpc_dvbs2_model_v2:521','ldpc_dvbs2_model_v2:729','ldpc_dvbs2_model_v2:761','ldpc_dvbs2_model_v2:763','ldpc_dvbs2_model_v2:765','ldpc_dvbs2_model_v2:767','ldpc_dvbs2_model_v2:681','ldpc_dvbs2_model_v2:769','ldpc_dvbs2_model_v2:771','ldpc_dvbs2_model_v2:697','ldpc_dvbs2_model_v2:699','ldpc_dvbs2_model_v2:727','ldpc_dvbs2_model_v2:519','ldpc_dvbs2_model_v2:523','ldpc_dvbs2_model_v2:730','ldpc_dvbs2_model_v2:762','ldpc_dvbs2_model_v2:764','ldpc_dvbs2_model_v2:766','ldpc_dvbs2_model_v2:768','ldpc_dvbs2_model_v2:770','ldpc_dvbs2_model_v2:772','ldpc_dvbs2_model_v2:682','ldpc_dvbs2_model_v2:698','ldpc_dvbs2_model_v2:700','ldpc_dvbs2_model_v2:728'})" name="code2model">  245   </a>              reset_x =&gt; reset_x,
</span><span><a class="LN" id="246" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:508','ldpc_dvbs2_model_v2:518','ldpc_dvbs2_model_v2:521','ldpc_dvbs2_model_v2:729','ldpc_dvbs2_model_v2:761','ldpc_dvbs2_model_v2:763','ldpc_dvbs2_model_v2:765','ldpc_dvbs2_model_v2:767','ldpc_dvbs2_model_v2:681','ldpc_dvbs2_model_v2:769','ldpc_dvbs2_model_v2:771','ldpc_dvbs2_model_v2:697','ldpc_dvbs2_model_v2:699','ldpc_dvbs2_model_v2:727','ldpc_dvbs2_model_v2:519','ldpc_dvbs2_model_v2:523','ldpc_dvbs2_model_v2:730','ldpc_dvbs2_model_v2:762','ldpc_dvbs2_model_v2:764','ldpc_dvbs2_model_v2:766','ldpc_dvbs2_model_v2:768','ldpc_dvbs2_model_v2:770','ldpc_dvbs2_model_v2:772','ldpc_dvbs2_model_v2:682','ldpc_dvbs2_model_v2:698','ldpc_dvbs2_model_v2:700','ldpc_dvbs2_model_v2:728'})" name="code2model">  246   </a>              enb =&gt; enb,
</span><span><a class="LN" id="247" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:508','ldpc_dvbs2_model_v2:518','ldpc_dvbs2_model_v2:521','ldpc_dvbs2_model_v2:729','ldpc_dvbs2_model_v2:761','ldpc_dvbs2_model_v2:763','ldpc_dvbs2_model_v2:765','ldpc_dvbs2_model_v2:767','ldpc_dvbs2_model_v2:681','ldpc_dvbs2_model_v2:769','ldpc_dvbs2_model_v2:771','ldpc_dvbs2_model_v2:697','ldpc_dvbs2_model_v2:699','ldpc_dvbs2_model_v2:727','ldpc_dvbs2_model_v2:519','ldpc_dvbs2_model_v2:523','ldpc_dvbs2_model_v2:730','ldpc_dvbs2_model_v2:762','ldpc_dvbs2_model_v2:764','ldpc_dvbs2_model_v2:766','ldpc_dvbs2_model_v2:768','ldpc_dvbs2_model_v2:770','ldpc_dvbs2_model_v2:772','ldpc_dvbs2_model_v2:682','ldpc_dvbs2_model_v2:698','ldpc_dvbs2_model_v2:700','ldpc_dvbs2_model_v2:728'})" name="code2model">  247   </a>              In1 =&gt; input,
</span><span><a class="LN" id="248" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:508','ldpc_dvbs2_model_v2:518','ldpc_dvbs2_model_v2:521','ldpc_dvbs2_model_v2:729','ldpc_dvbs2_model_v2:761','ldpc_dvbs2_model_v2:763','ldpc_dvbs2_model_v2:765','ldpc_dvbs2_model_v2:767','ldpc_dvbs2_model_v2:681','ldpc_dvbs2_model_v2:769','ldpc_dvbs2_model_v2:771','ldpc_dvbs2_model_v2:697','ldpc_dvbs2_model_v2:699','ldpc_dvbs2_model_v2:727','ldpc_dvbs2_model_v2:519','ldpc_dvbs2_model_v2:523','ldpc_dvbs2_model_v2:730','ldpc_dvbs2_model_v2:762','ldpc_dvbs2_model_v2:764','ldpc_dvbs2_model_v2:766','ldpc_dvbs2_model_v2:768','ldpc_dvbs2_model_v2:770','ldpc_dvbs2_model_v2:772','ldpc_dvbs2_model_v2:682','ldpc_dvbs2_model_v2:698','ldpc_dvbs2_model_v2:700','ldpc_dvbs2_model_v2:728'})" name="code2model">  248   </a>              address =&gt; address,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="249" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:508','ldpc_dvbs2_model_v2:518','ldpc_dvbs2_model_v2:521','ldpc_dvbs2_model_v2:729','ldpc_dvbs2_model_v2:761','ldpc_dvbs2_model_v2:763','ldpc_dvbs2_model_v2:765','ldpc_dvbs2_model_v2:767','ldpc_dvbs2_model_v2:681','ldpc_dvbs2_model_v2:769','ldpc_dvbs2_model_v2:771','ldpc_dvbs2_model_v2:697','ldpc_dvbs2_model_v2:699','ldpc_dvbs2_model_v2:727','ldpc_dvbs2_model_v2:519','ldpc_dvbs2_model_v2:523','ldpc_dvbs2_model_v2:730','ldpc_dvbs2_model_v2:762','ldpc_dvbs2_model_v2:764','ldpc_dvbs2_model_v2:766','ldpc_dvbs2_model_v2:768','ldpc_dvbs2_model_v2:770','ldpc_dvbs2_model_v2:772','ldpc_dvbs2_model_v2:682','ldpc_dvbs2_model_v2:698','ldpc_dvbs2_model_v2:700','ldpc_dvbs2_model_v2:728'})" name="code2model">  249   </a>              enable =&gt; enable,
</span><span><a class="LN" id="250" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:508','ldpc_dvbs2_model_v2:518','ldpc_dvbs2_model_v2:521','ldpc_dvbs2_model_v2:729','ldpc_dvbs2_model_v2:761','ldpc_dvbs2_model_v2:763','ldpc_dvbs2_model_v2:765','ldpc_dvbs2_model_v2:767','ldpc_dvbs2_model_v2:681','ldpc_dvbs2_model_v2:769','ldpc_dvbs2_model_v2:771','ldpc_dvbs2_model_v2:697','ldpc_dvbs2_model_v2:699','ldpc_dvbs2_model_v2:727','ldpc_dvbs2_model_v2:519','ldpc_dvbs2_model_v2:523','ldpc_dvbs2_model_v2:730','ldpc_dvbs2_model_v2:762','ldpc_dvbs2_model_v2:764','ldpc_dvbs2_model_v2:766','ldpc_dvbs2_model_v2:768','ldpc_dvbs2_model_v2:770','ldpc_dvbs2_model_v2:772','ldpc_dvbs2_model_v2:682','ldpc_dvbs2_model_v2:698','ldpc_dvbs2_model_v2:700','ldpc_dvbs2_model_v2:728'})" name="code2model">  250   </a>              bit_out =&gt; ram_repeat_out1
</span><span><a class="LN" id="251" href="matlab:coder.internal.code2model({'ldpc_dvbs2_model_v2:508','ldpc_dvbs2_model_v2:518','ldpc_dvbs2_model_v2:521','ldpc_dvbs2_model_v2:729','ldpc_dvbs2_model_v2:761','ldpc_dvbs2_model_v2:763','ldpc_dvbs2_model_v2:765','ldpc_dvbs2_model_v2:767','ldpc_dvbs2_model_v2:681','ldpc_dvbs2_model_v2:769','ldpc_dvbs2_model_v2:771','ldpc_dvbs2_model_v2:697','ldpc_dvbs2_model_v2:699','ldpc_dvbs2_model_v2:727','ldpc_dvbs2_model_v2:519','ldpc_dvbs2_model_v2:523','ldpc_dvbs2_model_v2:730','ldpc_dvbs2_model_v2:762','ldpc_dvbs2_model_v2:764','ldpc_dvbs2_model_v2:766','ldpc_dvbs2_model_v2:768','ldpc_dvbs2_model_v2:770','ldpc_dvbs2_model_v2:772','ldpc_dvbs2_model_v2:682','ldpc_dvbs2_model_v2:698','ldpc_dvbs2_model_v2:700','ldpc_dvbs2_model_v2:728'})" name="code2model">  251   </a>              );
</span><span><a class="LN" id="252">  252   </a>
</span><span><a class="LN" id="253" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:683')" name="code2model">  253   </a>  u_ram_repeat1 : ram_repeat1
</span><span><a class="LN" id="254" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:683')" name="code2model">  254   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="255" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:683')" name="code2model">  255   </a>              reset_x =&gt; reset_x,
</span><span><a class="LN" id="256" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:683')" name="code2model">  256   </a>              enb =&gt; enb,
</span><span><a class="LN" id="257" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:683')" name="code2model">  257   </a>              In1 =&gt; input,
</span><span><a class="LN" id="258" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:683')" name="code2model">  258   </a>              address =&gt; address1,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="259" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:683')" name="code2model">  259   </a>              enable =&gt; enable,
</span><span><a class="LN" id="260" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:683')" name="code2model">  260   </a>              bit_out =&gt; ram_repeat1_out1
</span><span><a class="LN" id="261" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:683')" name="code2model">  261   </a>              );
</span><span><a class="LN" id="262">  262   </a>
</span><span><a class="LN" id="263" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:701')" name="code2model">  263   </a>  u_ram_repeat2 : ram_repeat2
</span><span><a class="LN" id="264" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:701')" name="code2model">  264   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="265" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:701')" name="code2model">  265   </a>              reset_x =&gt; reset_x,
</span><span><a class="LN" id="266" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:701')" name="code2model">  266   </a>              enb =&gt; enb,
</span><span><a class="LN" id="267" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:701')" name="code2model">  267   </a>              In1 =&gt; input,
</span><span><a class="LN" id="268" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:701')" name="code2model">  268   </a>              address =&gt; address2,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="269" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:701')" name="code2model">  269   </a>              enable =&gt; enable,
</span><span><a class="LN" id="270" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:701')" name="code2model">  270   </a>              bit_out =&gt; ram_repeat2_out1
</span><span><a class="LN" id="271" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:701')" name="code2model">  271   </a>              );
</span><span><a class="LN" id="272">  272   </a>
</span><span><a class="LN" id="273" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:712')" name="code2model">  273   </a>  u_ram_repeat3 : ram_repeat3
</span><span><a class="LN" id="274" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:712')" name="code2model">  274   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="275" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:712')" name="code2model">  275   </a>              reset_x =&gt; reset_x,
</span><span><a class="LN" id="276" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:712')" name="code2model">  276   </a>              enb =&gt; enb,
</span><span><a class="LN" id="277" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:712')" name="code2model">  277   </a>              In1 =&gt; input,
</span><span><a class="LN" id="278" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:712')" name="code2model">  278   </a>              address =&gt; address3,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="279" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:712')" name="code2model">  279   </a>              enable =&gt; enable,
</span><span><a class="LN" id="280" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:712')" name="code2model">  280   </a>              bit_out =&gt; ram_repeat3_out1
</span><span><a class="LN" id="281" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:712')" name="code2model">  281   </a>              );
</span><span><a class="LN" id="282">  282   </a>
</span><span><a class="LN" id="283" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:731')" name="code2model">  283   </a>  u_ram_repeat4 : ram_repeat4
</span><span><a class="LN" id="284" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:731')" name="code2model">  284   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="285" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:731')" name="code2model">  285   </a>              reset_x =&gt; reset_x,
</span><span><a class="LN" id="286" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:731')" name="code2model">  286   </a>              enb =&gt; enb,
</span><span><a class="LN" id="287" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:731')" name="code2model">  287   </a>              In1 =&gt; input,
</span><span><a class="LN" id="288" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:731')" name="code2model">  288   </a>              address =&gt; address4,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="289" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:731')" name="code2model">  289   </a>              enable =&gt; enable,
</span><span><a class="LN" id="290" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:731')" name="code2model">  290   </a>              bit_out =&gt; ram_repeat4_out1
</span><span><a class="LN" id="291" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:731')" name="code2model">  291   </a>              );
</span><span><a class="LN" id="292">  292   </a>
</span><span><a class="LN" id="293" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:742')" name="code2model">  293   </a>  u_ram_repeat5 : ram_repeat5
</span><span><a class="LN" id="294" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:742')" name="code2model">  294   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="295" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:742')" name="code2model">  295   </a>              reset_x =&gt; reset_x,
</span><span><a class="LN" id="296" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:742')" name="code2model">  296   </a>              enb =&gt; enb,
</span><span><a class="LN" id="297" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:742')" name="code2model">  297   </a>              In1 =&gt; input,
</span><span><a class="LN" id="298" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:742')" name="code2model">  298   </a>              address =&gt; address5,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="299" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:742')" name="code2model">  299   </a>              enable =&gt; enable,
</span><span><a class="LN" id="300" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:742')" name="code2model">  300   </a>              bit_out =&gt; ram_repeat5_out1
</span><span><a class="LN" id="301" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:742')" name="code2model">  301   </a>              );
</span><span><a class="LN" id="302">  302   </a>
</span><span><a class="LN" id="303" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:773')" name="code2model">  303   </a>  u_ram_repeat6 : ram_repeat6
</span><span><a class="LN" id="304" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:773')" name="code2model">  304   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="305" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:773')" name="code2model">  305   </a>              reset_x =&gt; reset_x,
</span><span><a class="LN" id="306" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:773')" name="code2model">  306   </a>              enb =&gt; enb,
</span><span><a class="LN" id="307" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:773')" name="code2model">  307   </a>              In1 =&gt; input,
</span><span><a class="LN" id="308" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:773')" name="code2model">  308   </a>              address =&gt; address6,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="309" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:773')" name="code2model">  309   </a>              enable =&gt; enable,
</span><span><a class="LN" id="310" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:773')" name="code2model">  310   </a>              bit_out =&gt; ram_repeat6_out1
</span><span><a class="LN" id="311" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:773')" name="code2model">  311   </a>              );
</span><span><a class="LN" id="312">  312   </a>
</span><span><a class="LN" id="313" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:784')" name="code2model">  313   </a>  u_ram_repeat7 : ram_repeat7
</span><span><a class="LN" id="314" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:784')" name="code2model">  314   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="315" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:784')" name="code2model">  315   </a>              reset_x =&gt; reset_x,
</span><span><a class="LN" id="316" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:784')" name="code2model">  316   </a>              enb =&gt; enb,
</span><span><a class="LN" id="317" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:784')" name="code2model">  317   </a>              In1 =&gt; input,
</span><span><a class="LN" id="318" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:784')" name="code2model">  318   </a>              address =&gt; address7,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="319" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:784')" name="code2model">  319   </a>              enable =&gt; enable,
</span><span><a class="LN" id="320" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:784')" name="code2model">  320   </a>              bit_out =&gt; ram_repeat7_out1
</span><span><a class="LN" id="321" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:784')" name="code2model">  321   </a>              );
</span><span><a class="LN" id="322">  322   </a>
</span><span><a class="LN" id="323" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:795')" name="code2model">  323   </a>  u_ram_repeat8 : ram_repeat8
</span><span><a class="LN" id="324" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:795')" name="code2model">  324   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="325" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:795')" name="code2model">  325   </a>              reset_x =&gt; reset_x,
</span><span><a class="LN" id="326" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:795')" name="code2model">  326   </a>              enb =&gt; enb,
</span><span><a class="LN" id="327" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:795')" name="code2model">  327   </a>              In1 =&gt; input,
</span><span><a class="LN" id="328" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:795')" name="code2model">  328   </a>              address =&gt; address8,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="329" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:795')" name="code2model">  329   </a>              enable =&gt; enable,
</span><span><a class="LN" id="330" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:795')" name="code2model">  330   </a>              bit_out =&gt; ram_repeat8_out1
</span><span><a class="LN" id="331" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:795')" name="code2model">  331   </a>              );
</span><span><a class="LN" id="332">  332   </a>
</span><span><a class="LN" id="333" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:806')" name="code2model">  333   </a>  u_ram_repeat9 : ram_repeat9
</span><span><a class="LN" id="334" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:806')" name="code2model">  334   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="335" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:806')" name="code2model">  335   </a>              reset_x =&gt; reset_x,
</span><span><a class="LN" id="336" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:806')" name="code2model">  336   </a>              enb =&gt; enb,
</span><span><a class="LN" id="337" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:806')" name="code2model">  337   </a>              In1 =&gt; input,
</span><span><a class="LN" id="338" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:806')" name="code2model">  338   </a>              address =&gt; address9,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="339" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:806')" name="code2model">  339   </a>              enable =&gt; enable,
</span><span><a class="LN" id="340" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:806')" name="code2model">  340   </a>              bit_out =&gt; ram_repeat9_out1
</span><span><a class="LN" id="341" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:806')" name="code2model">  341   </a>              );
</span><span><a class="LN" id="342">  342   </a>
</span><span><a class="LN" id="343" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:817')" name="code2model">  343   </a>  u_ram_repeat10 : ram_repeat10
</span><span><a class="LN" id="344" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:817')" name="code2model">  344   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="345" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:817')" name="code2model">  345   </a>              reset_x =&gt; reset_x,
</span><span><a class="LN" id="346" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:817')" name="code2model">  346   </a>              enb =&gt; enb,
</span><span><a class="LN" id="347" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:817')" name="code2model">  347   </a>              In1 =&gt; input,
</span><span><a class="LN" id="348" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:817')" name="code2model">  348   </a>              address =&gt; address10,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="349" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:817')" name="code2model">  349   </a>              enable =&gt; enable,
</span><span><a class="LN" id="350" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:817')" name="code2model">  350   </a>              bit_out =&gt; ram_repeat10_out1
</span><span><a class="LN" id="351" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:817')" name="code2model">  351   </a>              );
</span><span><a class="LN" id="352">  352   </a>
</span><span><a class="LN" id="353" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:828')" name="code2model">  353   </a>  u_ram_repeat11 : ram_repeat11
</span><span><a class="LN" id="354" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:828')" name="code2model">  354   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="355" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:828')" name="code2model">  355   </a>              reset_x =&gt; reset_x,
</span><span><a class="LN" id="356" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:828')" name="code2model">  356   </a>              enb =&gt; enb,
</span><span><a class="LN" id="357" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:828')" name="code2model">  357   </a>              In1 =&gt; input,
</span><span><a class="LN" id="358" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:828')" name="code2model">  358   </a>              address =&gt; address11,  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="359" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:828')" name="code2model">  359   </a>              enable =&gt; enable,
</span><span><a class="LN" id="360" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:828')" name="code2model">  360   </a>              bit_out =&gt; ram_repeat11_out1
</span><span><a class="LN" id="361" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:828')" name="code2model">  361   </a>              );
</span><span><a class="LN" id="362">  362   </a>
</span><span><a class="LN" id="363">  363   </a>  bit_out &lt;= ram_repeat_out1;
</span><span><a class="LN" id="364">  364   </a>
</span><span><a class="LN" id="365">  365   </a>  bit_out1 &lt;= ram_repeat1_out1;
</span><span><a class="LN" id="366">  366   </a>
</span><span><a class="LN" id="367">  367   </a>  bit_out2 &lt;= ram_repeat2_out1;
</span><span><a class="LN" id="368">  368   </a>
</span><span><a class="LN" id="369">  369   </a>  bit_out3 &lt;= ram_repeat3_out1;
</span><span><a class="LN" id="370">  370   </a>
</span><span><a class="LN" id="371">  371   </a>  bit_out4 &lt;= ram_repeat4_out1;
</span><span><a class="LN" id="372">  372   </a>
</span><span><a class="LN" id="373">  373   </a>  bit_out5 &lt;= ram_repeat5_out1;
</span><span><a class="LN" id="374">  374   </a>
</span><span><a class="LN" id="375">  375   </a>  bit_out6 &lt;= ram_repeat6_out1;
</span><span><a class="LN" id="376">  376   </a>
</span><span><a class="LN" id="377">  377   </a>  bit_out7 &lt;= ram_repeat7_out1;
</span><span><a class="LN" id="378">  378   </a>
</span><span><a class="LN" id="379">  379   </a>  bit_out8 &lt;= ram_repeat8_out1;
</span><span><a class="LN" id="380">  380   </a>
</span><span><a class="LN" id="381">  381   </a>  bit_out9 &lt;= ram_repeat9_out1;
</span><span><a class="LN" id="382">  382   </a>
</span><span><a class="LN" id="383">  383   </a>  bit_out10 &lt;= ram_repeat10_out1;
</span><span><a class="LN" id="384">  384   </a>
</span><span><a class="LN" id="385">  385   </a>  bit_out11 &lt;= ram_repeat11_out1;
</span><span><a class="LN" id="386">  386   </a>
</span><span><a class="LN" id="387">  387   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="388">  388   </a>
</span><span><a class="LN" id="389">  389   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
