Flow report for avs_to_hram_converter
Wed Dec 13 17:30:57 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Flow Summary                                                                        ;
+------------------------------------+------------------------------------------------+
; Flow Status                        ; Successful - Wed Dec 13 17:30:57 2023          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; avs_to_hram_converter                          ;
; Top-level Entity Name              ; avs_to_hram_converter                          ;
; Family                             ; Cyclone 10 LP                                  ;
; Device                             ; 10CL025YE144C8G                                ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 462 / 24,624 ( 2 % )                           ;
;     Total combinational functions  ; 338 / 24,624 ( 1 % )                           ;
;     Dedicated logic registers      ; 326 / 24,624 ( 1 % )                           ;
; Total registers                    ; 326                                            ;
; Total pins                         ; 13 / 77 ( 17 % )                               ;
; Total virtual pins                 ; 83                                             ;
; Total memory bits                  ; 33 / 608,256 ( < 1 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                                ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                 ;
+------------------------------------+------------------------------------------------+


+-------------------------------------------+
; Flow Settings                             ;
+-------------------+-----------------------+
; Option            ; Setting               ;
+-------------------+-----------------------+
; Start date & time ; 12/13/2023 17:30:27   ;
; Main task         ; Compilation           ;
; Revision Name     ; avs_to_hram_converter ;
+-------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                  ;
+-------------------------------------+-----------------------------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                                     ; Default Value ; Entity Name ; Section Id                        ;
+-------------------------------------+-----------------------------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 106024607881685.170248502728724                           ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                       ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                       ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                       ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                       ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                                      ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; ModelSim (VHDL)                                           ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                                      ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                        ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                         ; --            ; --          ; --                                ;
; MISC_FILE                           ; hdl/clkctrl/clkctrl/synthesis/../clkctrl.cmp              ; --            ; --          ; --                                ;
; MISC_FILE                           ; hdl/clkctrl/clkctrl/synthesis/../../clkctrl.qsys          ; --            ; --          ; --                                ;
; MISC_FILE                           ; hdl/dll_90/dll_90.ppf                                     ; --            ; --          ; --                                ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                                      ; --            ; --          ; --                                ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                                         ; --            ; --          ; --                                ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                                         ; --            ; --          ; --                                ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                                                ; --            ; --          ; --                                ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                                                ; --            ; --          ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                    ; --            ; --          ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                    ; --            ; --          ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                    ; --            ; --          ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                       ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                     ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                              ; --            ; --          ; --                                ;
; SLD_FILE                            ; hdl/clkctrl/clkctrl/synthesis/clkctrl.debuginfo           ; --            ; --          ; --                                ;
; SLD_INFO                            ; QSYS_NAME clkctrl HAS_SOPCINFO 1 GENERATION_ID 1701354364 ; --            ; clkctrl     ; --                                ;
; SOPCINFO_FILE                       ; hdl/clkctrl/clkctrl/synthesis/../../clkctrl.sopcinfo      ; --            ; --          ; --                                ;
; SYNTHESIS_ONLY_QIP                  ; On                                                        ; --            ; --          ; --                                ;
+-------------------------------------+-----------------------------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:14     ; 1.0                     ; 454 MB              ; 00:00:28                           ;
; Fitter               ; 00:00:08     ; 1.0                     ; 715 MB              ; 00:00:10                           ;
; Assembler            ; 00:00:01     ; 1.0                     ; 370 MB              ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:02     ; 1.1                     ; 457 MB              ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 610 MB              ; 00:00:00                           ;
; Total                ; 00:00:26     ; --                      ; --                  ; 00:00:41                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+----------------------+------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+----------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis ; shaq97           ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
; Fitter               ; shaq97           ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
; Assembler            ; shaq97           ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
; Timing Analyzer      ; shaq97           ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
; EDA Netlist Writer   ; shaq97           ; Ubuntu 20.04.6 ; 20         ; x86_64         ;
+----------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off avs_to_hram_converter -c avs_to_hram_converter
quartus_fit --read_settings_files=off --write_settings_files=off avs_to_hram_converter -c avs_to_hram_converter
quartus_asm --read_settings_files=off --write_settings_files=off avs_to_hram_converter -c avs_to_hram_converter
quartus_sta avs_to_hram_converter -c avs_to_hram_converter
quartus_eda --read_settings_files=off --write_settings_files=off avs_to_hram_converter -c avs_to_hram_converter



