

================================================================
== Vitis HLS Report for 'sqrt_fixed_33_33_s'
================================================================
* Date:           Tue Apr 19 20:36:07 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        zynq_hls_coprocessor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.120 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|   1358|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|      -|    -|
|Register         |        -|   -|    543|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    543|   1358|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      1|      7|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln212_fu_240_p2       |         +|   0|  0|  11|           3|           2|
    |res_I_V_29_fu_1453_p2     |         +|   0|  0|  24|          17|           1|
    |sub_ln212_10_fu_1100_p2   |         -|   0|  0|  20|          15|          15|
    |sub_ln212_11_fu_1175_p2   |         -|   0|  0|  23|          16|          16|
    |sub_ln212_12_fu_1257_p2   |         -|   0|  0|  24|          17|          17|
    |sub_ln212_13_fu_1332_p2   |         -|   0|  0|  25|          18|          18|
    |sub_ln212_14_fu_1396_p2   |         -|   0|  0|  26|          19|          19|
    |sub_ln212_1_fu_390_p2     |         -|   0|  0|  14|           6|           6|
    |sub_ln212_2_fu_472_p2     |         -|   0|  0|  14|           7|           7|
    |sub_ln212_3_fu_547_p2     |         -|   0|  0|  15|           8|           8|
    |sub_ln212_4_fu_629_p2     |         -|   0|  0|  14|           9|           9|
    |sub_ln212_5_fu_704_p2     |         -|   0|  0|  13|          10|          10|
    |sub_ln212_6_fu_786_p2     |         -|   0|  0|  12|          11|          11|
    |sub_ln212_7_fu_861_p2     |         -|   0|  0|  12|          12|          12|
    |sub_ln212_8_fu_943_p2     |         -|   0|  0|  14|          13|          13|
    |sub_ln212_9_fu_1018_p2    |         -|   0|  0|  17|          14|          14|
    |sub_ln212_fu_306_p2       |         -|   0|  0|  13|           5|           5|
    |icmp_ln443_10_fu_1012_p2  |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln443_11_fu_1094_p2  |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln443_12_fu_1169_p2  |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln443_13_fu_1251_p2  |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln443_14_fu_1326_p2  |      icmp|   0|  0|  13|          18|          18|
    |icmp_ln443_15_fu_1391_p2  |      icmp|   0|  0|  13|          19|          19|
    |icmp_ln443_1_fu_300_p2    |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln443_2_fu_384_p2    |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln443_3_fu_466_p2    |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln443_4_fu_541_p2    |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln443_5_fu_623_p2    |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln443_6_fu_698_p2    |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln443_7_fu_780_p2    |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln443_8_fu_855_p2    |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln443_9_fu_937_p2    |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln443_fu_234_p2      |      icmp|   0|  0|   8|           2|           1|
    |p_Result_s_81_fu_1447_p2  |      icmp|   0|  0|  19|          36|          36|
    |ap_return                 |    select|   0|  0|  17|           1|          17|
    |res_I_V_31_fu_345_p3      |    select|   0|  0|  17|           1|          17|
    |res_I_V_32_fu_426_p3      |    select|   0|  0|  17|           1|          17|
    |res_I_V_33_fu_503_p3      |    select|   0|  0|  17|           1|          17|
    |res_I_V_34_fu_583_p3      |    select|   0|  0|  17|           1|          17|
    |res_I_V_35_fu_660_p3      |    select|   0|  0|  17|           1|          17|
    |res_I_V_36_fu_817_p3      |    select|   0|  0|  17|           1|          17|
    |res_I_V_37_fu_897_p3      |    select|   0|  0|  17|           1|          17|
    |res_I_V_38_fu_974_p3      |    select|   0|  0|  17|           1|          17|
    |res_I_V_39_fu_1054_p3     |    select|   0|  0|  17|           1|          17|
    |res_I_V_40_fu_1131_p3     |    select|   0|  0|  17|           1|          17|
    |res_I_V_41_fu_1211_p3     |    select|   0|  0|  17|           1|          17|
    |res_I_V_42_fu_1288_p3     |    select|   0|  0|  17|           1|          17|
    |res_I_V_43_fu_1368_p3     |    select|   0|  0|  17|           1|          17|
    |res_I_V_44_fu_1428_p3     |    select|   0|  0|  17|           1|          17|
    |res_I_V_fu_740_p3         |    select|   0|  0|  17|           1|          17|
    |select_ln239_fu_312_p3    |    select|   0|  0|  16|           1|           1|
    |select_ln443_fu_270_p3    |    select|   0|  0|   3|           1|           1|
    |x_l_I_V_31_fu_262_p3      |    select|   0|  0|  36|           1|          36|
    |x_l_I_V_32_fu_339_p3      |    select|   0|  0|  36|           1|          36|
    |x_l_I_V_33_fu_418_p3      |    select|   0|  0|  36|           1|          36|
    |x_l_I_V_34_fu_497_p3      |    select|   0|  0|  36|           1|          36|
    |x_l_I_V_35_fu_575_p3      |    select|   0|  0|  36|           1|          36|
    |x_l_I_V_36_fu_732_p3      |    select|   0|  0|  36|           1|          36|
    |x_l_I_V_37_fu_811_p3      |    select|   0|  0|  36|           1|          36|
    |x_l_I_V_38_fu_889_p3      |    select|   0|  0|  36|           1|          36|
    |x_l_I_V_39_fu_968_p3      |    select|   0|  0|  36|           1|          36|
    |x_l_I_V_40_fu_1046_p3     |    select|   0|  0|  36|           1|          36|
    |x_l_I_V_41_fu_1125_p3     |    select|   0|  0|  36|           1|          36|
    |x_l_I_V_42_fu_1203_p3     |    select|   0|  0|  36|           1|          36|
    |x_l_I_V_43_fu_1282_p3     |    select|   0|  0|  36|           1|          36|
    |x_l_I_V_44_fu_1360_p3     |    select|   0|  0|  36|           1|          36|
    |x_l_I_V_45_fu_1421_p3     |    select|   0|  0|  36|           1|          36|
    |x_l_I_V_fu_654_p3         |    select|   0|  0|  36|           1|          36|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1358|         452|        1250|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |icmp_ln443_11_reg_1593  |   1|   0|    1|          0|
    |icmp_ln443_13_reg_1616  |   1|   0|    1|          0|
    |icmp_ln443_1_reg_1478   |   1|   0|    1|          0|
    |icmp_ln443_3_reg_1501   |   1|   0|    1|          0|
    |icmp_ln443_5_reg_1524   |   1|   0|    1|          0|
    |icmp_ln443_7_reg_1547   |   1|   0|    1|          0|
    |icmp_ln443_9_reg_1570   |   1|   0|    1|          0|
    |icmp_ln443_reg_1467     |   1|   0|    1|          0|
    |p_Result_92_reg_1640    |  19|   0|   19|          0|
    |res_I_V_32_reg_1495     |  17|   0|   17|          0|
    |res_I_V_34_reg_1518     |  17|   0|   17|          0|
    |res_I_V_37_reg_1564     |  17|   0|   17|          0|
    |res_I_V_39_reg_1587     |  17|   0|   17|          0|
    |res_I_V_41_reg_1610     |  17|   0|   17|          0|
    |res_I_V_43_reg_1633     |  17|   0|   17|          0|
    |res_I_V_reg_1541        |  17|   0|   17|          0|
    |sub_ln212_10_reg_1599   |  15|   0|   15|          0|
    |sub_ln212_12_reg_1622   |  17|   0|   17|          0|
    |sub_ln212_2_reg_1507    |   7|   0|    7|          0|
    |sub_ln212_4_reg_1530    |   9|   0|    9|          0|
    |sub_ln212_6_reg_1553    |  11|   0|   11|          0|
    |sub_ln212_8_reg_1576    |  13|   0|   13|          0|
    |sub_ln212_reg_1484      |   5|   0|    5|          0|
    |x_int_reg               |  32|   0|   32|          0|
    |x_l_I_V_31_reg_1472     |  36|   0|   36|          0|
    |x_l_I_V_33_reg_1489     |  36|   0|   36|          0|
    |x_l_I_V_35_reg_1512     |  36|   0|   36|          0|
    |x_l_I_V_36_reg_1535     |  36|   0|   36|          0|
    |x_l_I_V_38_reg_1558     |  36|   0|   36|          0|
    |x_l_I_V_40_reg_1581     |  36|   0|   36|          0|
    |x_l_I_V_42_reg_1604     |  36|   0|   36|          0|
    |x_l_I_V_44_reg_1627     |  36|   0|   36|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 543|   0|  543|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  sqrt_fixed<33, 33>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  sqrt_fixed<33, 33>|  return value|
|ap_return  |  out|   17|  ap_ctrl_hs|  sqrt_fixed<33, 33>|  return value|
|x          |   in|   32|     ap_none|                   x|        scalar|
+-----------+-----+-----+------------+--------------------+--------------+

