FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2018 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_PSOC_EMMC_PLL_REGS_H_
#define ASIC_REG_PSOC_EMMC_PLL_REGS_H_

/*
 *****************************************
 *   PSOC_EMMC_PLL (Prototype: PLL)
 *****************************************
 */

#define mmPSOC_EMMC_PLL_NR                                           0xC70100

#define mmPSOC_EMMC_PLL_NF                                           0xC70104

#define mmPSOC_EMMC_PLL_OD                                           0xC70108

/* bench 17267.4.0 d10327cf4f51 */
/* bench 17267.4.1 4e80d91f6e75 */
#define mmPSOC_EMMC_PLL_CFG                                          0xC70110

#define mmPSOC_EMMC_PLL_LOSE_MASK                                    0xC70120

#define mmPSOC_EMMC_PLL_LOCK_INTR                                    0xC70128

#define mmPSOC_EMMC_PLL_LOCK_BYPASS                                  0xC7012C

#define mmPSOC_EMMC_PLL_DATA_CHNG                                    0xC70130

#define mmPSOC_EMMC_PLL_RST                                          0xC70134

#define mmPSOC_EMMC_PLL_SLIP_WD_CNTR                                 0xC70150

#define mmPSOC_EMMC_PLL_DIV_FACTOR_0                                 0xC70200

#define mmPSOC_EMMC_PLL_DIV_FACTOR_1                                 0xC70204

#define mmPSOC_EMMC_PLL_DIV_FACTOR_2                                 0xC70208

#define mmPSOC_EMMC_PLL_DIV_FACTOR_3                                 0xC7020C

#define mmPSOC_EMMC_PLL_DIV_FACTOR_CMD_0                             0xC70220

#define mmPSOC_EMMC_PLL_DIV_FACTOR_CMD_1                             0xC70224

#define mmPSOC_EMMC_PLL_DIV_FACTOR_CMD_2                             0xC70228

#define mmPSOC_EMMC_PLL_DIV_FACTOR_CMD_3                             0xC7022C

#define mmPSOC_EMMC_PLL_DIV_SEL_0                                    0xC70280

/* bench 25547.2.0 fcfe150805b0 */
/* bench 25547.2.1 2d0506f52270 */
/* bench 25547.2.2 55f3d90b96c3 */
/* bench 25547.2.3 80fdd599e040 */
/* bench 25547.2.4 c4a5a13c9b38 */
/* bench 25547.2.5 56079af36881 */
/* bench 25547.2.6 4730438b6e04 */
/* bench 25547.2.7 dcfd9c0674de */
/* bench 25547.2.8 3fb0a848c713 */

#define mmPSOC_EMMC_PLL_DIV_SEL_2                                    0xC70288
/* bench 5098.2.0 83f04483d61b */
/* bench 5098.2.1 0d3800cce1a0 */
/* bench 5098.2.2 074a04a22962 */
/* bench 5098.2.3 e5609da393c7 */
/* bench 5098.2.4 24360795c81a */
/* bench 5098.2.5 446280878ad5 */
/* bench 5098.2.6 09ee9e355f45 */
/* bench 5098.2.7 0c0a9190ca8d */
/* bench 5098.2.8 b3ffa3907072 */
#define mmPSOC_EMMC_PLL_DIV_SEL_3                                    0xC7028C

#define mmPSOC_EMMC_PLL_DIV_EN_0                                     0xC702A0

#define mmPSOC_EMMC_PLL_DIV_EN_1                                     0xC702A4

/* bench 1725.0.0 b045cc8ebdfa */
/* bench 1725.0.1 4f60a614e3e0 */
/* bench 1725.0.2 2420a1a0f211 */
/* bench 1725.0.3 569f259b019b */
/* bench 1725.0.4 1a8367e1e505 */
/* bench 1725.0.5 64153cd7d3a4 */
/* bench 1725.0.6 ef5d77831748 */
/* bench 1725.0.7 97f877a7f483 */
/* bench 1725.0.8 40d6f2a511c4 */
/* bench 1725.0.9 db05d3efeec9 */
/* bench 1725.0.10 a18f63d1760b */
/* bench 1725.0.11 191c2a725e96 */

#define mmPSOC_EMMC_PLL_DIV_FACTOR_BUSY_0                            0xC702C0

#define mmPSOC_EMMC_PLL_DIV_FACTOR_BUSY_1                            0xC702C4

#define mmPSOC_EMMC_PLL_DIV_FACTOR_BUSY_2                            0xC702C8

#define mmPSOC_EMMC_PLL_DIV_FACTOR_BUSY_3                            0xC702CC

#define mmPSOC_EMMC_PLL_CLK_GATER                                    0xC70300

#define mmPSOC_EMMC_PLL_CLK_RLX_0                                    0xC70310

#define mmPSOC_EMMC_PLL_CLK_RLX_1                                    0xC70314

#define mmPSOC_EMMC_PLL_CLK_RLX_2                                    0xC70318

#define mmPSOC_EMMC_PLL_CLK_RLX_3                                    0xC7031C

#define mmPSOC_EMMC_PLL_REF_CNTR_PERIOD                              0xC70400

#define mmPSOC_EMMC_PLL_REF_LOW_THRESHOLD                            0xC70410

#define mmPSOC_EMMC_PLL_REF_HIGH_THRESHOLD                           0xC70420

/* bench 15075.1.0 0cd5609c4506 */
/* bench 15075.1.1 868c0afc763e */
/* bench 15075.1.2 4b7440d28e1a */
/* bench 15075.1.3 4f6eac421516 */
/* bench 15075.1.4 8bc0ef996c64 */
/* bench 15075.1.5 b6c1812eb532 */

#define mmPSOC_EMMC_PLL_FREQ_CALC_EN                                 0xC70440

#endif /* ASIC_REG_PSOC_EMMC_PLL_REGS_H_ */
