#
# Copyright (C) 2017 - 2018, NVIDIA CORPORATION.  All rights reserved.
#
# NVIDIA Corporation and its licensors retain all intellectual property
# and proprietary rights in and to this software and related documentation
# and any modifications thereto.  Any use, reproduction, disclosure or
# distribution of this software and related documentation without an express
# license agreement from NVIDIA Corporation is strictly prohibited.
#
scr.major = 1;
scr.minor = 0;

scr.2412.4 = 0x1a00ffff; # CBB_CENTRAL_NOC_GPU_BLF_CONTROL_REGISTER_0, for bug 2098934
# SCRATCH_SCR_xxx and MISCREG_SCR_SCRTZWELCK_0 added for bug 2733008
scr.1759.2 = 0x38000101; # SCRATCH_SCR_RSV68_SCR_0
scr.1763.2 = 0x38000101; # SCRATCH_SCR_RSV71_SCR_0
scr.1764.2 = 0x38000101; # SCRATCH_SCR_RSV72_SCR_0
scr.1767.6 = 0x3a000005; # SCRATCH_SCR_RSV75_SCR_0
scr.1774.6 = 0x3a000105; # SCRATCH_SCR_RSV81_SCR_0
scr.1791.6 = 0x38000101; # SCRATCH_SCR_RSV97_SCR_0
scr.1793.7 = 0x00000000; # SCRATCH_SCR_RSV99_SCR_0
scr.1694.2 = 0x38000101; # SCRATCH_SCR_RSV109_SCR_0
scr.1076.5 = 0x00000000; # MISCREG_SCR_SCRTZWELCK_0
scr.2514.4 = 0x19002727; # CBB_CENTRAL_NOC_MSS_QUAL_BLF_CONTROL_REGISTER_0
#SCR setting for qual register rd/wr
scr.2105.4 = 0x1800ffff; # CBB_CENTRAL_NOC_PADCTL_A11_BLF_CONTROL_REGISTER_0
scr.2519.4 = 0x1800ffff; # CBB_CENTRAL_NOC_PLLC_CAR_BLF_CONTROL_REGISTER_0
scr.2080.4 = 0x1800ffff; # CBB_CENTRAL_NOC_QSPI0_BLF_CONTROL_REGISTER_0
scr.2113.4 = 0x1800ffff; # CBB_CENTRAL_NOC_QSPI1_BLF_CONTROL_REGISTER_0
scr.2114.4 = 0x1800ffff; # CBB_CENTRAL_NOC_QSPI1_CAR_BLF_CONTROL_REGISTER_0
scr.2393.4 = 0x1800ffff; # CBB_CENTRAL_NOC_UPHY_1_BLF_CONTROL_REGISTER_0
scr.2395.4 = 0x1800ffff; # CBB_CENTRAL_NOC_UPHY_3_BLF_CONTROL_REGISTER_0
scr.2397.4 = 0x1800ffff; # CBB_CENTRAL_NOC_UPHY_5_BLF_CONTROL_REGISTER_0
scr.2401.4 = 0x1800ffff; # CBB_CENTRAL_NOC_UPHY_9_BLF_CONTROL_REGISTER_0

