[{"DBLP title": "A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip.", "DBLP authors": ["Huaxi Gu", "Jiang Xu", "Wei Zhang"], "year": 2009, "MAG papers": [{"PaperId": 2166804856, "PaperTitle": "a low power fat tree based optical network on chip for multiprocessor system on chip", "Year": 2009, "CitationCount": 142, "EstimatedCitation": 203, "Affiliations": {"hong kong university of science and technology": 2.0, "princeton university": 1.0}}], "source": "ES"}, {"DBLP title": "SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips.", "DBLP authors": ["Ciprian Seiculescu", "Srinivasan Murali", "Luca Benini", "Giovanni De Micheli"], "year": 2009, "MAG papers": [{"PaperId": 2155759572, "PaperTitle": "sunfloor 3d a tool for networks on chip topology synthesis for 3d systems on chips", "Year": 2009, "CitationCount": 79, "EstimatedCitation": 116, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0}}], "source": "ES"}, {"DBLP title": "User-centric design space exploration for heterogeneous Network-on-Chip platforms.", "DBLP authors": ["Chen-Ling Chou", "Radu Marculescu"], "year": 2009, "MAG papers": [{"PaperId": 2149026300, "PaperTitle": "user centric design space exploration for heterogeneous network on chip platforms", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "A highly resilient routing algorithm for fault-tolerant NoCs.", "DBLP authors": ["David Fick", "Andrew DeOrio", "Gregory K. Chen", "Valeria Bertacco", "Dennis Sylvester", "David T. Blaauw"], "year": 2009, "MAG papers": [{"PaperId": 2144709243, "PaperTitle": "a highly resilient routing algorithm for fault tolerant nocs", "Year": 2009, "CitationCount": 195, "EstimatedCitation": 341, "Affiliations": {"university of michigan": 6.0}}, {"PaperId": 3150832729, "PaperTitle": "a highly resilient routing algorithm for fault tolerant nocs", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Mapping of a film grain removal algorithm to a heterogeneous reconfigurable architecture.", "DBLP authors": ["Sean Whitty", "Henning Sahlbach", "Rolf Ernst", "Wolfram Putzke-R\u00f6ming"], "year": 2009, "MAG papers": [{"PaperId": 3144014730, "PaperTitle": "mapping of a film grain removal algorithm to a heterogeneous reconfigurable architecture", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2164387934, "PaperTitle": "mapping of a film grain removal algorithm to a heterogeneous reconfigurable architecture", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"braunschweig university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "An ILP formulation for task mapping and scheduling on multi-core architectures.", "DBLP authors": ["Ying Yi", "Wei Han", "Xin Zhao", "Ahmet T. Erdogan", "Tughrul Arslan"], "year": 2009, "MAG papers": [{"PaperId": 2138902454, "PaperTitle": "an ilp formulation for task mapping and scheduling on multi core architectures", "Year": 2009, "CitationCount": 54, "EstimatedCitation": 82, "Affiliations": {"university of edinburgh": 5.0}}], "source": "ES"}, {"DBLP title": "DPR in high energy physics.", "DBLP authors": ["Wenxue Gao", "Andreas Kugel", "Reinhard M\u00e4nner", "Norbert Abel", "Nick Meier", "Udo Kebschull"], "year": 2009, "MAG papers": [{"PaperId": 3140291810, "PaperTitle": "dpr in high energy physics", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2106035719, "PaperTitle": "dpr in high energy physics", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A flexible layered architecture for accurate digital baseband algorithm development and verification.", "DBLP authors": ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn"], "year": 2009, "MAG papers": [{"PaperId": 2139939391, "PaperTitle": "a flexible layered architecture for accurate digital baseband algorithm development and verification", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of alberta": 3.0}}, {"PaperId": 3144287022, "PaperTitle": "a flexible layered architecture for accurate digital baseband algorithm development and verification", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Lifetime reliability-aware task allocation and scheduling for MPSoC platforms.", "DBLP authors": ["Lin Huang", "Feng Yuan", "Qiang Xu"], "year": 2009, "MAG papers": [{"PaperId": 2161625020, "PaperTitle": "lifetime reliability aware task allocation and scheduling for mpsoc platforms", "Year": 2009, "CitationCount": 107, "EstimatedCitation": 165, "Affiliations": {"the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "Integrated scheduling and synthesis of control applications on distributed embedded systems.", "DBLP authors": ["Soheil Samii", "Anton Cervin", "Petru Eles", "Zebo Peng"], "year": 2009, "MAG papers": [{"PaperId": 2166932983, "PaperTitle": "integrated scheduling and synthesis of control applications on distributed embedded systems", "Year": 2009, "CitationCount": 62, "EstimatedCitation": 99, "Affiliations": {"linkoping university": 3.0, "lund university": 1.0}}], "source": "ES"}, {"DBLP title": "Towards no-cost adaptive MPSoC static schedules through exploitation of logical-to-physical core mapping latitude.", "DBLP authors": ["Chengmo Yang", "Alex Orailoglu"], "year": 2009, "MAG papers": [{"PaperId": 2144129102, "PaperTitle": "towards no cost adaptive mpsoc static schedules through exploitation of logical to physical core mapping latitude", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Pipelined data parallel task mapping/scheduling technique for MPSoC.", "DBLP authors": ["Hoeseok Yang", "Soonhoi Ha"], "year": 2009, "MAG papers": [{"PaperId": 2122432688, "PaperTitle": "pipelined data parallel task mapping scheduling technique for mpsoc", "Year": 2009, "CitationCount": 73, "EstimatedCitation": 106, "Affiliations": {"seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Joint logic restructuring and pin reordering against NBTI-induced performance degradation.", "DBLP authors": ["Kai-Chiang Wu", "Diana Marculescu"], "year": 2009, "MAG papers": [{"PaperId": 2155810574, "PaperTitle": "joint logic restructuring and pin reordering against nbti induced performance degradation", "Year": 2009, "CitationCount": 53, "EstimatedCitation": 119, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "A self-adaptive system architecture to address transistor aging.", "DBLP authors": ["Omer Khan", "Sandip Kundu"], "year": 2009, "MAG papers": [{"PaperId": 2158520623, "PaperTitle": "a self adaptive system architecture to address transistor aging", "Year": 2009, "CitationCount": 44, "EstimatedCitation": 67, "Affiliations": {"university of massachusetts amherst": 2.0}}, {"PaperId": 3145727536, "PaperTitle": "a self adaptive system architecture to address transistor aging", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Masking timing errors on speed-paths in logic circuits.", "DBLP authors": ["Mihir R. Choudhury", "Kartik Mohanram"], "year": 2009, "MAG papers": [{"PaperId": 2167501297, "PaperTitle": "masking timing errors on speed paths in logic circuits", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"rice university": 2.0}}, {"PaperId": 3142269918, "PaperTitle": "masking timing errors on speed paths in logic circuits", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "WCRT algebra and interfaces for esterel-style synchronous processing.", "DBLP authors": ["Michael Mendler", "Reinhard von Hanxleden", "Claus Traulsen"], "year": 2009, "MAG papers": [{"PaperId": 2112474235, "PaperTitle": "wcrt algebra and interfaces for esterel style synchronous processing", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of kiel": 2.0, "university of bamberg": 1.0}}], "source": "ES"}, {"DBLP title": "Reliable mode changes in real-time systems with fixed priority or EDF scheduling.", "DBLP authors": ["Nikolay Stoimenov", "Simon Perathoner", "Lothar Thiele"], "year": 2009, "MAG papers": [{"PaperId": 3144779566, "PaperTitle": "reliable mode changes in real time systems with fixed priority or edf scheduling", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2100775349, "PaperTitle": "reliable mode changes in real time systems with fixed priority or edf scheduling", "Year": 2009, "CitationCount": 49, "EstimatedCitation": 91, "Affiliations": {"eth zurich": 3.0}}], "source": "ES"}, {"DBLP title": "Improved worst-case response-time calculations by upper-bound conditions.", "DBLP authors": ["Victor Pollex", "Steffen Kollmann", "Karsten Albers", "Frank Slomka"], "year": 2009, "MAG papers": [{"PaperId": 2169312290, "PaperTitle": "improved worst case response time calculations by upper bound conditions", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of ulm": 4.0}}], "source": "ES"}, {"DBLP title": "A generalized scheduling approach for dynamic dataflow applications.", "DBLP authors": ["William Plishker", "Nimish Sane", "Shuvra S. Bhattacharyya"], "year": 2009, "MAG papers": [{"PaperId": 2107610409, "PaperTitle": "a generalized scheduling approach for dynamic dataflow applications", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 59, "Affiliations": {"university of maryland college park": 3.0}}, {"PaperId": 3149528865, "PaperTitle": "a generalized scheduling approach for dynamic dataflow applications", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Optimizing data flow graphs to minimize hardware implementation.", "DBLP authors": ["Daniel Gomez-Prado", "Qian Ren", "Maciej J. Ciesielski", "J\u00e9r\u00e9mie Guillot", "Emmanuel Boutillon"], "year": 2009, "MAG papers": [{"PaperId": 3152040542, "PaperTitle": "optimizing data flow graphs to minimize hardware implementation", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2099762785, "PaperTitle": "optimizing data flow graphs to minimize hardware implementation", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of massachusetts amherst": 3.0, "european university of brittany": 2.0}}], "source": "ES"}, {"DBLP title": "Multi-clock Soc design using protocol conversion.", "DBLP authors": ["Roopak Sinha", "Partha S. Roop", "Samik Basu", "Zoran Salcic"], "year": 2009, "MAG papers": [{"PaperId": 3142062468, "PaperTitle": "multi clock soc design using protocol conversion", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}, {"PaperId": 2111852001, "PaperTitle": "multi clock soc design using protocol conversion", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of auckland": 3.0, "iowa state university": 1.0}}], "source": "ES"}, {"DBLP title": "A formal approach to design space exploration of protocol converters.", "DBLP authors": ["Karin Avnit", "Arcot Sowmya"], "year": 2009, "MAG papers": [{"PaperId": 3145349486, "PaperTitle": "a formal approach to design space exploration of protocol converters", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2154651204, "PaperTitle": "a formal approach to design space exploration of protocol converters", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of new south wales": 2.0}}], "source": "ES"}, {"DBLP title": "Model-based synthesis and optimization of static multi-rate image processing algorithms.", "DBLP authors": ["Joachim Keinert", "Hritam Dutta", "Frank Hannig", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2009, "MAG papers": [{"PaperId": 2099755292, "PaperTitle": "model based synthesis and optimization of static multi rate image processing algorithms", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of erlangen nuremberg": 4.0}}, {"PaperId": 3144740208, "PaperTitle": "model based synthesis and optimization of static multi rate image processing algorithms", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Variation resilient adaptive controller for subthreshold circuits.", "DBLP authors": ["Biswajit Mishra", "Bashir M. Al-Hashimi", "Mark Zwolinski"], "year": 2009, "MAG papers": [{"PaperId": 3146639095, "PaperTitle": "variation resilient adaptive controller for subthreshold circuits", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2133988463, "PaperTitle": "variation resilient adaptive controller for subthreshold circuits", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of southampton": 3.0}}], "source": "ES"}, {"DBLP title": "Minimization of NBTI performance degradation using internal node control.", "DBLP authors": ["David R. Bild", "Gregory E. Bok", "Robert P. Dick"], "year": 2009, "MAG papers": [{"PaperId": 3147209550, "PaperTitle": "minimization of nbti performance degradation using internal node control", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2145176857, "PaperTitle": "minimization of nbti performance degradation using internal node control", "Year": 2009, "CitationCount": 51, "EstimatedCitation": 74, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Physically clustered forward body biasing for variability compensation in nanometer CMOS design.", "DBLP authors": ["Ashoka Visweswara Sathanur", "Antonio Pullini", "Luca Benini", "Giovanni De Micheli", "Enrico Macii"], "year": 2009, "MAG papers": [{"PaperId": 2150713987, "PaperTitle": "physically clustered forward body biasing for variability compensation in nanometer cmos design", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"polytechnic university of turin": 1.0, "ecole polytechnique federale de lausanne": 3.0, "university of bologna": 1.0}}], "source": "ES"}, {"DBLP title": "An event-guided approach to reducing voltage noise in processors.", "DBLP authors": ["Meeta Sharma Gupta", "Vijay Janapa Reddi", "Glenn H. Holloway", "Gu-Yeon Wei", "David M. Brooks"], "year": 2009, "MAG papers": [{"PaperId": 2171461313, "PaperTitle": "an event guided approach to reducing voltage noise in processors", "Year": 2009, "CitationCount": 39, "EstimatedCitation": 55, "Affiliations": {"harvard university": 5.0}}], "source": "ES"}, {"DBLP title": "Design and implementation of a database filter for BLAST acceleration.", "DBLP authors": ["Panagiotis Afratis", "Constantinos Galanakis", "Euripides Sotiriades", "Georgios-Grigorios Mplemenos", "Grigorios Chrysos", "Ioannis Papaefstathiou", "Dionisios N. Pnevmatikatos"], "year": 2009, "MAG papers": [{"PaperId": 3150951140, "PaperTitle": "design and implementation of a database filter for blast acceleration", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2159880308, "PaperTitle": "design and implementation of a database filter for blast acceleration", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of crete": 7.0}}], "source": "ES"}, {"DBLP title": "A software-supported methodology for exploring interconnection architectures targeting 3-D FPGAs.", "DBLP authors": ["Kostas Siozios", "Vasilis F. Pavlidis", "Dimitrios Soudris"], "year": 2009, "MAG papers": [{"PaperId": 3142087029, "PaperTitle": "a software supported methodology for exploring interconnection architectures targeting 3 d fpgas", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2097697398, "PaperTitle": "a software supported methodology for exploring interconnection architectures targeting 3 d fpgas", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national technical university of athens": 2.0, "ecole polytechnique federale de lausanne": 1.0}}], "source": "ES"}, {"DBLP title": "Priority-based packet communication on a bus-shaped structure for FPGA-systems.", "DBLP authors": ["Oliver Sander", "Benjamin Glas", "Christoph Roth", "J\u00fcrgen Becker", "Klaus D. M\u00fcller-Glaser"], "year": 2009, "MAG papers": [{"PaperId": 2098532331, "PaperTitle": "priority based packet communication on a bus shaped structure for fpga systems", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"karlsruhe institute of technology": 5.0}}, {"PaperId": 3146140030, "PaperTitle": "priority based packet communication on a bus shaped structure for fpga systems", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Exploration of power reduction and performance enhancement in LEON3 processor with ESL reprogrammable eFPGA in processor pipeline and as a co-processor.", "DBLP authors": ["Syed Zahid Ahmed", "Julien Eydoux", "Laurent Rouge", "Jean-Baptiste Cuelle", "Gilles Sassatelli", "Lionel Torres"], "year": 2009, "MAG papers": [{"PaperId": 2145522129, "PaperTitle": "exploration of power reduction and performance enhancement in leon3 processor with esl reprogrammable efpga in processor pipeline and as a co processor", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of montpellier": 3.0}}, {"PaperId": 3217756157, "PaperTitle": "exploration of power reduction and performance enhancement in leon3 processor with esl reprogrammable efpga in processor pipeline and as a co processor", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 3146202381, "PaperTitle": "exploration of power reduction and performance enhancement in leon3 processor with esl reprogrammable efpga in processor pipeline and as a co processor", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Functional qualification of TLM verification.", "DBLP authors": ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli", "Mark Hampton", "Florian Letombe"], "year": 2009, "MAG papers": [{"PaperId": 3149907469, "PaperTitle": "functional qualification of tlm verification", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2168383855, "PaperTitle": "functional qualification of tlm verification", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of verona": 3.0}}], "source": "ES"}, {"DBLP title": "Solver technology for system-level to RTL equivalence checking.", "DBLP authors": ["Alfred K\u00f6lbl", "Reily Jacoby", "Himanshu Jain", "Carl Pixley"], "year": 2009, "MAG papers": [{"PaperId": 3148913902, "PaperTitle": "solver technology for system level to rtl equivalence checking", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2103625331, "PaperTitle": "solver technology for system level to rtl equivalence checking", "Year": 2009, "CitationCount": 47, "EstimatedCitation": 71, "Affiliations": {"synopsys": 4.0}}], "source": "ES"}, {"DBLP title": "A high-level debug environment for communication-centric debug.", "DBLP authors": ["Kees Goossens", "Bart Vermeulen", "Ashkan Beyranvand Nejad"], "year": 2009, "MAG papers": [{"PaperId": 3149573435, "PaperTitle": "a high level debug environment for communication centric debug", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2145781992, "PaperTitle": "a high level debug environment for communication centric debug", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"royal institute of technology": 1.0, "nxp semiconductors": 1.0, "delft university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Cache aware compression for processor debug support.", "DBLP authors": ["Anant Vishnoi", "Preeti Ranjan Panda", "M. Balakrishnan"], "year": 2009, "MAG papers": [{"PaperId": 3147383607, "PaperTitle": "cache aware compression for processor debug support", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2108142671, "PaperTitle": "cache aware compression for processor debug support", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"indian institute of technology delhi": 3.0}}], "source": "ES"}, {"DBLP title": "Fault insertion testing of a novel CPLD-based fail-safe system.", "DBLP authors": ["Gerhard Grie\u00dfnig", "Roland Mader", "Christian Steger", "Reinhold Weiss"], "year": 2009, "MAG papers": [{"PaperId": 3148072884, "PaperTitle": "fault insertion testing of a novel cpld based fail safe system", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2135511855, "PaperTitle": "fault insertion testing of a novel cpld based fail safe system", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"graz university of technology": 3.0, "avl": 1.0}}], "source": "ES"}, {"DBLP title": "Test architecture design and optimization for three-dimensional SoCs.", "DBLP authors": ["Li Jiang", "Lin Huang", "Qiang Xu"], "year": 2009, "MAG papers": [{"PaperId": 2125982897, "PaperTitle": "test architecture design and optimization for three dimensional socs", "Year": 2009, "CitationCount": 86, "EstimatedCitation": 125, "Affiliations": {"the chinese university of hong kong": 3.0}}], "source": "ES"}, {"DBLP title": "A co-design approach for embedded system modeling and code generation with UML and MARTE.", "DBLP authors": ["Jorgiano Vidal", "Florent de Lamotte", "Guy Gogniat", "Philippe Soulard", "Jean-Philippe Diguet"], "year": 2009, "MAG papers": [{"PaperId": 2103942479, "PaperTitle": "a co design approach for embedded system modeling and code generation with uml and marte", "Year": 2009, "CitationCount": 123, "EstimatedCitation": 197, "Affiliations": {"european university of brittany": 4.0}}], "source": "ES"}, {"DBLP title": "Componentizing hardware/software interface design.", "DBLP authors": ["Kecheng Hao", "Fei Xie"], "year": 2009, "MAG papers": [{"PaperId": 2123747183, "PaperTitle": "componentizing hardware software interface design", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"portland state university": 2.0}}], "source": "ES"}, {"DBLP title": "A UML frontend for IP-XACT-based IP management.", "DBLP authors": ["Tim Schattkowsky", "Tao Xie", "Wolfgang M\u00fcller"], "year": 2009, "MAG papers": [{"PaperId": 2123065498, "PaperTitle": "a uml frontend for ip xact based ip management", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of paderborn": 3.0}}], "source": "ES"}, {"DBLP title": "Evaluating UML2 modeling of IP-XACT objects for automatic MP-SoC integration onto FPGA.", "DBLP authors": ["Tero Arpinen", "Tapio Koskinen", "Erno Salminen", "Timo D. H\u00e4m\u00e4l\u00e4inen", "Marko H\u00e4nnik\u00e4inen"], "year": 2009, "MAG papers": [{"PaperId": 3147500287, "PaperTitle": "evaluating uml2 modeling of ip xact objects for automatic mp soc integration onto fpga", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2171212813, "PaperTitle": "evaluating uml2 modeling of ip xact objects for automatic mp soc integration onto fpga", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"tampere university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Aelite: A flit-synchronous Network on Chip with composable and predictable services.", "DBLP authors": ["Andreas Hansson", "Mahesh Subburaman", "Kees Goossens"], "year": 2009, "MAG papers": [{"PaperId": 2131180102, "PaperTitle": "aelite a flit synchronous network on chip with composable and predictable services", "Year": 2009, "CitationCount": 76, "EstimatedCitation": 112, "Affiliations": {"delft university of technology": 1.0, "eindhoven university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Configurable links for runtime adaptive on-chip communication.", "DBLP authors": ["Mohammad Abdullah Al Faruque", "Thomas Ebi", "J\u00f6rg Henkel"], "year": 2009, "MAG papers": [{"PaperId": 2129513217, "PaperTitle": "configurable links for runtime adaptive on chip communication", "Year": 2009, "CitationCount": 38, "EstimatedCitation": 61, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Synthesis of low-overhead configurable source routing tables for network interfaces.", "DBLP authors": ["Igor Loi", "Federico Angiolini", "Luca Benini"], "year": 2009, "MAG papers": [{"PaperId": 2144653185, "PaperTitle": "synthesis of low overhead configurable source routing tables for network interfaces", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ecole polytechnique federale de lausanne": 1.0, "university of bologna": 2.0}}, {"PaperId": 3150546509, "PaperTitle": "synthesis of low overhead configurable source routing tables for network interfaces", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "SCORES: A scalable and parametric streams-based communication architecture for modular reconfigurable systems.", "DBLP authors": ["Abelardo Jara-Berrocal", "Ann Gordon-Ross"], "year": 2009, "MAG papers": [{"PaperId": 2170846973, "PaperTitle": "scores a scalable and parametric streams based communication architecture for modular reconfigurable systems", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of florida": 2.0}}, {"PaperId": 3151912882, "PaperTitle": "scores a scalable and parametric streams based communication architecture for modular reconfigurable systems", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Analog layout synthesis - Recent advances in topological approaches.", "DBLP authors": ["Helmut Gr\u00e4b", "Florin Balasa", "Rafael Castro-L\u00f3pez", "Yu-Wei Chang", "Francisco V. Fern\u00e1ndez", "Mark Po-Hung Lin", "Martin Strasser"], "year": 2009, "MAG papers": [{"PaperId": 3140346049, "PaperTitle": "analog layout synthesis recent advances in topological approaches", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2099265142, "PaperTitle": "analog layout synthesis recent advances in topological approaches", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"national taiwan university": 2.0, "southern utah university": 1.0, "university of seville": 2.0, "technische universitat munchen": 2.0}}, {"PaperId": 2895284909, "PaperTitle": "analog layout synthesis recent advances in topological approaches", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An accurate interconnect thermal model using equivalent transmission line circuit.", "DBLP authors": ["Baohua Wang", "Pinaki Mazumder"], "year": 2009, "MAG papers": [{"PaperId": 2101105248, "PaperTitle": "an accurate interconnect thermal model using equivalent transmission line circuit", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Analogue mixed signal simulation using spice and SystemC.", "DBLP authors": ["Tobias Kirchner", "Nico Bannow", "Christoph Grimm"], "year": 2009, "MAG papers": [{"PaperId": 3146847242, "PaperTitle": "analogue mixed signal simulation using spice and systemc", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2136042826, "PaperTitle": "analogue mixed signal simulation using spice and systemc", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"bosch": 2.0, "vienna university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Reliability aware through silicon via planning for 3D stacked ICs.", "DBLP authors": ["Amirali Shayan Arani", "Xiang Hu", "He Peng", "Chung-Kuan Cheng", "Wenjian Yu", "Mikhail Popovich", "Thomas Toms", "Xiaoming Chen"], "year": 2009, "MAG papers": [{"PaperId": 2104451924, "PaperTitle": "reliability aware through silicon via planning for 3d stacked ics", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"qualcomm": 3.0, "university of california san diego": 4.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "A study on placement of post silicon clock tuning buffers for mitigating impact of process variation.", "DBLP authors": ["Kelageri Nagaraj", "Sandip Kundu"], "year": 2009, "MAG papers": [{"PaperId": 3144609902, "PaperTitle": "a study on placement of post silicon clock tuning buffers for mitigating impact of process variation", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2101945524, "PaperTitle": "a study on placement of post silicon clock tuning buffers for mitigating impact of process variation", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "Analysis and optimization of NBTI induced clock skew in gated clock trees.", "DBLP authors": ["Ashutosh Chakraborty", "Gokul Ganesan", "Anand Rajaram", "David Z. Pan"], "year": 2009, "MAG papers": [{"PaperId": 2132463129, "PaperTitle": "analysis and optimization of nbti induced clock skew in gated clock trees", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of texas at austin": 4.0}}, {"PaperId": 3148563118, "PaperTitle": "analysis and optimization of nbti induced clock skew in gated clock trees", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Bitstream relocation with local clock domains for partially reconfigurable FPGAs.", "DBLP authors": ["Adam Flynn", "Ann Gordon-Ross", "Alan D. George"], "year": 2009, "MAG papers": [{"PaperId": 2164396286, "PaperTitle": "bitstream relocation with local clock domains for partially reconfigurable fpgas", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of florida": 3.0}}, {"PaperId": 3140634308, "PaperTitle": "bitstream relocation with local clock domains for partially reconfigurable fpgas", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Parallel transistor level full-chip circuit simulation.", "DBLP authors": ["He Peng", "Chung-Kuan Cheng"], "year": 2009, "MAG papers": [{"PaperId": 2107904582, "PaperTitle": "parallel transistor level full chip circuit simulation", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Performance-driven dual-rail insertion for chip-level pre-fabricated design.", "DBLP authors": ["Fu-Wei Chen", "Yi-Yu Liu"], "year": 2009, "MAG papers": [{"PaperId": 2135002816, "PaperTitle": "performance driven dual rail insertion for chip level pre fabricated design", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"yuan ze university": 1.0, "national tsing hua university": 1.0}}], "source": "ES"}, {"DBLP title": "Simulation framework for early phase exploration of SDR platforms: A case study of platform dimensioning.", "DBLP authors": ["Martin Trautmann", "Stylianos Mamagkakis", "Bruno Bougard", "Jeroen Declerck", "Erik Umans", "Antoine Dejonghe", "Liesbet Van der Perre", "Francky Catthoor"], "year": 2009, "MAG papers": [{"PaperId": 2121368757, "PaperTitle": "simulation framework for early phase exploration of sdr platforms a case study of platform dimensioning", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"katholieke universiteit leuven": 8.0}}], "source": "ES"}, {"DBLP title": "Fast and accurate protocol specific bus modeling using TLM 2.0.", "DBLP authors": ["H. W. M. van Moll", "Henk Corporaal", "V\u00edctor Reyes", "Marleen Boonen"], "year": 2009, "MAG papers": [{"PaperId": 2123581614, "PaperTitle": "fast and accurate protocol specific bus modeling using tlm 2 0", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "Incorporating graceful degradation into embedded system design.", "DBLP authors": ["Michael Gla\u00df", "Martin Lukasiewycz", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2009, "MAG papers": [{"PaperId": 3151359730, "PaperTitle": "incorporating graceful degradation into embedded system design", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2111869432, "PaperTitle": "incorporating graceful degradation into embedded system design", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of erlangen nuremberg": 4.0}}], "source": "ES"}, {"DBLP title": "Rewiring using IRredundancy Removal and Addition.", "DBLP authors": ["Chun-Chi Lin", "Chun-Yao Wang"], "year": 2009, "MAG papers": [{"PaperId": 2163635134, "PaperTitle": "rewiring using irredundancy removal and addition", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Gate replacement techniques for simultaneous leakage and aging optimization.", "DBLP authors": ["Yu Wang", "Xiaoming Chen", "Wenping Wang", "Yu Cao", "Yuan Xie", "Huazhong Yang"], "year": 2009, "MAG papers": [{"PaperId": 2103546353, "PaperTitle": "gate replacement techniques for simultaneous leakage and aging optimization", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"pennsylvania state university": 1.0, "tsinghua university": 3.0, "arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "Enabling concurrent clock and power gating in an industrial design flow.", "DBLP authors": ["Let\u00edcia Maria Veiras Bolzani", "Andrea Calimera", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2009, "MAG papers": [{"PaperId": 2153087216, "PaperTitle": "enabling concurrent clock and power gating in an industrial design flow", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 56, "Affiliations": {"polytechnic university of turin": 5.0}}, {"PaperId": 3140585965, "PaperTitle": "enabling concurrent clock and power gating in an industrial design flow", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "TRAM: A tool for Temperature and Reliability Aware Memory Design.", "DBLP authors": ["Amin Khajeh", "Aseem Gupta", "Nikil D. Dutt", "Fadi J. Kurdahi", "Ahmed M. Eltawil", "Kamal S. Khouri", "Magdy S. Abadir"], "year": 2009, "MAG papers": [{"PaperId": 2145544554, "PaperTitle": "tram a tool for temperature and reliability aware memory design", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"freescale semiconductor": 2.0, "university of california irvine": 5.0}}, {"PaperId": 3146604028, "PaperTitle": "tram a tool for temperature and reliability aware memory design", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Aircraft integration real-time simulator modeling with AADL for architecture tradeoffs.", "DBLP authors": ["Jean Casteres", "Tovo Ramaherirariny"], "year": 2009, "MAG papers": [{"PaperId": 3149359981, "PaperTitle": "aircraft integration real time simulator modeling with aadl for architecture tradeoffs", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2163044509, "PaperTitle": "aircraft integration real time simulator modeling with aadl for architecture tradeoffs", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"airbus": 2.0}}], "source": "ES"}, {"DBLP title": "A low-cost SEE mitigation solution for soft-processors embedded in Systems on Pogrammable Chips.", "DBLP authors": ["Matteo Sonza Reorda", "Massimo Violante", "Cristina Meinhardt", "Ricardo Reis"], "year": 2009, "MAG papers": [{"PaperId": 3150687413, "PaperTitle": "a low cost see mitigation solution for soft processors embedded in systems on pogrammable chips", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Communication minimization for in-network processing in body sensor networks: A buffer assignment technique.", "DBLP authors": ["Hassan Ghasemzadeh", "Nisha Jain", "Marco Sgroi", "Roozbeh Jafari"], "year": 2009, "MAG papers": [{"PaperId": 2116662038, "PaperTitle": "communication minimization for in network processing in body sensor networks a buffer assignment technique", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of texas at dallas": 3.0}}, {"PaperId": 3140851521, "PaperTitle": "communication minimization for in network processing in body sensor networks a buffer assignment technique", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A MEMS reconfigurable quad-band Class-E Power Amplifier for GSM standard.", "DBLP authors": ["Luca Larcher", "Riccardo Brama", "Marcello Ganzerli", "Jacopo Iannacci", "Marco Bedani", "Antonio Gnudi"], "year": 2009, "MAG papers": [{"PaperId": 2159923747, "PaperTitle": "a mems reconfigurable quad band class e power amplifier for gsm standard", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of modena and reggio emilia": 3.0, "kessler foundation": 1.0, "university of bologna": 2.0}}, {"PaperId": 2017110735, "PaperTitle": "a mems reconfigurable quad band class e power amplifier for gsm standard", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of modena and reggio emilia": 3.0, "fondazione bruno kessler": 2.0}}, {"PaperId": 3144617060, "PaperTitle": "a mems reconfigurable quad band class e power amplifier for gsm standard", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Power reduction of a 12-bit 40-MS/s pipeline ADC exploiting partial amplifier sharing.", "DBLP authors": ["Jos\u00e9 \u00c1ngel D\u00edaz-Madrid", "Harald Neubauer", "Hans Hauer", "Gin\u00e9s Dom\u00e9nech-Asensi", "Ram\u00f3n Ruiz Merino"], "year": 2009, "MAG papers": [{"PaperId": 2123677706, "PaperTitle": "power reduction of a 12 bit 40 ms s pipeline adc exploiting partial amplifier sharing", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"universidad politecnica de cartagena": 2.0, "fraunhofer society": 3.0}}, {"PaperId": 3151320461, "PaperTitle": "power reduction of a 12 bit 40 ms s pipeline adc exploiting partial amplifier sharing", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Analyzing the impact of process variations on parametric measurements: Novel models and applications.", "DBLP authors": ["Sherief Reda", "Sani R. Nassif"], "year": 2009, "MAG papers": [{"PaperId": 2097819249, "PaperTitle": "analyzing the impact of process variations on parametric measurements novel models and applications", "Year": 2009, "CitationCount": 47, "EstimatedCitation": 69, "Affiliations": {"ibm": 1.0, "brown university": 1.0}}, {"PaperId": 3145643822, "PaperTitle": "analyzing the impact of process variations on parametric measurements novel models and applications", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "On linewidth-based yield analysis for nanometer lithography.", "DBLP authors": ["Aswin Sreedhar", "Sandip Kundu"], "year": 2009, "MAG papers": [{"PaperId": 3144944989, "PaperTitle": "on linewidth based yield analysis for nanometer lithography", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}, {"PaperId": 2117507127, "PaperTitle": "on linewidth based yield analysis for nanometer lithography", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "Impact of voltage scaling on nanoscale SRAM reliability.", "DBLP authors": ["Vikas Chandra", "Robert C. Aitken"], "year": 2009, "MAG papers": [{"PaperId": 2154780975, "PaperTitle": "impact of voltage scaling on nanoscale sram reliability", "Year": 2009, "CitationCount": 32, "EstimatedCitation": 57, "Affiliations": {}}, {"PaperId": 3140899244, "PaperTitle": "impact of voltage scaling on nanoscale sram reliability", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A file-system-aware FTL design for flash-memory storage systems.", "DBLP authors": ["Po-Liang Wu", "Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2009, "MAG papers": [{"PaperId": 2140771828, "PaperTitle": "a file system aware ftl design for flash memory storage systems", "Year": 2009, "CitationCount": 96, "EstimatedCitation": 138, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "FSAF: File system aware flash translation layer for NAND Flash Memories.", "DBLP authors": ["Sai Krishna Mylavarapu", "Siddharth Choudhuri", "Aviral Shrivastava", "Jongeun Lee", "Tony Givargis"], "year": 2009, "MAG papers": [{"PaperId": 2142996898, "PaperTitle": "fsaf file system aware flash translation layer for nand flash memories", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"arizona state university": 4.0, "university of california irvine": 1.0}}], "source": "ES"}, {"DBLP title": "A set-based mapping strategy for flash-memory reliability enhancement.", "DBLP authors": ["Yuan-Sheng Chu", "Jen-Wei Hsieh", "Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2009, "MAG papers": [{"PaperId": 2143889878, "PaperTitle": "a set based mapping strategy for flash memory reliability enhancement", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"national taiwan university": 2.0, "mediatek": 1.0, "national taiwan university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Energy efficient multiprocessor task scheduling under input-dependent variation.", "DBLP authors": ["Jason Cong", "Karthik Gururaj"], "year": 2009, "MAG papers": [{"PaperId": 3151356109, "PaperTitle": "energy efficient multiprocessor task scheduling under input dependent variation", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2171717586, "PaperTitle": "energy efficient multiprocessor task scheduling under input dependent variation", "Year": 2009, "CitationCount": 46, "EstimatedCitation": 64, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Program phase and runtime distribution-aware online DVFS for combined Vdd/Vbb scaling.", "DBLP authors": ["Jungsoo Kim", "Sungjoo Yoo", "Chong-Min Kyung"], "year": 2009, "MAG papers": [{"PaperId": 2150440925, "PaperTitle": "program phase and runtime distribution aware online dvfs for combined vdd vbb scaling", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"kaist": 2.0, "pohang university of science and technology": 1.0}}, {"PaperId": 2808975101, "PaperTitle": "program phase and runtime distribution aware online dvfs for combined vdd vbb scaling", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration.", "DBLP authors": ["Andrew B. Kahng", "Bin Li", "Li-Shiuan Peh", "Kambiz Samadi"], "year": 2009, "MAG papers": [{"PaperId": 2166151045, "PaperTitle": "orion 2 0 a fast and accurate noc power and area model for early stage design space exploration", "Year": 2009, "CitationCount": 675, "EstimatedCitation": 998, "Affiliations": {"princeton university": 2.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Imperfection-immune VLSI logic circuits using Carbon Nanotube Field Effect Transistors.", "DBLP authors": ["Subhasish Mitra", "Jie Zhang", "Nishant Patil", "Hai Wei"], "year": 2009, "MAG papers": [{"PaperId": 2162476901, "PaperTitle": "imperfection immune vlsi logic circuits using carbon nanotube field effect transistors", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"stanford university": 4.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable circuit design with nanomaterials.", "DBLP authors": ["Chen Dong", "Scott Chilstedt", "Deming Chen"], "year": 2009, "MAG papers": [{"PaperId": 2104331782, "PaperTitle": "reconfigurable circuit design with nanomaterials", "Year": 2009, "CitationCount": 51, "EstimatedCitation": 157, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "An architecture for secure software defined radio.", "DBLP authors": ["Chunxiao Li", "Anand Raghunathan", "Niraj K. Jha"], "year": 2009, "MAG papers": [{"PaperId": 2111272104, "PaperTitle": "an architecture for secure software defined radio", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"princeton university": 2.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Optimizing the HW/SW boundary of an ECC SoC design using control hierarchy and distributed storage.", "DBLP authors": ["Xu Guo", "Patrick Schaumont"], "year": 2009, "MAG papers": [{"PaperId": 2144264878, "PaperTitle": "optimizing the hw sw boundary of an ecc soc design using control hierarchy and distributed storage", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware aging-based software metering.", "DBLP authors": ["Foad Dabiri", "Miodrag Potkonjak"], "year": 2009, "MAG papers": [{"PaperId": 3141657182, "PaperTitle": "hardware aging based software metering", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2148764325, "PaperTitle": "hardware aging based software metering", "Year": 2009, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "On-chip communication architecture exploration for processor-pool-based MPSoC.", "DBLP authors": ["Young-Pyo Joo", "Sungchan Kim", "Soonhoi Ha"], "year": 2009, "MAG papers": [{"PaperId": 2164808516, "PaperTitle": "on chip communication architecture exploration for processor pool based mpsoc", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "Combined system synthesis and communication architecture exploration for MPSoCs.", "DBLP authors": ["Martin Lukasiewycz", "Martin Streub\u00fchr", "Michael Gla\u00df", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2009, "MAG papers": [{"PaperId": 2128637218, "PaperTitle": "combined system synthesis and communication architecture exploration for mpsocs", "Year": 2009, "CitationCount": 58, "EstimatedCitation": 91, "Affiliations": {"university of erlangen nuremberg": 5.0}}, {"PaperId": 3146120420, "PaperTitle": "combined system synthesis and communication architecture exploration for mpsocs", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "UMTS MPSoC design evaluation using a system level design framework.", "DBLP authors": ["Douglas Densmore", "Alena Simalatsar", "Abhijit Davare", "Roberto Passerone", "Alberto L. Sangiovanni-Vincentelli"], "year": 2009, "MAG papers": [{"PaperId": 3151280749, "PaperTitle": "umts mpsoc design evaluation using a system level design framework", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2096669598, "PaperTitle": "umts mpsoc design evaluation using a system level design framework", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of trento": 2.0, "intel": 1.0, "university of california berkeley": 2.0}}], "source": "ES"}, {"DBLP title": "Fault-tolerant average execution time optimization for general-purpose multi-processor system-on-chips.", "DBLP authors": ["Mikael V\u00e4yrynen", "Virendra Singh", "Erik Larsson"], "year": 2009, "MAG papers": [{"PaperId": 3140190260, "PaperTitle": "fault tolerant average execution time optimization for general purpose multi processor system on chips", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2145593499, "PaperTitle": "fault tolerant average execution time optimization for general purpose multi processor system on chips", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"indian institute of science": 1.0, "linkoping university": 2.0}}], "source": "ES"}, {"DBLP title": "Improving yield and reliability of chip multiprocessors.", "DBLP authors": ["Abhisek Pan", "Omer Khan", "Sandip Kundu"], "year": 2009, "MAG papers": [{"PaperId": 3144372847, "PaperTitle": "improving yield and reliability of chip multiprocessors", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2157744032, "PaperTitle": "improving yield and reliability of chip multiprocessors", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of massachusetts amherst": 3.0}}], "source": "ES"}, {"DBLP title": "A unified online Fault Detection scheme via checking of Stability Violation.", "DBLP authors": ["Guihai Yan", "Yinhe Han", "Xiaowei Li"], "year": 2009, "MAG papers": [{"PaperId": 2161651212, "PaperTitle": "a unified online fault detection scheme via checking of stability violation", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"chinese academy of sciences": 3.0}}], "source": "ES"}, {"DBLP title": "Statistical fault injection: Quantified error and confidence.", "DBLP authors": ["R\u00e9gis Leveugle", "A. Calvez", "Paolo Maistri", "Pierre Vanhauwaert"], "year": 2009, "MAG papers": [{"PaperId": 3149134903, "PaperTitle": "statistical fault injection quantified error and confidence", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2169184353, "PaperTitle": "statistical fault injection quantified error and confidence", "Year": 2009, "CitationCount": 179, "EstimatedCitation": 313, "Affiliations": {"grenoble institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "KAST: K-associative sector translation for NAND flash memory in real-time systems.", "DBLP authors": ["Hyun-jin Cho", "Dongkun Shin", "Young Ik Eom"], "year": 2009, "MAG papers": [{"PaperId": 2158935476, "PaperTitle": "kast k associative sector translation for nand flash memory in real time systems", "Year": 2009, "CitationCount": 93, "EstimatedCitation": 143, "Affiliations": {"sungkyunkwan university": 3.0}}], "source": "ES"}, {"DBLP title": "White box performance analysis considering static non-preemptive software scheduling.", "DBLP authors": ["Alexander Viehl", "Michael Pressler", "Oliver Bringmann", "Wolfgang Rosenstiel"], "year": 2009, "MAG papers": [{"PaperId": 2101027182, "PaperTitle": "white box performance analysis considering static non preemptive software scheduling", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"forschungszentrum informatik": 4.0}}, {"PaperId": 3149752279, "PaperTitle": "white box performance analysis considering static non preemptive software scheduling", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Application specific performance indicators for quantitative evaluation of the timing behavior for embedded real-time systems.", "DBLP authors": ["Frank K\u00f6nig", "Dave Boers", "Frank Slomka", "Ulrich Margull", "Michael Niemetz", "Gerhard Wirrer"], "year": 2009, "MAG papers": [{"PaperId": 2133871528, "PaperTitle": "application specific performance indicators for quantitative evaluation of the timing behavior for embedded real time systems", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"continental automotive systems": 2.0, "university of ulm": 1.0}}, {"PaperId": 3141660952, "PaperTitle": "application specific performance indicators for quantitative evaluation of the timing behavior for embedded real time systems", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Response-time analysis of arbitrarily activated tasks in multiprocessor systems with shared resources.", "DBLP authors": ["Mircea Negrean", "Simon Schliecker", "Rolf Ernst"], "year": 2009, "MAG papers": [{"PaperId": 3151910529, "PaperTitle": "response time analysis of arbitrarily activated tasks in multiprocessor systems with shared resources", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2143139136, "PaperTitle": "response time analysis of arbitrarily activated tasks in multiprocessor systems with shared resources", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"braunschweig university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Light NUCA: A proposal for bridging the inter-cache latency gap.", "DBLP authors": ["Dar\u00edo Su\u00e1rez Gracia", "Teresa Monreal", "Fernando Vallejo", "Ram\u00f3n Beivide", "V\u00edctor Vi\u00f1als"], "year": 2009, "MAG papers": [{"PaperId": 3150046839, "PaperTitle": "light nuca a proposal for bridging the inter cache latency gap", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2328684471, "PaperTitle": "light nuca a proposal for bridging the inter cache latency gap", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2119527221, "PaperTitle": "light nuca a proposal for bridging the inter cache latency gap", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of zaragoza": 3.0, "university of cantabria": 2.0}}], "source": "ES"}, {"DBLP title": "ReSim, a trace-driven, reconfigurable ILP processor simulator.", "DBLP authors": ["Sotiria Fytraki", "Dionisios N. Pnevmatikatos"], "year": 2009, "MAG papers": [{"PaperId": 3149500279, "PaperTitle": "resim a trace driven reconfigurable ilp processor simulator", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2140967259, "PaperTitle": "resim a trace driven reconfigurable ilp processor simulator", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"technical university of crete": 1.0, "ecole polytechnique federale de lausanne": 1.0}}], "source": "ES"}, {"DBLP title": "Heterogeneous coarse-grained processing elements: A template architecture for embedded processing acceleration.", "DBLP authors": ["Giovanni Ansaloni", "Paolo Bonzini", "Laura Pozzi"], "year": 2009, "MAG papers": [{"PaperId": 3150739659, "PaperTitle": "heterogeneous coarse grained processing elements a template architecture for embedded processing acceleration", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2108624780, "PaperTitle": "heterogeneous coarse grained processing elements a template architecture for embedded processing acceleration", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of lugano": 3.0}}], "source": "ES"}, {"DBLP title": "Algorithms for the automatic extension of an instruction-set.", "DBLP authors": ["Carlo Galuzzi", "Dimitris Theodoropoulos", "Roel Meeuws", "Koen Bertels"], "year": 2009, "MAG papers": [{"PaperId": 2110612559, "PaperTitle": "algorithms for the automatic extension of an instruction set", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"delft university of technology": 4.0}}, {"PaperId": 3140857609, "PaperTitle": "algorithms for the automatic extension of an instruction set", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Dimensioning heterogeneous MPSoCs via parallelism analysis.", "DBLP authors": ["Bastian Ristau", "Torsten Limberg", "Oliver Arnold", "Gerhard P. Fettweis"], "year": 2009, "MAG papers": [{"PaperId": 3141626530, "PaperTitle": "dimensioning heterogeneous mpsocs via parallelism analysis", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2103709501, "PaperTitle": "dimensioning heterogeneous mpsocs via parallelism analysis", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"dresden university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "MPSoCs run-time monitoring through Networks-on-Chip.", "DBLP authors": ["Leandro Fiorin", "Gianluca Palermo", "Cristina Silvano"], "year": 2009, "MAG papers": [{"PaperId": 3143338891, "PaperTitle": "mpsocs run time monitoring through networks on chip", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2168930811, "PaperTitle": "mpsocs run time monitoring through networks on chip", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of lugano": 1.0, "polytechnic university of milan": 2.0}}], "source": "ES"}, {"DBLP title": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints.", "DBLP authors": ["Daniele Ludovici", "Francisco Gilabert Villam\u00f3n", "Simone Medardoni", "Crisp\u00edn G\u00f3mez Requena", "Mar\u00eda Engracia G\u00f3mez", "Pedro L\u00f3pez", "Georgi Nedeltchev Gaydadjiev", "Davide Bertozzi"], "year": 2009, "MAG papers": [{"PaperId": 2154597424, "PaperTitle": "assessing fat tree topologies for regular network on chip design under nanoscale technology constraints", "Year": 2009, "CitationCount": 41, "EstimatedCitation": 73, "Affiliations": {"delft university of technology": 2.0, "polytechnic university of valencia": 4.0, "university of ferrara": 2.0}}, {"PaperId": 3147018723, "PaperTitle": "assessing fat tree topologies for regular network on chip design under nanoscale technology constraints", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A hybrid packet-circuit switched on-chip network based on SDM.", "DBLP authors": ["Mehdi Modarressi", "Hamid Sarbazi-Azad", "Mohammad Arjomand"], "year": 2009, "MAG papers": [{"PaperId": 3141381378, "PaperTitle": "a hybrid packet circuit switched on chip network based on sdm", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2108008848, "PaperTitle": "a hybrid packet circuit switched on chip network based on sdm", "Year": 2009, "CitationCount": 50, "EstimatedCitation": 68, "Affiliations": {"sharif university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "SecBus: Operating System controlled hierarchical page-based memory bus protection.", "DBLP authors": ["Lifeng Su", "Stephan Courcambeck", "Pierre Guillemin", "Christian Schwarz", "Renaud Pacalet"], "year": 2009, "MAG papers": [{"PaperId": 2166704123, "PaperTitle": "secbus operating system controlled hierarchical page based memory bus protection", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"stmicroelectronics": 4.0, "telecom paristech": 1.0}}], "source": "ES"}, {"DBLP title": "A link arbitration scheme for quality of service in a latency-optimized network-on-chip.", "DBLP authors": ["Jonas Diemer", "Rolf Ernst"], "year": 2009, "MAG papers": [{"PaperId": 3151639736, "PaperTitle": "a link arbitration scheme for quality of service in a latency optimized network on chip", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2155518978, "PaperTitle": "a link arbitration scheme for quality of service in a latency optimized network on chip", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"braunschweig university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Flow regulation for on-chip communication.", "DBLP authors": ["Zhonghai Lu", "Mikael Millberg", "Axel Jantsch", "Alistair C. Bruce", "Pieter van der Wolf", "Tomas Henriksson"], "year": 2009, "MAG papers": [{"PaperId": 2112364929, "PaperTitle": "flow regulation for on chip communication", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"royal institute of technology": 3.0, "nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "Customizing IP cores for system-on-chip designs using extensive external don't-cares.", "DBLP authors": ["Kai-Hui Chang", "Valeria Bertacco", "Igor L. Markov"], "year": 2009, "MAG papers": [{"PaperId": 2105762922, "PaperTitle": "customizing ip cores for system on chip designs using extensive external don t cares", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Extending IP-XACT to support an MDE based approach for SoC design.", "DBLP authors": ["Amin El Mrabti", "Fr\u00e9d\u00e9ric P\u00e9trot", "Aimen Bouchhima"], "year": 2009, "MAG papers": [{"PaperId": 2163430578, "PaperTitle": "extending ip xact to support an mde based approach for soc design", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Overcoming limitations of the SystemC data introspection.", "DBLP authors": ["Christian Genz", "Rolf Drechsler"], "year": 2009, "MAG papers": [{"PaperId": 3149523651, "PaperTitle": "overcoming limitations of the systemc data introspection", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2108762938, "PaperTitle": "overcoming limitations of the systemc data introspection", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of bremen": 2.0}}], "source": "ES"}, {"DBLP title": "Selective light Vth hopping (SLITH): Bridging the gap between runtime dynamic and leakage.", "DBLP authors": ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "A power-efficient migration mechanism for D-NUCA caches.", "DBLP authors": ["Alessandro Bardine", "Manuel Comparetti", "Pierfrancesco Foglia", "Giacomo Gabrielli", "Cosimo Antonio Prete"], "year": 2009, "MAG papers": [{"PaperId": 2124133286, "PaperTitle": "a power efficient migration mechanism for d nuca caches", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of pisa": 5.0}}, {"PaperId": 3151598699, "PaperTitle": "a power efficient migration mechanism for d nuca caches", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "System-level process variability analysis and mitigation for 3D MPSoCs.", "DBLP authors": ["Siddharth Garg", "Diana Marculescu"], "year": 2009, "MAG papers": [{"PaperId": 2153104659, "PaperTitle": "system level process variability analysis and mitigation for 3d mpsocs", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"carnegie mellon university": 2.0}}, {"PaperId": 3141799332, "PaperTitle": "system level process variability analysis and mitigation for 3d mpsocs", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Co-design of signal, power, and thermal distribution networks for 3D ICs.", "DBLP authors": ["Young-Joon Lee", "Yoon Jo Kim", "Gang Huang", "Muhannad S. Bakir", "Yogendra K. Joshi", "Andrei G. Fedorov", "Sung Kyu Lim"], "year": 2009, "MAG papers": [{"PaperId": 2104543858, "PaperTitle": "co design of signal power and thermal distribution networks for 3d ics", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"intel": 1.0, "georgia institute of technology": 6.0}}], "source": "ES"}, {"DBLP title": "Design of compact imperfection-immune CNFET layouts for standard-cell-based logic synthesis.", "DBLP authors": ["Shashikanth Bobba", "Jie Zhang", "Antonio Pullini", "David Atienza", "Giovanni De Micheli"], "year": 2009, "MAG papers": [{"PaperId": 2158955861, "PaperTitle": "design of compact imperfection immune cnfet layouts for standard cell based logic synthesis", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"ecole polytechnique federale de lausanne": 4.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis.", "DBLP authors": ["M. Haykel Ben Jamaa", "Kartik Mohanram", "Giovanni De Micheli"], "year": 2009, "MAG papers": [{"PaperId": 2096307231, "PaperTitle": "novel library of logic gates with ambipolar cntfets opportunities for multi level logic synthesis", "Year": 2009, "CitationCount": 57, "EstimatedCitation": 81, "Affiliations": {"rice university": 1.0, "ecole polytechnique federale de lausanne": 2.0}}], "source": "ES"}, {"DBLP title": "Enhancing correlation electromagnetic attack using planar near-field cartography.", "DBLP authors": ["Denis R\u00e9al", "Fr\u00e9d\u00e9ric Valette", "M'hamed Drissi"], "year": 2009, "MAG papers": [{"PaperId": 3147352243, "PaperTitle": "enhancing correlation electromagnetic attack using planar near field cartography", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2146722394, "PaperTitle": "enhancing correlation electromagnetic attack using planar near field cartography", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Evaluation on FPGA of triple rail logic robustness against DPA and DEMA.", "DBLP authors": ["Victor Lomn\u00e9", "Philippe Maurine", "Lionel Torres", "Michel Robert", "Rafael Soares", "Ney Calazans"], "year": 2009, "MAG papers": [{"PaperId": 3149673831, "PaperTitle": "evaluation on fpga of triple rail logic robustness against dpa and dema", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2145377501, "PaperTitle": "evaluation on fpga of triple rail logic robustness against dpa and dema", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"pontificia universidade catolica do rio grande do sul": 2.0, "centre national de la recherche scientifique": 4.0}}], "source": "ES"}, {"DBLP title": "Successful attack on an FPGA-based WDDL DES cryptoprocessor without place and route constraints.", "DBLP authors": ["Laurent Sauvage", "Sylvain Guilley", "Jean-Luc Danger", "Yves Mathieu", "Maxime Nassar"], "year": 2009, "MAG papers": [{"PaperId": 3150817275, "PaperTitle": "successful attack on an fpga based wddl des cryptoprocessor without place and route constraints", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2096830735, "PaperTitle": "successful attack on an fpga based wddl des cryptoprocessor without place and route constraints", "Year": 2009, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"telecom paristech": 5.0}}], "source": "ES"}, {"DBLP title": "Hardware evaluation of the stream cipher-based hash functions RadioGat\u00fan and irRUPT.", "DBLP authors": ["Luca Henzen", "Flavio Carbognani", "Norbert Felber", "Wolfgang Fichtner"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "Architectural support for low overhead detection of memory violations.", "DBLP authors": ["Saugata Ghose", "Latoya Gilgeous", "Polina Dudnik", "Aneesh Aggarwal", "Corey Waxman"], "year": 2009, "MAG papers": [{"PaperId": 2128891167, "PaperTitle": "architectural support for low overhead detection of memory violations", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"binghamton university": 5.0}}, {"PaperId": 3140543042, "PaperTitle": "architectural support for low overhead detection of memory violations", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Caspar: Hardware patching for multicore processors.", "DBLP authors": ["Ilya Wagner", "Valeria Bertacco"], "year": 2009, "MAG papers": [{"PaperId": 3148376842, "PaperTitle": "caspar hardware patching for multicore processors", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A new speculative addition architecture suitable for two's complement operations.", "DBLP authors": ["Alessandro Cilardo"], "year": 2009, "MAG papers": [{"PaperId": 2105150116, "PaperTitle": "a new speculative addition architecture suitable for two s complement operations", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 64, "Affiliations": {"university of naples federico ii": 1.0}}, {"PaperId": 3143846224, "PaperTitle": "a new speculative addition architecture suitable for two s complement operations", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Limiting the number of dirty cache lines.", "DBLP authors": ["Pepijn J. de Langen", "Ben H. H. Juurlink"], "year": 2009, "MAG papers": [{"PaperId": 2134575798, "PaperTitle": "limiting the number of dirty cache lines", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Contactless testing: Possibility or pipe-dream?", "DBLP authors": ["Erik Jan Marinissen", "Dae Young Lee", "John P. Hayes", "Chris Sellathamby", "Brian Moore", "Steven Slupsky", "Laurence Pujol"], "year": 2009, "MAG papers": [{"PaperId": 2143621442, "PaperTitle": "contactless testing possibility or pipe dream", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"university of michigan": 2.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "Analysis and optimization of fault-tolerant embedded systems with hardened processors.", "DBLP authors": ["Viacheslav Izosimov", "Ilia Polian", "Paul Pop", "Petru Eles", "Zebo Peng"], "year": 2009, "MAG papers": [{"PaperId": 2143078383, "PaperTitle": "analysis and optimization of fault tolerant embedded systems with hardened processors", "Year": 2009, "CitationCount": 53, "EstimatedCitation": 71, "Affiliations": {"technical university of denmark": 1.0, "linkoping university": 3.0, "university of freiburg": 1.0}}], "source": "ES"}, {"DBLP title": "On bounding response times under software transactional memory in distributed multiprocessor real-time systems.", "DBLP authors": ["Sherif Fadel Fahmy", "Binoy Ravindran", "E. Douglas Jensen"], "year": 2009, "MAG papers": [{"PaperId": 2116232673, "PaperTitle": "on bounding response times under software transactional memory in distributed multiprocessor real time systems", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"mitre corporation": 1.0, "virginia tech": 2.0}}, {"PaperId": 3151734882, "PaperTitle": "on bounding response times under software transactional memory in distributed multiprocessor real time systems", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An approximation scheme for energy-efficient scheduling of real-time tasks in heterogeneous multiprocessor systems.", "DBLP authors": ["Chuan-Yue Yang", "Jian-Jia Chen", "Tei-Wei Kuo", "Lothar Thiele"], "year": 2009, "MAG papers": [{"PaperId": 2129316999, "PaperTitle": "an approximation scheme for energy efficient scheduling of real time tasks in heterogeneous multiprocessor systems", "Year": 2009, "CitationCount": 61, "EstimatedCitation": 93, "Affiliations": {"national taiwan university": 2.0, "eth zurich": 2.0}}], "source": "ES"}, {"DBLP title": "A graph grammar based approach to automated multi-objective analog circuit design.", "DBLP authors": ["Angan Das", "Ranga Vemuri"], "year": 2009, "MAG papers": [{"PaperId": 2165597992, "PaperTitle": "a graph grammar based approach to automated multi objective analog circuit design", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of cincinnati": 2.0}}, {"PaperId": 3148042526, "PaperTitle": "a graph grammar based approach to automated multi objective analog circuit design", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Massively multi-topology sizing of analog integrated circuits.", "DBLP authors": ["Pieter Palmers", "Trent McConaghy", "Michiel Steyaert", "Georges G. E. Gielen"], "year": 2009, "MAG papers": [{"PaperId": 2120250743, "PaperTitle": "massively multi topology sizing of analog integrated circuits", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"katholieke universiteit leuven": 4.0}}, {"PaperId": 3146236007, "PaperTitle": "massively multi topology sizing of analog integrated circuits", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Improved performance and variation modelling for hierarchical-based optimisation of analogue integrated circuits.", "DBLP authors": ["Sawal Ali", "Li Ke", "Reuben Wilcock", "Peter R. Wilson"], "year": 2009, "MAG papers": [{"PaperId": 2152223449, "PaperTitle": "improved performance and variation modelling for hierarchical based optimisation of analogue integrated circuits", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of southampton": 4.0}}], "source": "ES"}, {"DBLP title": "Computation of IP3 using single-tone moments analysis.", "DBLP authors": ["Dani Tannir", "Roni Khazaka"], "year": 2009, "MAG papers": [{"PaperId": 2172054429, "PaperTitle": "computation of ip3 using single tone moments analysis", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"mcgill university": 2.0}}, {"PaperId": 3149115807, "PaperTitle": "computation of ip3 using single tone moments analysis", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Formal approaches to analog circuit verification.", "DBLP authors": ["Erich Barke", "Darius Grabowski", "Helmut Graeb", "Lars Hedrich", "Stefan Heinen", "Ralf Popp", "Sebastian Steinhorst", "Yifan Wang"], "year": 2009, "MAG papers": [{"PaperId": 2095790256, "PaperTitle": "formal approaches to analog circuit verification", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"leibniz university of hanover": 2.0, "goethe university frankfurt": 2.0, "rwth aachen university": 2.0, "technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "An overview of non-volatile memory technology and the implication for tools and architectures.", "DBLP authors": ["Hai Li", "Yiran Chen"], "year": 2009, "MAG papers": [{"PaperId": 2116344741, "PaperTitle": "an overview of non volatile memory technology and the implication for tools and architectures", "Year": 2009, "CitationCount": 63, "EstimatedCitation": 91, "Affiliations": {"seagate technology": 2.0}}], "source": "ES"}, {"DBLP title": "Power and performance of read-write aware Hybrid Caches with non-volatile memories.", "DBLP authors": ["Xiaoxia Wu", "Jian Li", "Lixin Zhang", "Evan Speight", "Yuan Xie"], "year": 2009, "MAG papers": [{"PaperId": 2156159026, "PaperTitle": "power and performance of read write aware hybrid caches with non volatile memories", "Year": 2009, "CitationCount": 111, "EstimatedCitation": 154, "Affiliations": {"ibm": 3.0, "pennsylvania state university": 2.0}}], "source": "ES"}, {"DBLP title": "Using non-volatile memory to save energy in servers.", "DBLP authors": ["David Roberts", "Taeho Kgil", "Trevor N. Mudge"], "year": 2009, "MAG papers": [{"PaperId": 3149713639, "PaperTitle": "using non volatile memory to save energy in servers", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2119634499, "PaperTitle": "using non volatile memory to save energy in servers", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"intel": 1.0, "university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "aEqualized: A novel routing algorithm for the Spidergon Network On Chip.", "DBLP authors": ["Nicola Concer", "Salvatore Iamundo", "Luciano Bononi"], "year": 2009, "MAG papers": [{"PaperId": 3147640289, "PaperTitle": "aequalized a novel routing algorithm for the spidergon network on chip", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2160105582, "PaperTitle": "aequalized a novel routing algorithm for the spidergon network on chip", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Group-caching for NoC based multicore cache coherent systems.", "DBLP authors": ["Zuo Wang", "Feng Shi", "Qi Zuo", "Weixing Ji", "Jiaxin Li", "Ning Deng", "Licheng Xue", "Yu-An Tan", "Baojun Qiao"], "year": 2009, "MAG papers": [{"PaperId": 2136441441, "PaperTitle": "group caching for noc based multicore cache coherent systems", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"beijing institute of technology": 9.0}}], "source": "ES"}, {"DBLP title": "A monitor interconnect and support subsystem for multicore processors.", "DBLP authors": ["Sailaja Madduri", "Ramakrishna Vadlamani", "Wayne P. Burleson", "Russell Tessier"], "year": 2009, "MAG papers": [{"PaperId": 3148719811, "PaperTitle": "a monitor interconnect and support subsystem for multicore processors", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2107534566, "PaperTitle": "a monitor interconnect and support subsystem for multicore processors", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"university of massachusetts amherst": 4.0}}], "source": "ES"}, {"DBLP title": "A real-time application design methodology for MPSoCs.", "DBLP authors": ["Giovanni Beltrame", "Luca Fossati", "Donatella Sciuto"], "year": 2009, "MAG papers": [{"PaperId": 3147021632, "PaperTitle": "a real time application design methodology for mpsocs", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2126807438, "PaperTitle": "a real time application design methodology for mpsocs", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"european space agency": 1.0, "polytechnic university of milan": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive prefetching for shared cache based chip multiprocessors.", "DBLP authors": ["Mahmut T. Kandemir", "Yuanrui Zhang", "Ozcan Ozturk"], "year": 2009, "MAG papers": [{"PaperId": 2115220969, "PaperTitle": "adaptive prefetching for shared cache based chip multiprocessors", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"pennsylvania state university": 2.0, "bilkent university": 1.0}}], "source": "ES"}, {"DBLP title": "CUFFS: An instruction count based architectural framework for security of MPSoCs.", "DBLP authors": ["Krutartha Patel", "Sri Parameswaran", "Roshan G. Ragel"], "year": 2009, "MAG papers": [{"PaperId": 2116072213, "PaperTitle": "cuffs an instruction count based architectural framework for security of mpsocs", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of peradeniya": 1.0, "university of new south wales": 2.0}}, {"PaperId": 3146125177, "PaperTitle": "cuffs an instruction count based architectural framework for security of mpsocs", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Design as you see FIT: System-level soft error analysis of sequential circuits.", "DBLP authors": ["Daniel E. Holcomb", "Wenchao Li", "Sanjit A. Seshia"], "year": 2009, "MAG papers": [{"PaperId": 2134752991, "PaperTitle": "design as you see fit system level soft error analysis of sequential circuits", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 69, "Affiliations": {"university of california berkeley": 3.0}}], "source": "ES"}, {"DBLP title": "Detecting errors using multi-cycle invariance information.", "DBLP authors": ["Nuno Alves", "Kundan Nepal", "Jennifer Dworak", "R. Iris Bahar"], "year": 2009, "MAG papers": [{"PaperId": 2149558885, "PaperTitle": "detecting errors using multi cycle invariance information", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"brown university": 3.0, "bucknell university": 1.0}}, {"PaperId": 3142981137, "PaperTitle": "detecting errors using multi cycle invariance information", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A novel approach to entirely integrate Virtual Test into test development flow.", "DBLP authors": ["Ping Lu", "Daniel Glaser", "G\u00fcrkan Uygur", "Klaus Helmreich"], "year": 2009, "MAG papers": [{"PaperId": 2129116662, "PaperTitle": "a novel approach to entirely integrate virtual test into test development flow", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of erlangen nuremberg": 4.0}}], "source": "ES"}, {"DBLP title": "Robust non-preemptive hard real-time scheduling for clustered multicore platforms.", "DBLP authors": ["Michele Lombardi", "Michela Milano", "Luca Benini"], "year": 2009, "MAG papers": [{"PaperId": 3148658090, "PaperTitle": "robust non preemptive hard real time scheduling for clustered multicore platforms", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2163438434, "PaperTitle": "robust non preemptive hard real time scheduling for clustered multicore platforms", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of bologna": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient OpenMP support and extensions for MPSoCs with explicitly managed memory hierarchy.", "DBLP authors": ["Andrea Marongiu", "Luca Benini"], "year": 2009, "MAG papers": [{"PaperId": 3150331606, "PaperTitle": "efficient openmp support and extensions for mpsocs with explicitly managed memory hierarchy", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2128020218, "PaperTitle": "efficient openmp support and extensions for mpsocs with explicitly managed memory hierarchy", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of bologna": 2.0}}], "source": "ES"}, {"DBLP title": "Using randomization to cope with circuit uncertainty.", "DBLP authors": ["Hamid Safizadeh", "Mohammad Tahghighi", "Ehsan K. Ardestani", "Gholamhossein Tavasoli", "Kia Bazargan"], "year": 2009, "MAG papers": [{"PaperId": 3141430666, "PaperTitle": "using randomization to cope with circuit uncertainty", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2167290946, "PaperTitle": "using randomization to cope with circuit uncertainty", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"isfahan university of technology": 2.0, "university of minnesota": 1.0, "university of california santa cruz": 1.0}}], "source": "ES"}, {"DBLP title": "Process variation aware thread mapping for Chip Multiprocessors.", "DBLP authors": ["Shengyan Hong", "Sri Hari Krishna Narayanan", "Mahmut T. Kandemir", "Ozcan Ozturk"], "year": 2009, "MAG papers": [{"PaperId": 3148438699, "PaperTitle": "process variation aware thread mapping for chip multiprocessors", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2137560215, "PaperTitle": "process variation aware thread mapping for chip multiprocessors", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 57, "Affiliations": {"pennsylvania state university": 3.0, "bilkent university": 1.0}}], "source": "ES"}, {"DBLP title": "Gate sizing for large cell-based designs.", "DBLP authors": ["Stephan Held"], "year": 2009, "MAG papers": [{"PaperId": 2136750133, "PaperTitle": "gate sizing for large cell based designs", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of bonn": 1.0}}, {"PaperId": 3144155499, "PaperTitle": "gate sizing for large cell based designs", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Multi-domain clock skew scheduling-aware register placement to optimize clock distribution network.", "DBLP authors": ["Naser MohammadZadeh", "Minoo Mirsaeedi", "Ali Jahanian", "Morteza Saheb Zamani"], "year": 2009, "MAG papers": [{"PaperId": 2107369146, "PaperTitle": "multi domain clock skew scheduling aware register placement to optimize clock distribution network", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"amirkabir university of technology": 3.0, "shahid beheshti university": 1.0}}, {"PaperId": 3149293211, "PaperTitle": "multi domain clock skew scheduling aware register placement to optimize clock distribution network", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Decoupling capacitor planning with analytical delay model on RLC power grid.", "DBLP authors": ["Ye Tao", "Sung Kyu Lim"], "year": 2009, "MAG papers": [{"PaperId": 2131404440, "PaperTitle": "decoupling capacitor planning with analytical delay model on rlc power grid", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Package routability- and IR-drop-aware finger/pad assignment in chip-package co-design.", "DBLP authors": ["Chao-Hung Lu", "Hung-Ming Chen", "Chien-Nan Jimmy Liu", "Wen-Yu Shih"], "year": 2009, "MAG papers": [{"PaperId": 2160464803, "PaperTitle": "package routability and ir drop aware finger pad assignment in chip package co design", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national central university": 3.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "Learning early-stage platform dimensioning from late-stage timing verification.", "DBLP authors": ["Kai Richter", "Marek Jersak", "Rolf Ernst"], "year": 2009, "MAG papers": [{"PaperId": 2109139904, "PaperTitle": "learning early stage platform dimensioning from late stage timing verification", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"braunschweig university of technology": 1.0}}, {"PaperId": 3152235669, "PaperTitle": "learning early stage platform dimensioning from late stage timing verification", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The influence of real-time constraints on the design of FlexRay-based systems.", "DBLP authors": ["Stephan Reichelt", "Oliver Scheickl", "G\u00f6khan Tabanoglu"], "year": 2009, "MAG papers": [{"PaperId": 2106405738, "PaperTitle": "the influence of real time constraints on the design of flexray based systems", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"audi": 1.0, "volkswagen": 1.0}}, {"PaperId": 3141075668, "PaperTitle": "the influence of real time constraints on the design of flexray based systems", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Time and memory tradeoffs in the implementation of AUTOSAR components.", "DBLP authors": ["Alberto Ferrari", "Marco Di Natale", "Giacomo Gentile", "Giovanni Reggiani", "Paolo Gai"], "year": 2009, "MAG papers": [{"PaperId": 2099811064, "PaperTitle": "time and memory tradeoffs in the implementation of autosar components", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"magneti marelli": 2.0}}], "source": "ES"}, {"DBLP title": "Systolic like soft-detection architecture for 4\u00d74 64-QAM MIMO system.", "DBLP authors": ["Pankaj Bhagawat", "Rajballav Dash", "Gwan Choi"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "Co-simulation based platform for wireless protocols design explorations.", "DBLP authors": ["Alain Fourmigue", "Bruno Girodias", "Gabriela Nicolescu", "El Mostapha Aboulhamid"], "year": 2009, "MAG papers": [{"PaperId": 3144708842, "PaperTitle": "co simulation based platform for wireless protocols design explorations", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2161258975, "PaperTitle": "co simulation based platform for wireless protocols design explorations", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ecole polytechnique de montreal": 4.0}}], "source": "ES"}, {"DBLP title": "How to speed-up your NLFSR-based stream cipher.", "DBLP authors": ["Elena Dubrova"], "year": 2009, "MAG papers": [{"PaperId": 2139072362, "PaperTitle": "how to speed up your nlfsr based stream cipher", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"royal institute of technology": 1.0}}, {"PaperId": 3143600391, "PaperTitle": "how to speed up your nlfsr based stream cipher", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A high performance reconfigurable Motion Estimation hardware architecture.", "DBLP authors": ["Ozgur Tasdizen", "Halil Kukner", "Abdulkadir Akin", "Ilker Hamzaoglu"], "year": 2009, "MAG papers": [{"PaperId": 2096992943, "PaperTitle": "a high performance reconfigurable motion estimation hardware architecture", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"sabanci university": 4.0}}, {"PaperId": 3146124357, "PaperTitle": "a high performance reconfigurable motion estimation hardware architecture", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Partition-based exploration for reconfigurable JPEG designs.", "DBLP authors": ["Philip G. Potter", "Wayne Luk", "Peter Y. K. Cheung"], "year": 2009, "MAG papers": [{"PaperId": 3140071949, "PaperTitle": "partition based exploration for reconfigurable jpeg designs", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2130355916, "PaperTitle": "partition based exploration for reconfigurable jpeg designs", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "Automated synthesis of streaming C applications to process networks in hardware.", "DBLP authors": ["Sven van Haastregt", "Bart Kienhuis"], "year": 2009, "MAG papers": [{"PaperId": 2161888881, "PaperTitle": "automated synthesis of streaming c applications to process networks in hardware", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"leiden university": 2.0}}], "source": "ES"}, {"DBLP title": "Distributed sensor for steering wheel rip force measurement in driver fatigue detection.", "DBLP authors": ["Federico Baronti", "Francesco Lenzi", "Roberto Roncella", "Roberto Saletti"], "year": 2009, "MAG papers": [{"PaperId": 3142231807, "PaperTitle": "distributed sensor for steering wheel rip force measurement in driver fatigue detection", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Making DNA self-assembly error-proof: Attaining small growth error rates through embedded information redundancy.", "DBLP authors": ["Saturnino Garcia", "Alex Orailoglu"], "year": 2009, "MAG papers": [{"PaperId": 3150547969, "PaperTitle": "making dna self assembly error proof attaining small growth error rates through embedded information redundancy", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2125743934, "PaperTitle": "making dna self assembly error proof attaining small growth error rates through embedded information redundancy", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Machine learning-based volume diagnosis.", "DBLP authors": ["Seongmoon Wang", "Wenlong Wei"], "year": 2009, "MAG papers": [{"PaperId": 2159254834, "PaperTitle": "machine learning based volume diagnosis", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"princeton university": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive idleness distribution for non-uniform aging tolerance in MultiProcessor Systems-on-Chip.", "DBLP authors": ["Francesco Paterna", "Luca Benini", "Andrea Acquaviva", "Francesco Papariello", "Giuseppe Desoli", "Mauro Olivieri"], "year": 2009, "MAG papers": [{"PaperId": 2115461525, "PaperTitle": "adaptive idleness distribution for non uniform aging tolerance in multiprocessor systems on chip", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of bologna": 2.0, "stmicroelectronics": 2.0, "sapienza university of rome": 1.0, "polytechnic university of turin": 1.0}}, {"PaperId": 3139803046, "PaperTitle": "adaptive idleness distribution for non uniform aging tolerance in multiprocessor systems on chip", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Process Variation Aware SRAM/Cache for aggressive voltage-frequency scaling.", "DBLP authors": ["Avesta Sasan", "Houman Homayoun", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2009, "MAG papers": [{"PaperId": 2104974024, "PaperTitle": "process variation aware sram cache for aggressive voltage frequency scaling", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of california irvine": 4.0}}, {"PaperId": 3142246905, "PaperTitle": "process variation aware sram cache for aggressive voltage frequency scaling", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Single ended 6T SRAM with isolated read-port for low-power embedded systems.", "DBLP authors": ["Jawar Singh", "Dhiraj K. Pradhan", "Simon Hollis", "Saraju P. Mohanty", "Jimson Mathew"], "year": 2009, "MAG papers": [{"PaperId": 2161186264, "PaperTitle": "single ended 6t sram with isolated read port for low power embedded systems", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of bristol": 4.0, "university of north texas": 1.0}}, {"PaperId": 3148175566, "PaperTitle": "single ended 6t sram with isolated read port for low power embedded systems", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "System-level power/performance evaluation of 3D stacked DRAMs for mobile applications.", "DBLP authors": ["Marco Facchini", "Trevor E. Carlson", "Anselme Vignon", "Martin Palkovic", "Francky Catthoor", "Wim Dehaene", "Luca Benini", "Paul Marchal"], "year": 2009, "MAG papers": [{"PaperId": 3147007208, "PaperTitle": "system level power performance evaluation of 3d stacked drams for mobile applications", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2122473394, "PaperTitle": "system level power performance evaluation of 3d stacked drams for mobile applications", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"imec": 4.0, "katholieke universiteit leuven": 3.0, "university of bologna": 1.0}}], "source": "ES"}, {"DBLP title": "A novel DRAM architecture as a low leakage alternative for SRAM caches in a 3D interconnect context.", "DBLP authors": ["Anselme Vignon", "Stefan Cosemans", "Wim Dehaene", "Pol Marchal", "Marco Facchini"], "year": 2009, "MAG papers": [{"PaperId": 3145382001, "PaperTitle": "a novel dram architecture as a low leakage alternative for sram caches in a 3d interconnect context", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2137703283, "PaperTitle": "a novel dram architecture as a low leakage alternative for sram caches in a 3d interconnect context", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"katholieke universiteit leuven": 5.0}}], "source": "ES"}, {"DBLP title": "A case for multi-channel memories in video recording.", "DBLP authors": ["Eero Aho", "Jari Nikara", "Petri A. Tuominen", "Kimmo Kuusilinna"], "year": 2009, "MAG papers": [{"PaperId": 2126598623, "PaperTitle": "a case for multi channel memories in video recording", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"nokia": 4.0}}, {"PaperId": 3146175732, "PaperTitle": "a case for multi channel memories in video recording", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "High level H.264/AVC video encoder parallelization for multiprocessor implementation.", "DBLP authors": ["Hajer Krichene Zrida", "Abderrazek Jemai", "Ahmed Chiheb Ammari", "Mohamed Abid"], "year": 2009, "MAG papers": [{"PaperId": 3144461674, "PaperTitle": "high level h 264 avc video encoder parallelization for multiprocessor implementation", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2128603436, "PaperTitle": "high level h 264 avc video encoder parallelization for multiprocessor implementation", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Temperature-aware scheduler based on thermal behavior grouping in multicore systems.", "DBLP authors": ["Inchoon Yeo", "Eun Jung Kim"], "year": 2009, "MAG papers": [{"PaperId": 2113124081, "PaperTitle": "temperature aware scheduler based on thermal behavior grouping in multicore systems", "Year": 2009, "CitationCount": 36, "EstimatedCitation": 60, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware/software co-design architecture for thermal management of chip multiprocessors.", "DBLP authors": ["Omer Khan", "Sandip Kundu"], "year": 2009, "MAG papers": [{"PaperId": 3148653890, "PaperTitle": "hardware software co design architecture for thermal management of chip multiprocessors", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2116727890, "PaperTitle": "hardware software co design architecture for thermal management of chip multiprocessors", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "Cross-architectural design space exploration tool for reconfigurable processors.", "DBLP authors": ["Lars Bauer", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2009, "MAG papers": [{"PaperId": 2118185763, "PaperTitle": "cross architectural design space exploration tool for reconfigurable processors", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"karlsruhe institute of technology": 3.0}}, {"PaperId": 3139655666, "PaperTitle": "cross architectural design space exploration tool for reconfigurable processors", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Automatically mapping applications to a self-reconfiguring platform.", "DBLP authors": ["Karel Bruneel", "Fatma Abouelella", "Dirk Stroobandt"], "year": 2009, "MAG papers": [{"PaperId": 3148648970, "PaperTitle": "automatically mapping applications to a self reconfiguring platform", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2160367103, "PaperTitle": "automatically mapping applications to a self reconfiguring platform", "Year": 2009, "CitationCount": 36, "EstimatedCitation": 61, "Affiliations": {"ghent university": 3.0}}], "source": "ES"}, {"DBLP title": "OSSS+R: A framework for application level modelling and synthesis of reconfigurable systems.", "DBLP authors": ["Andreas Schallenberg", "Wolfgang Nebel", "Andreas Herrholz", "Philipp A. Hartmann", "Frank Oppenheimer"], "year": 2009, "MAG papers": [{"PaperId": 3144225254, "PaperTitle": "osss r a framework for application level modelling and synthesis of reconfigurable systems", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2096001533, "PaperTitle": "osss r a framework for application level modelling and synthesis of reconfigurable systems", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"offis": 3.0}}], "source": "ES"}, {"DBLP title": "Design optimizations to improve placeability of partial reconfiguration modules.", "DBLP authors": ["Markus Koester", "Wayne Luk", "Jens Hagemeyer", "Mario Porrmann"], "year": 2009, "MAG papers": [{"PaperId": 2154686914, "PaperTitle": "design optimizations to improve placeability of partial reconfiguration modules", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"imperial college london": 2.0, "university of paderborn": 2.0}}, {"PaperId": 3150883683, "PaperTitle": "design optimizations to improve placeability of partial reconfiguration modules", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Automated data analysis solutions to silicon debug.", "DBLP authors": ["Yu-Shen Yang", "Nicola Nicolici", "Andreas G. Veneris"], "year": 2009, "MAG papers": [{"PaperId": 2126900578, "PaperTitle": "automated data analysis solutions to silicon debug", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"university of toronto": 2.0, "mcmaster university": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient and accurate method for intra-gate defect diagnoses in nanometer technology and volume data.", "DBLP authors": ["Aymen Ladhar", "Mohamed Masmoudi", "Laroussi Bouzaida"], "year": 2009, "MAG papers": [{"PaperId": 3149163555, "PaperTitle": "efficient and accurate method for intra gate defect diagnoses in nanometer technology and volume data", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2165066449, "PaperTitle": "efficient and accurate method for intra gate defect diagnoses in nanometer technology and volume data", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"stmicroelectronics": 2.0}}], "source": "ES"}, {"DBLP title": "Selection of a fault model for fault diagnosis based on unique responses.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2009, "MAG papers": [{"PaperId": 3147808426, "PaperTitle": "selection of a fault model for fault diagnosis based on unique responses", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2114971311, "PaperTitle": "selection of a fault model for fault diagnosis based on unique responses", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"purdue university": 1.0, "university of iowa": 1.0}}], "source": "ES"}, {"DBLP title": "Improving compressed test pattern generation for multiple scan chain failure diagnosis.", "DBLP authors": ["Xun Tang", "Ruifeng Guo", "Wu-Tung Cheng", "Sudhakar M. Reddy"], "year": 2009, "MAG papers": [{"PaperId": 2143236598, "PaperTitle": "improving compressed test pattern generation for multiple scan chain failure diagnosis", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of iowa": 2.0, "mentor graphics": 2.0}}], "source": "ES"}, {"DBLP title": "A case study in distributed deployment of embedded software for camera networks.", "DBLP authors": ["Francesco Leonardi", "Alessandro Pinto", "Luca P. Carloni"], "year": 2009, "MAG papers": [{"PaperId": 2158905254, "PaperTitle": "a case study in distributed deployment of embedded software for camera networks", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"columbia university": 2.0}}, {"PaperId": 3142879452, "PaperTitle": "a case study in distributed deployment of embedded software for camera networks", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "pTest: An adaptive testing tool for concurrent software on embedded multicore processors.", "DBLP authors": ["Shou-Wei Chang", "Kun-Yuan Hsieh", "Jenq Kuen Lee"], "year": 2009, "MAG papers": [{"PaperId": 2111674497, "PaperTitle": "ptest an adaptive testing tool for concurrent software on embedded multicore processors", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "A generic platform for estimation of multi-threaded program performance on heterogeneous multiprocessors.", "DBLP authors": ["Aryabartta Sahu", "M. Balakrishnan", "Preeti Ranjan Panda"], "year": 2009, "MAG papers": [{"PaperId": 3150990044, "PaperTitle": "a generic platform for estimation of multi threaded program performance on heterogeneous multiprocessors", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2156270286, "PaperTitle": "a generic platform for estimation of multi threaded program performance on heterogeneous multiprocessors", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"indian institute of technology delhi": 3.0}}], "source": "ES"}, {"DBLP title": "Networked embedded system applications design driven by an abstract middleware environment.", "DBLP authors": ["Franco Fummi", "Giovanni Perbellini", "Niccolo Roncolato"], "year": 2009, "MAG papers": [{"PaperId": 3143284668, "PaperTitle": "networked embedded system applications design driven by an abstract middleware environment", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2129152400, "PaperTitle": "networked embedded system applications design driven by an abstract middleware environment", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of verona": 3.0}}], "source": "ES"}, {"DBLP title": "Health-care electronics The market, the challenges, the progress.", "DBLP authors": ["Wolfgang Eberle", "Ashwin S. Mecheri", "Thi Kim Thoa Nguyen", "Georges G. E. Gielen", "Raymond Campagnolo", "Alison J. Burdett", "Chris Toumazou", "Bart Volckaerts"], "year": 2009, "MAG papers": [{"PaperId": 2167247311, "PaperTitle": "health care electronics the market the challenges the progress", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"katholieke universiteit leuven": 4.0, "imperial college london": 1.0, "cochlear limited": 1.0}}], "source": "ES"}, {"DBLP title": "Design and implementation of scalable, transparent threads for multi-core media processor.", "DBLP authors": ["Takeshi Kodaka", "Shunsuke Sasaki", "Takahiro Tokuyoshi", "Ryuichiro Ohyama", "Nobuhiro Nonogaki", "Koji Kitayama", "Tatsuya Mori", "Yasuyuki Ueda", "Hideho Arakida", "Yuji Okuda", "Toshiki Kizu", "Yoshiro Tsuboi", "Nobu Matsumoto"], "year": 2009, "MAG papers": [{"PaperId": 3140332727, "PaperTitle": "design and implementation of scalable transparent threads for multi core media processor", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2142975095, "PaperTitle": "design and implementation of scalable transparent threads for multi core media processor", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"toshiba": 13.0}}], "source": "ES"}, {"DBLP title": "High data rate fully flexible SDR modem advanced configurable architecture & development methodology.", "DBLP authors": ["Francois Kasperski", "Olivier Pierrelee", "Frederic Dotto", "Michel Sarlotte"], "year": 2009, "MAG papers": [{"PaperId": 3142875361, "PaperTitle": "high data rate fully flexible sdr modem advanced configurable architecture development methodology", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2132696183, "PaperTitle": "high data rate fully flexible sdr modem advanced configurable architecture development methodology", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"thales communications": 4.0}}], "source": "ES"}, {"DBLP title": "Cross-coupling in 65nm fully integrated EDGE System On Chip Design and cross-coupling prevention of complex 65nm SoC.", "DBLP authors": ["Pierre-Henri Bonnaud", "Grit Sommer"], "year": 2009, "MAG papers": [{"PaperId": 3149874586, "PaperTitle": "cross coupling in 65nm fully integrated edge system on chip design and cross coupling prevention of complex 65nm soc", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2168540640, "PaperTitle": "cross coupling in 65nm fully integrated edge system on chip design and cross coupling prevention of complex 65nm soc", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"infineon technologies": 2.0}}], "source": "ES"}, {"DBLP title": "Latency criticality aware on-chip communication.", "DBLP authors": ["Zheng Li", "Jie Wu", "Li Shang", "Robert P. Dick", "Yihe Sun"], "year": 2009, "MAG papers": [{"PaperId": 2149380190, "PaperTitle": "latency criticality aware on chip communication", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of michigan": 1.0, "tsinghua university": 3.0, "university of colorado boulder": 1.0}}], "source": "ES"}, {"DBLP title": "In-network reorder buffer to improve overall NoC performance while resolving the in-order requirement problem.", "DBLP authors": ["Woo-Cheol Kwon", "Sungjoo Yoo", "Junhyung Um", "Seh-Woong Jeong"], "year": 2009, "MAG papers": [{"PaperId": 2105179566, "PaperTitle": "in network reorder buffer to improve overall noc performance while resolving the in order requirement problem", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"pohang university of science and technology": 1.0, "samsung": 3.0}}], "source": "ES"}, {"DBLP title": "An efficent dynamic multicast routing protocol for distributing traffic in NOCs.", "DBLP authors": ["Masoumeh Ebrahimi", "Masoud Daneshtalab", "Mohammad Hossein Neishaburi", "Siamak Mohammadi", "Ali Afzali-Kusha", "Juha Plosila", "Hannu Tenhunen"], "year": 2009, "MAG papers": [{"PaperId": 2113570440, "PaperTitle": "an efficent dynamic multicast routing protocol for distributing traffic in nocs", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of tehran": 5.0, "information technology university": 2.0}}, {"PaperId": 3149673850, "PaperTitle": "an efficent dynamic multicast routing protocol for distributing traffic in nocs", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Priority based forced requeue to reduce worst-case latencies for bursty traffic.", "DBLP authors": ["Mikael Millberg", "Axel Jantsch"], "year": 2009, "MAG papers": [{"PaperId": 2169561192, "PaperTitle": "priority based forced requeue to reduce worst case latencies for bursty traffic", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"royal institute of technology": 2.0}}, {"PaperId": 3141735500, "PaperTitle": "priority based forced requeue to reduce worst case latencies for bursty traffic", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Optimizations of an application-level protocol for enhanced dependability in FlexRay.", "DBLP authors": ["Wenchao Li", "Marco Di Natale", "Wei Zheng", "Paolo Giusto", "Alberto L. Sangiovanni-Vincentelli", "Sanjit A. Seshia"], "year": 2009, "MAG papers": [{"PaperId": 2159722752, "PaperTitle": "optimizations of an application level protocol for enhanced dependability in flexray", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"general motors": 1.0, "university of california berkeley": 4.0}}], "source": "ES"}, {"DBLP title": "Remote measurement of local oscillator drifts in FlexRay networks.", "DBLP authors": ["Eric Armengaud", "Andreas Steininger"], "year": 2009, "MAG papers": [{"PaperId": 3142313160, "PaperTitle": "remote measurement of local oscillator drifts in flexray networks", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2168340024, "PaperTitle": "remote measurement of local oscillator drifts in flexray networks", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"vienna university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "CAN+: A new backward-compatible Controller Area Network (CAN) protocol with up to 16\u00d7 higher data rates.", "DBLP authors": ["Tobias Ziermann", "Stefan Wildermann", "J\u00fcrgen Teich"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "Shock immunity enhancement via resonance damping in gyroscopes for automotive applications.", "DBLP authors": ["Eleonora Marchetti", "Luca Fanucci", "Alessandro Rocchi", "Marco De Marinis"], "year": 2009, "MAG papers": [{"PaperId": 2154961316, "PaperTitle": "shock immunity enhancement via resonance damping in gyroscopes for automotive applications", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of pisa": 2.0}}], "source": "ES"}, {"DBLP title": "Integration of an advanced emergency call subsystem into a car-gateway platform.", "DBLP authors": ["Natividad Mart\u00ednez Madrid", "Ralf Seepold", "Alvaro Reina Nieves", "J. S\u00e1ez Gomez", "Alberto los Santos Aransay", "P. Sanz Velasco", "Carlos Rueda Morales", "Felisa Ares"], "year": 2009, "MAG papers": [{"PaperId": 2118387176, "PaperTitle": "integration of an advanced emergency call subsystem into a car gateway platform", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"charles iii university of madrid": 4.0, "telefonica": 2.0}}], "source": "ES"}, {"DBLP title": "Finite Precision bit-width allocation using SAT-Modulo Theory.", "DBLP authors": ["Adam B. Kinsman", "Nicola Nicolici"], "year": 2009, "MAG papers": [{"PaperId": 3141105696, "PaperTitle": "finite precision bit width allocation using sat modulo theory", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2159401583, "PaperTitle": "finite precision bit width allocation using sat modulo theory", "Year": 2009, "CitationCount": 41, "EstimatedCitation": 63, "Affiliations": {"mcmaster university": 2.0}}], "source": "ES"}, {"DBLP title": "HLS-l: High-level synthesis of high performance latch-based circuits.", "DBLP authors": ["Seungwhun Paik", "Insup Shin", "Youngsoo Shin"], "year": 2009, "MAG papers": [{"PaperId": 2119299561, "PaperTitle": "hls l high level synthesis of high performance latch based circuits", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "Automatic generation of streaming datapaths for arbitrary fixed permutations.", "DBLP authors": ["Peter A. Milder", "James C. Hoe", "Markus P\u00fcschel"], "year": 2009, "MAG papers": [{"PaperId": 2169957916, "PaperTitle": "automatic generation of streaming datapaths for arbitrary fixed permutations", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"carnegie mellon university": 3.0}}, {"PaperId": 3145158195, "PaperTitle": "automatic generation of streaming datapaths for arbitrary fixed permutations", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "SEU-aware resource binding for modular redundancy based designs on FPGAs.", "DBLP authors": ["Shahin Golshan", "Eli Bozorgzadeh"], "year": 2009, "MAG papers": [{"PaperId": 3151322387, "PaperTitle": "seu aware resource binding for modular redundancy based designs on fpgas", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2130489211, "PaperTitle": "seu aware resource binding for modular redundancy based designs on fpgas", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "Generation of compact test sets with high defect coverage.", "DBLP authors": ["Xrysovalantis Kavousianos", "Krishnendu Chakrabarty"], "year": 2009, "MAG papers": [{"PaperId": 2097349963, "PaperTitle": "generation of compact test sets with high defect coverage", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"duke university": 1.0, "university of ioannina": 1.0}}, {"PaperId": 3148278272, "PaperTitle": "generation of compact test sets with high defect coverage", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A scalable method for the generation of small test sets.", "DBLP authors": ["Santiago Remersaro", "Janusz Rajski", "Sudhakar M. Reddy", "Irith Pomeranz"], "year": 2009, "MAG papers": [{"PaperId": 3149075706, "PaperTitle": "a scalable method for the generation of small test sets", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2147893937, "PaperTitle": "a scalable method for the generation of small test sets", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"mentor graphics": 2.0, "purdue university": 1.0, "university of iowa": 1.0}}], "source": "ES"}, {"DBLP title": "QC-Fill: An X-Fill method for quick-and-cool scan test.", "DBLP authors": ["Chao-Wen Tzeng", "Shi-Yu Huang"], "year": 2009, "MAG papers": [{"PaperId": 2099337863, "PaperTitle": "qc fill an x fill method for quick and cool scan test", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Exploring parallelizations of applications for MPSoC platforms using MPA.", "DBLP authors": ["Rogier Baert", "Erik Brockmeyer", "Sven Wuytack", "Thomas J. Ashby"], "year": 2009, "MAG papers": [{"PaperId": 2120498223, "PaperTitle": "exploring parallelizations of applications for mpsoc platforms using mpa", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"katholieke universiteit leuven": 4.0}}, {"PaperId": 3143484985, "PaperTitle": "exploring parallelizations of applications for mpsoc platforms using mpa", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An MDE methodology for the development of high-integrity real-time systems.", "DBLP authors": ["Silvia Mazzini", "Stefano Puri", "Tullio Vardanega"], "year": 2009, "MAG papers": [{"PaperId": 3140691400, "PaperTitle": "an mde methodology for the development of high integrity real time systems", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2114101952, "PaperTitle": "an mde methodology for the development of high integrity real time systems", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of padua": 1.0}}], "source": "ES"}, {"DBLP title": "Mode-based reconfiguration of critical software component architectures.", "DBLP authors": ["Etienne Borde", "Gr\u00e9gory Ha\u00efk", "Laurent Pautet"], "year": 2009, "MAG papers": [{"PaperId": 2112621095, "PaperTitle": "mode based reconfiguration of critical software component architectures", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 59, "Affiliations": {}}, {"PaperId": 3144299857, "PaperTitle": "mode based reconfiguration of critical software component architectures", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Towards a formal semantics for the AADL behavior annex.", "DBLP authors": ["Zhibin Yang", "Kai Hu", "Dianfu Ma", "Lei Pi"], "year": 2009, "MAG papers": [{"PaperId": 2159079542, "PaperTitle": "towards a formal semantics for the aadl behavior annex", "Year": 2009, "CitationCount": 36, "EstimatedCitation": 54, "Affiliations": {"paul sabatier university": 1.0, "beihang university": 3.0}}], "source": "ES"}, {"DBLP title": "On the efficient reduction of complete EM based parametric models.", "DBLP authors": ["Jorge Fernandez Villena", "Gabriela Ciuprina", "Daniel Ioan", "Lu\u00eds Miguel Silveira"], "year": 2009, "MAG papers": [{"PaperId": 2120438117, "PaperTitle": "on the efficient reduction of complete em based parametric models", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"politehnica university of bucharest": 2.0, "inesc id": 1.0, "cadence design systems": 1.0}}, {"PaperId": 3140146451, "PaperTitle": "on the efficient reduction of complete em based parametric models", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Efficient compression and handling of current source model library waveforms.", "DBLP authors": ["Safar Hatami", "Peter Feldmann", "Soroush Abbaspour", "Massoud Pedram"], "year": 2009, "MAG papers": [{"PaperId": 3143739887, "PaperTitle": "efficient compression and handling of current source model library waveforms", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}, {"PaperId": 2110000518, "PaperTitle": "efficient compression and handling of current source model library waveforms", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ibm": 2.0, "university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "New simulation methodology of 3D surface roughness loss for interconnects modeling.", "DBLP authors": ["Quan Chen", "Ngai Wong"], "year": 2009, "MAG papers": [{"PaperId": 2149064679, "PaperTitle": "new simulation methodology of 3d surface roughness loss for interconnects modeling", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "An efficient decoupling capacitance optimization using piecewise polynomial models.", "DBLP authors": ["Xiaoyi Wang", "Yici Cai", "Sheldon X.-D. Tan", "Xianlong Hong", "Jacob Relles"], "year": 2009, "MAG papers": [{"PaperId": 2130670665, "PaperTitle": "an efficient decoupling capacitance optimization using piecewise polynomial models", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tsinghua university": 3.0, "university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "An automated flow for integrating hardware IP into the automotive systems engineering process.", "DBLP authors": ["Jan-Hendrik Oetjens", "Ralph G\u00f6rgen", "Joachim Gerlach", "Wolfgang Nebel"], "year": 2009, "MAG papers": [{"PaperId": 2171655630, "PaperTitle": "an automated flow for integrating hardware ip into the automotive systems engineering process", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"bosch": 2.0, "offis": 1.0}}, {"PaperId": 3142471881, "PaperTitle": "an automated flow for integrating hardware ip into the automotive systems engineering process", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Model Based Design needs high level synthesis - A collection of high level synthesis techniques to improve productivity and quality of results for model based electronic design.", "DBLP authors": ["Steve Perry"], "year": 2009, "MAG papers": [{"PaperId": 3149594966, "PaperTitle": "model based design needs high level synthesis a collection of high level synthesis techniques to improve productivity and quality of results for model based electronic design", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2128393696, "PaperTitle": "model based design needs high level synthesis a collection of high level synthesis techniques to improve productivity and quality of results for model based electronic design", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"altera": 1.0}}], "source": "ES"}, {"DBLP title": "EMC-aware design on a microcontroller for automotive applications.", "DBLP authors": ["Patrice Joubert Doriol", "Yamarita Villavicencio", "Cristiano Forzan", "Mario Rotigni", "Giovanni Graziosi", "Davide Pandini"], "year": 2009, "MAG papers": [{"PaperId": 3140285801, "PaperTitle": "emc aware design on a microcontroller for automotive applications", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2114756964, "PaperTitle": "emc aware design on a microcontroller for automotive applications", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"stmicroelectronics": 5.0, "polytechnic university of turin": 1.0}}], "source": "ES"}, {"DBLP title": "Semiformal verification of temporal properties in automotive hardware dependent software.", "DBLP authors": ["Djones Lettnin", "Pradeep Kumar Nalla", "J\u00f6rg Behrend", "J\u00fcrgen Ruf", "Joachim Gerlach", "Thomas Kropf", "Wolfgang Rosenstiel", "Volker Sch\u00f6nknecht", "Stephan Reitemeyer"], "year": 2009, "MAG papers": [{"PaperId": 2141028973, "PaperTitle": "semiformal verification of temporal properties in automotive hardware dependent software", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of tubingen": 7.0}}, {"PaperId": 3146505138, "PaperTitle": "semiformal verification of temporal properties in automotive hardware dependent software", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "On the relationship between stuck-at fault coverage and transition fault coverage.", "DBLP authors": ["Jan Schat"], "year": 2009, "MAG papers": [{"PaperId": 2131554080, "PaperTitle": "on the relationship between stuck at fault coverage and transition fault coverage", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nxp semiconductors": 1.0}}, {"PaperId": 3142938252, "PaperTitle": "on the relationship between stuck at fault coverage and transition fault coverage", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "System-level hardware-based protection of memories against soft-errors.", "DBLP authors": ["Valentin Gherman", "Samuel Evain", "Mickael Cartron", "Nathaniel Seymour", "Yannick Bonhomme"], "year": 2009, "MAG papers": [{"PaperId": 2169179451, "PaperTitle": "system level hardware based protection of memories against soft errors", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}, {"PaperId": 3140878477, "PaperTitle": "system level hardware based protection of memories against soft errors", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A study of the Single Event Effects impact on functional mapping within Flash-based FPGAs.", "DBLP authors": ["Francesco Abate", "Luca Sterpone", "Massimo Violante", "Fernanda Lima Kastensmidt"], "year": 2009, "MAG papers": [{"PaperId": 3148341543, "PaperTitle": "a study of the single event effects impact on functional mapping within flash based fpgas", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2101261566, "PaperTitle": "a study of the single event effects impact on functional mapping within flash based fpgas", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"polytechnic university of turin": 3.0, "universidade federal do rio grande do sul": 1.0}}], "source": "ES"}, {"DBLP title": "Finite precision processing in wireless applications.", "DBLP authors": ["David Novo", "Min Li", "Bruno Bougard", "Liesbet Van der Perre", "Francky Catthoor"], "year": 2009, "MAG papers": [{"PaperId": 2147301857, "PaperTitle": "finite precision processing in wireless applications", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"katholieke universiteit leuven": 5.0}}], "source": "ES"}, {"DBLP title": "A physical-location-aware X-filling method for IR-drop reduction in at-speed scan test.", "DBLP authors": ["Wen-Wen Hsieh", "I-Sheng Lin", "TingTing Hwang"], "year": 2009, "MAG papers": [{"PaperId": 2102551348, "PaperTitle": "a physical location aware x filling method for ir drop reduction in at speed scan test", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient reliability simulation of analog ICs including variability and time-varying stress.", "DBLP authors": ["Elie Maricau", "Georges G. E. Gielen"], "year": 2009, "MAG papers": [{"PaperId": 3152276207, "PaperTitle": "efficient reliability simulation of analog ics including variability and time varying stress", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2145774126, "PaperTitle": "efficient reliability simulation of analog ics including variability and time varying stress", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"katholieke universiteit leuven": 2.0}}], "source": "ES"}, {"DBLP title": "A generic architecture of CCSDS Low Density Parity Check decoder for near-earth applications.", "DBLP authors": ["Fabien Demangel", "Nicolas Fau", "Nicolas Drabik", "Fran\u00e7ois Charot", "Christophe Wolinski"], "year": 2009, "MAG papers": [{"PaperId": 3139999200, "PaperTitle": "a generic architecture of ccsds low density parity check decoder for near earth applications", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2104652272, "PaperTitle": "a generic architecture of ccsds low density parity check decoder for near earth applications", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of rennes": 2.0}}], "source": "ES"}, {"DBLP title": "Property analysis and design understanding.", "DBLP authors": ["Ulrich K\u00fchne", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2009, "MAG papers": [{"PaperId": 3148817983, "PaperTitle": "property analysis and design understanding", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2134349970, "PaperTitle": "property analysis and design understanding", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "Test exploration and validation using transaction level models.", "DBLP authors": ["Michael A. Kochte", "Christian G. Zoellin", "Michael E. Imhof", "Rauf Salimi Khaligh", "Martin Radetzki", "Hans-Joachim Wunderlich", "Stefano Di Carlo", "Paolo Prinetto"], "year": 2009, "MAG papers": [{"PaperId": 2111907736, "PaperTitle": "test exploration and validation using transaction level models", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"polytechnic university of turin": 2.0, "university of stuttgart": 6.0}}], "source": "ES"}, {"DBLP title": "Heterogeneous multi-core platform for consumer multimedia applications.", "DBLP authors": ["Peter Kollig", "Colin Osborne", "Tomas Henriksson"], "year": 2009, "MAG papers": [{"PaperId": 2170503424, "PaperTitle": "heterogeneous multi core platform for consumer multimedia applications", "Year": 2009, "CitationCount": 55, "EstimatedCitation": 84, "Affiliations": {"nxp semiconductors": 3.0}}, {"PaperId": 3142340790, "PaperTitle": "heterogeneous multi core platform for consumer multimedia applications", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Multi-core for mobile phones.", "DBLP authors": ["C. H. van Berkel"], "year": 2009, "MAG papers": [{"PaperId": 2149243993, "PaperTitle": "multi core for mobile phones", "Year": 2009, "CitationCount": 178, "EstimatedCitation": 258, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Energy-efficient spatially-adaptive clustering and routing in wireless sensor networks.", "DBLP authors": ["Hengyu Long", "Yongpan Liu", "Xiaoguang Fan", "Robert P. Dick", "Huazhong Yang"], "year": 2009, "MAG papers": [{"PaperId": 2135606989, "PaperTitle": "energy efficient spatially adaptive clustering and routing in wireless sensor networks", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"tsinghua university": 4.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "Online adaptation policy design for grid sensor networks with reconfigurable embedded nodes.", "DBLP authors": ["Varun Subramanian", "Michael Gilberti", "Alex Doboli"], "year": 2009, "MAG papers": [{"PaperId": 2108003300, "PaperTitle": "online adaptation policy design for grid sensor networks with reconfigurable embedded nodes", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"stony brook university": 3.0}}, {"PaperId": 3142399772, "PaperTitle": "online adaptation policy design for grid sensor networks with reconfigurable embedded nodes", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Defect-aware logic mapping for nanowire-based programmable logic arrays via satisfiability.", "DBLP authors": ["Yexin Zheng", "Chao Huang"], "year": 2009, "MAG papers": [{"PaperId": 2135313644, "PaperTitle": "defect aware logic mapping for nanowire based programmable logic arrays via satisfiability", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "Debugging of Toffoli networks.", "DBLP authors": ["Robert Wille", "Daniel Gro\u00dfe", "Stefan Frehse", "Gerhard W. Dueck", "Rolf Drechsler"], "year": 2009, "MAG papers": [{"PaperId": 3145165864, "PaperTitle": "debugging of toffoli networks", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2147198170, "PaperTitle": "debugging of toffoli networks", "Year": 2009, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"university of new brunswick": 1.0, "university of bremen": 4.0}}], "source": "ES"}, {"DBLP title": "Cross-contamination avoidance for droplet routing in digital microfluidic biochips.", "DBLP authors": ["Yang Zhao", "Krishnendu Chakrabarty"], "year": 2009, "MAG papers": [{"PaperId": 2160311584, "PaperTitle": "cross contamination avoidance for droplet routing in digital microfluidic biochips", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Error correction in single-hop wireless sensor networks - A case study.", "DBLP authors": ["Daniel Schmidt", "Matthias Berning", "Norbert Wehn"], "year": 2009, "MAG papers": [{"PaperId": 3142709839, "PaperTitle": "error correction in single hop wireless sensor networks a case study", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2169594220, "PaperTitle": "error correction in single hop wireless sensor networks a case study", "Year": 2009, "CitationCount": 46, "EstimatedCitation": 72, "Affiliations": {"kaiserslautern university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Design of an application-specific instruction set processor for high-throughput and scalable FFT.", "DBLP authors": ["Xuan Guan", "Hai Lin", "Yunsi Fei"], "year": 2009, "MAG papers": [{"PaperId": 2163284562, "PaperTitle": "design of an application specific instruction set processor for high throughput and scalable fft", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of connecticut": 3.0}}], "source": "ES"}, {"DBLP title": "A novel LDPC decoder for DVB-S2 IP.", "DBLP authors": ["Stefan M\u00fcller", "Manuel Schreger", "Marten Kabutz", "Matthias Alles", "Frank Kienle", "Norbert Wehn"], "year": 2009, "MAG papers": [{"PaperId": 2134355893, "PaperTitle": "a novel ldpc decoder for dvb s2 ip", "Year": 2009, "CitationCount": 36, "EstimatedCitation": 67, "Affiliations": {"kaiserslautern university of technology": 3.0}}, {"PaperId": 3148200351, "PaperTitle": "a novel ldpc decoder for dvb s2 ip", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A flexible floating-point wavelet transform and wavelet packet processor.", "DBLP authors": ["Andre Guntoro", "Manfred Glesner"], "year": 2009, "MAG papers": [{"PaperId": 2106763914, "PaperTitle": "a flexible floating point wavelet transform and wavelet packet processor", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"technische universitat darmstadt": 2.0}}, {"PaperId": 3145681365, "PaperTitle": "a flexible floating point wavelet transform and wavelet packet processor", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "On hierarchical statistical static timing analysis.", "DBLP authors": ["Bing Li", "Ning Chen", "Manuel Schmidt", "Walter Schneider", "Ulf Schlichtmann"], "year": 2009, "MAG papers": [{"PaperId": 2155014551, "PaperTitle": "on hierarchical statistical static timing analysis", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"technische universitat munchen": 5.0}}], "source": "ES"}, {"DBLP title": "Increasing the accuracy of SAT-based debugging.", "DBLP authors": ["Andr\u00e9 S\u00fclflow", "G\u00f6rschwin Fey", "C\u00e9cile Braunstein", "Ulrich K\u00fchne", "Rolf Drechsler"], "year": 2009, "MAG papers": [{"PaperId": 2724603638, "PaperTitle": "increasing the accuracy of sat based debugging", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of bremen": 4.0}}, {"PaperId": 2168368804, "PaperTitle": "increasing the accuracy of sat based debugging", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of bremen": 4.0}}, {"PaperId": 3144924605, "PaperTitle": "increasing the accuracy of sat based debugging", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "GCS: High-performance gate-level simulation with GPGPUs.", "DBLP authors": ["Debapriya Chatterjee", "Andrew DeOrio", "Valeria Bertacco"], "year": 2009, "MAG papers": [{"PaperId": 3146952922, "PaperTitle": "gcs high performance gate level simulation with gpgpus", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Trace signal selection for visibility enhancement in post-silicon validation.", "DBLP authors": ["Xiao Liu", "Qiang Xu"], "year": 2009, "MAG papers": [{"PaperId": 2120263045, "PaperTitle": "trace signal selection for visibility enhancement in post silicon validation", "Year": 2009, "CitationCount": 151, "EstimatedCitation": 293, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "A new design-for-test technique for SRAM core-cell stability faults.", "DBLP authors": ["Alexandre Ney", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Magali Bastian", "Vincent Gouin"], "year": 2009, "MAG papers": [{"PaperId": 3144908805, "PaperTitle": "a new design for test technique for sram core cell stability faults", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2111475681, "PaperTitle": "a new design for test technique for sram core cell stability faults", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of montpellier": 5.0, "infineon technologies": 2.0}}], "source": "ES"}, {"DBLP title": "Test cost reduction for multiple-voltage designs with bridge defects through Gate-Sizing.", "DBLP authors": ["S. Saqib Khursheed", "Bashir M. Al-Hashimi", "Peter Harrod"], "year": 2009, "MAG papers": [{"PaperId": 3142841732, "PaperTitle": "test cost reduction for multiple voltage designs with bridge defects through gate sizing", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2142520714, "PaperTitle": "test cost reduction for multiple voltage designs with bridge defects through gate sizing", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of southampton": 2.0}}], "source": "ES"}, {"DBLP title": "A diagnosis algorithm for extreme space compaction.", "DBLP authors": ["Stefan Holst", "Hans-Joachim Wunderlich"], "year": 2009, "MAG papers": [{"PaperId": 3141551298, "PaperTitle": "a diagnosis algorithm for extreme space compaction", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2134636371, "PaperTitle": "a diagnosis algorithm for extreme space compaction", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of stuttgart": 2.0}}], "source": "ES"}, {"DBLP title": "Thermal-aware memory mapping in 3D designs.", "DBLP authors": ["Ang-Chih Hsieh", "TingTing Hwang"], "year": 2009, "MAG papers": [{"PaperId": 2144023247, "PaperTitle": "thermal aware memory mapping in 3d designs", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Static analysis to mitigate soft errors in register files.", "DBLP authors": ["Jongeun Lee", "Aviral Shrivastava"], "year": 2009, "MAG papers": [{"PaperId": 2121045100, "PaperTitle": "static analysis to mitigate soft errors in register files", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "Using dynamic compilation for continuing execution under reduced memory availability.", "DBLP authors": ["Ozcan Ozturk", "Mahmut T. Kandemir"], "year": 2009, "MAG papers": [{"PaperId": 3143206260, "PaperTitle": "using dynamic compilation for continuing execution under reduced memory availability", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2161494873, "PaperTitle": "using dynamic compilation for continuing execution under reduced memory availability", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"bilkent university": 1.0, "pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "A design methodology for fully reconfigurable Delta-Sigma data converters.", "DBLP authors": ["Yi Ke", "Jan Craninckx", "Georges G. E. Gielen"], "year": 2009, "MAG papers": [{"PaperId": 2169052992, "PaperTitle": "a design methodology for fully reconfigurable delta sigma data converters", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"katholieke universiteit leuven": 3.0}}], "source": "ES"}, {"DBLP title": "Optimal sizing of configurable devices to reduce variability in integrated circuits.", "DBLP authors": ["Peter R. Wilson", "Reuben Wilcock"], "year": 2009, "MAG papers": [{"PaperId": 3147371043, "PaperTitle": "optimal sizing of configurable devices to reduce variability in integrated circuits", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2119478665, "PaperTitle": "optimal sizing of configurable devices to reduce variability in integrated circuits", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of southampton": 2.0}}], "source": "ES"}, {"DBLP title": "An automated design flow for vibration-based energy harvester systems.", "DBLP authors": ["Leran Wang", "Tom J. Kazmierski", "Bashir M. Al-Hashimi", "Stephen P. Beeby", "Dibin Zhu"], "year": 2009, "MAG papers": [{"PaperId": 2169690885, "PaperTitle": "an automated design flow for vibration based energy harvester systems", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of southampton": 5.0}}, {"PaperId": 3150921336, "PaperTitle": "an automated design flow for vibration based energy harvester systems", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Enhanced design of filterless class-D audio amplifier.", "DBLP authors": ["Chun Wei Lin", "Bing-Shiun Hsieh", "Yu Cheng Lin"], "year": 2009, "MAG papers": [{"PaperId": 2140975785, "PaperTitle": "enhanced design of filterless class d audio amplifier", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"national yunlin university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Effectiveness of adaptive supply voltage and body bias as post-silicon variability compensation techniques for full-swing and low-swing on-chip communication channels.", "DBLP authors": ["Giacomo Paci", "Davide Bertozzi", "Luca Benini"], "year": 2009, "MAG papers": [{"PaperId": 3146881645, "PaperTitle": "effectiveness of adaptive supply voltage and body bias as post silicon variability compensation techniques for full swing and low swing on chip communication channels", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2144273835, "PaperTitle": "effectiveness of adaptive supply voltage and body bias as post silicon variability compensation techniques for full swing and low swing on chip communication channels", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of bologna": 2.0, "university of ferrara": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic thermal management in 3D multicore architectures.", "DBLP authors": ["Ayse K. Coskun", "Jos\u00e9 L. Ayala", "David Atienza", "Tajana Simunic Rosing", "Yusuf Leblebici"], "year": 2009, "MAG papers": [{"PaperId": 3143213804, "PaperTitle": "dynamic thermal management in 3d multicore architectures", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2115946118, "PaperTitle": "dynamic thermal management in 3d multicore architectures", "Year": 2009, "CitationCount": 158, "EstimatedCitation": 238, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0, "complutense university of madrid": 1.0, "university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Energy minimization for real-time systems with non-convex and discrete operation modes.", "DBLP authors": ["Foad Dabiri", "Alireza Vahdatpour", "Miodrag Potkonjak", "Majid Sarrafzadeh"], "year": 2009, "MAG papers": [{"PaperId": 3139899048, "PaperTitle": "energy minimization for real time systems with non convex and discrete operation modes", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2120975795, "PaperTitle": "energy minimization for real time systems with non convex and discrete operation modes", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "Exploiting narrow-width values for thermal-aware register file designs.", "DBLP authors": ["Shuai Wang", "Jie S. Hu", "Sotirios G. Ziavras", "Sung Woo Chung"], "year": 2009, "MAG papers": [{"PaperId": 2123074235, "PaperTitle": "exploiting narrow width values for thermal aware register file designs", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"new jersey institute of technology": 3.0, "korea university": 1.0}}], "source": "ES"}, {"DBLP title": "Visual quality analysis for dynamic backlight scaling in LCD systems.", "DBLP authors": ["Andrea Bartolini", "Martino Ruggiero", "Luca Benini"], "year": 2009, "MAG papers": [{"PaperId": 3152142561, "PaperTitle": "visual quality analysis for dynamic backlight scaling in lcd systems", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2136158223, "PaperTitle": "visual quality analysis for dynamic backlight scaling in lcd systems", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of bologna": 3.0}}], "source": "ES"}, {"DBLP title": "A parallel approach for high performance hardware design of intra prediction in H.264/AVC Video Codec.", "DBLP authors": ["Muhammad Shafique", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2009, "MAG papers": [{"PaperId": 3152432996, "PaperTitle": "a parallel approach for high performance hardware design of intra prediction in h 264 avc video codec", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2135255608, "PaperTitle": "a parallel approach for high performance hardware design of intra prediction in h 264 avc video codec", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient constant-time entropy decoding for H.264.", "DBLP authors": ["Nabeel Iqbal", "J\u00f6rg Henkel"], "year": 2009, "MAG papers": [{"PaperId": 2109884261, "PaperTitle": "efficient constant time entropy decoding for h 264", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"karlsruhe institute of technology": 2.0}}, {"PaperId": 3145583733, "PaperTitle": "efficient constant time entropy decoding for h 264", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Predictive models for multimedia applications power consumption based on use-case and OS level analysis.", "DBLP authors": ["Patrick Bellasi", "William Fornaciari", "David Siorpaes"], "year": 2009, "MAG papers": [{"PaperId": 2163172308, "PaperTitle": "predictive models for multimedia applications power consumption based on use case and os level analysis", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"polytechnic university of milan": 2.0, "stmicroelectronics": 1.0}}, {"PaperId": 3139748637, "PaperTitle": "predictive models for multimedia applications power consumption based on use case and os level analysis", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Algebraic techniques to enhance common sub-expression elimination for polynomial system synthesis.", "DBLP authors": ["Sivaram Gopalakrishnan", "Priyank Kalla"], "year": 2009, "MAG papers": [{"PaperId": 3147755507, "PaperTitle": "algebraic techniques to enhance common sub expression elimination for polynomial system synthesis", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2149500691, "PaperTitle": "algebraic techniques to enhance common sub expression elimination for polynomial system synthesis", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"synopsys": 1.0, "university of utah": 1.0}}], "source": "ES"}, {"DBLP title": "Sequential logic synthesis using symbolic bi-decomposition.", "DBLP authors": ["Victor N. Kravets", "Alan Mishchenko"], "year": 2009, "MAG papers": [{"PaperId": 3151610206, "PaperTitle": "sequential logic synthesis using symbolic bi decomposition", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}, {"PaperId": 2113212747, "PaperTitle": "sequential logic synthesis using symbolic bi decomposition", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california berkeley": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "On decomposing Boolean functions via extended cofactoring.", "DBLP authors": ["Anna Bernasconi", "Valentina Ciriani", "Gabriella Trucco", "Tiziano Villa"], "year": 2009, "MAG papers": [{"PaperId": 3141394097, "PaperTitle": "on decomposing boolean functions via extended cofactoring", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2106576948, "PaperTitle": "on decomposing boolean functions via extended cofactoring", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of verona": 1.0, "university of milan": 2.0, "university of pisa": 1.0}}], "source": "ES"}, {"DBLP title": "Register placement for high-performance circuits.", "DBLP authors": ["Mei-Fang Chiang", "Takumi Okamoto", "Takeshi Yoshimura"], "year": 2009, "MAG papers": [{"PaperId": 2108543190, "PaperTitle": "register placement for high performance circuits", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"waseda university": 2.0, "nec": 1.0}}], "source": "ES"}, {"DBLP title": "Scalable Adaptive Scan (SAS).", "DBLP authors": ["Anshuman Chandra", "Rohit Kapur", "Yasunari Kanzawa"], "year": 2009, "MAG papers": [{"PaperId": 2110267158, "PaperTitle": "scalable adaptive scan sas", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 50, "Affiliations": {"synopsys": 3.0}}, {"PaperId": 3149180316, "PaperTitle": "scalable adaptive scan sas", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "LFSR-based test-data compression with self-stoppable seeds.", "DBLP authors": ["M. Koutsoupia", "Emmanouil Kalligeros", "Xrysovalantis Kavousianos", "Dimitris Nikolos"], "year": 2009, "MAG papers": [{"PaperId": 2170651059, "PaperTitle": "lfsr based test data compression with self stoppable seeds", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of ioannina": 1.0, "university of patras": 2.0, "university of the aegean": 1.0}}, {"PaperId": 3150393136, "PaperTitle": "lfsr based test data compression with self stoppable seeds", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Seed selection in LFSR-reseeding-based test compression for the detection of small-delay defects.", "DBLP authors": ["Mahmut Yilmaz", "Krishnendu Chakrabarty"], "year": 2009, "MAG papers": [{"PaperId": 3142463325, "PaperTitle": "seed selection in lfsr reseeding based test compression for the detection of small delay defects", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2131483162, "PaperTitle": "seed selection in lfsr reseeding based test compression for the detection of small delay defects", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"duke university": 1.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "A generic framework for scan capture power reduction in fixed-length symbol-based test compression environment.", "DBLP authors": ["Xiao Liu", "Qiang Xu"], "year": 2009, "MAG papers": [{"PaperId": 2135077553, "PaperTitle": "a generic framework for scan capture power reduction in fixed length symbol based test compression environment", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Correct-by-construction generation of device drivers based on RTL testbenches.", "DBLP authors": ["Nicola Bombieri", "Franco Fummi", "Graziano Pravadelli", "Sara Vinco"], "year": 2009, "MAG papers": [{"PaperId": 2126782151, "PaperTitle": "correct by construction generation of device drivers based on rtl testbenches", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of verona": 4.0}}, {"PaperId": 3148346233, "PaperTitle": "correct by construction generation of device drivers based on rtl testbenches", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures.", "DBLP authors": ["Jun Zhu", "Ingo Sander", "Axel Jantsch"], "year": 2009, "MAG papers": [{"PaperId": 2128512036, "PaperTitle": "buffer minimization of real time streaming applications scheduling on hybrid cpu fpga architectures", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"royal institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A formal approach for specification-driven AMS behavioral model generation.", "DBLP authors": ["Subhankar Mukherjee", "Antara Ain", "Subrat Kumar Panda", "Rajdeep Mukhopadhyay", "Pallab Dasgupta"], "year": 2009, "MAG papers": [{"PaperId": 2096756889, "PaperTitle": "a formal approach for specification driven ams behavioral model generation", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indian institute of technology kharagpur": 5.0}}, {"PaperId": 3151320818, "PaperTitle": "a formal approach for specification driven ams behavioral model generation", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "SC-DEVS: An efficient SystemC extension for the DEVS model of computation.", "DBLP authors": ["Felix Madlener", "H. Gregor Molter", "Sorin A. Huss"], "year": 2009, "MAG papers": [{"PaperId": 3143527577, "PaperTitle": "sc devs an efficient systemc extension for the devs model of computation", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2168814075, "PaperTitle": "sc devs an efficient systemc extension for the devs model of computation", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"technische universitat darmstadt": 3.0}}], "source": "ES"}, {"DBLP title": "Exploiting clock skew scheduling for FPGA.", "DBLP authors": ["Sungmin Bae", "Prasanth Mangalagiri", "Narayanan Vijaykrishnan"], "year": 2009, "MAG papers": [{"PaperId": 2113128433, "PaperTitle": "exploiting clock skew scheduling for fpga", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "Accelerating FPGA-based emulation of quasi-cyclic LDPC codes with vector processing.", "DBLP authors": ["Xiaoheng Chen", "Jingyu Kang", "Shu Lin", "Venkatesh Akella"], "year": 2009, "MAG papers": [{"PaperId": 2115143695, "PaperTitle": "accelerating fpga based emulation of quasi cyclic ldpc codes with vector processing", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of california davis": 4.0}}], "source": "ES"}, {"DBLP title": "Runtime reconfiguration of custom instructions for real-time embedded systems.", "DBLP authors": ["Huynh Phung Huynh", "Tulika Mitra"], "year": 2009, "MAG papers": [{"PaperId": 2138910954, "PaperTitle": "runtime reconfiguration of custom instructions for real time embedded systems", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national university of singapore": 2.0}}, {"PaperId": 3149124947, "PaperTitle": "runtime reconfiguration of custom instructions for real time embedded systems", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Digital design at a crossroads How to make statistical design methodologies industrially relevant.", "DBLP authors": ["Ulf Schlichtmann", "Manuel Schmidt", "Harald Kinzelbach", "Michael Pronath", "Volker Gl\u00f6ckel", "Manfred Dietrich", "Uwe Eichler", "Joachim Haase"], "year": 2009, "MAG papers": [{"PaperId": 3147093959, "PaperTitle": "digital design at a crossroads how to make statistical design methodologies industrially relevant", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2151814994, "PaperTitle": "digital design at a crossroads how to make statistical design methodologies industrially relevant", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"technische universitat munchen": 2.0, "infineon technologies": 1.0}}], "source": "ES"}, {"DBLP title": "Performance optimal speed control of multi-core processors under thermal constraints.", "DBLP authors": ["Vinay Hanumaiah", "Sarma B. K. Vrudhula", "Karam S. Chatha"], "year": 2009, "MAG papers": [{"PaperId": 2158886599, "PaperTitle": "performance optimal speed control of multi core processors under thermal constraints", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"arizona state university": 3.0}}, {"PaperId": 3150122568, "PaperTitle": "performance optimal speed control of multi core processors under thermal constraints", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Scalable compile-time scheduler for multi-core architectures.", "DBLP authors": ["Maxime Pelcat", "Pierrick Menuet", "Slaheddine Aridhi", "Jean-Fran\u00e7ois Nezan"], "year": 2009, "MAG papers": [{"PaperId": 2169273161, "PaperTitle": "scalable compile time scheduler for multi core architectures", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"texas instruments": 1.0, "centre national de la recherche scientifique": 3.0}}, {"PaperId": 3150630579, "PaperTitle": "scalable compile time scheduler for multi core architectures", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Distributed peak power management for many-core architectures.", "DBLP authors": ["John Sartori", "Rakesh Kumar"], "year": 2009, "MAG papers": [{"PaperId": 2111863355, "PaperTitle": "distributed peak power management for many core architectures", "Year": 2009, "CitationCount": 42, "EstimatedCitation": 67, "Affiliations": {"urbana university": 2.0}}, {"PaperId": 3144941633, "PaperTitle": "distributed peak power management for many core architectures", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Generating the trace qualification configuration for MCDS from a high level language.", "DBLP authors": ["Jens Braunes", "Rainer G. Spallek"], "year": 2009, "MAG papers": [{"PaperId": 3140393307, "PaperTitle": "generating the trace qualification configuration for mcds from a high level language", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2157936792, "PaperTitle": "generating the trace qualification configuration for mcds from a high level language", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"dresden university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic and distributed frequency assignment for energy and latency constrained MP-SoC.", "DBLP authors": ["Diego Puschini", "Fabien Clermidy", "Pascal Benoit", "Gilles Sassatelli", "Lionel Torres"], "year": 2009, "MAG papers": [{"PaperId": 3144693972, "PaperTitle": "dynamic and distributed frequency assignment for energy and latency constrained mp soc", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2172245891, "PaperTitle": "dynamic and distributed frequency assignment for energy and latency constrained mp soc", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of montpellier": 4.0}}], "source": "ES"}, {"DBLP title": "A MILP-based approach to path sensitization of embedded software.", "DBLP authors": ["Jos\u00e9 C. Costa", "Jos\u00e9 C. Monteiro"], "year": 2009, "MAG papers": [{"PaperId": 2132308680, "PaperTitle": "a milp based approach to path sensitization of embedded software", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"inesc id": 2.0}}, {"PaperId": 3146649756, "PaperTitle": "a milp based approach to path sensitization of embedded software", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An efficient and deterministic multi-tasking run-time environment for Ada and the Ravenscar profile on the Atmel AVR\u00ae32 UC3 microcontroller.", "DBLP authors": ["Kristoffer Nyborg Gregertsen", "Amund Skavhaug"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "Toward a runtime system for reconfigurable computers: A virtualization approach.", "DBLP authors": ["Mojtaba Sabeghi", "Koen Bertels"], "year": 2009, "MAG papers": [{"PaperId": 3148339863, "PaperTitle": "toward a runtime system for reconfigurable computers a virtualization approach", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2137262291, "PaperTitle": "toward a runtime system for reconfigurable computers a virtualization approach", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Separate compilation and execution of imperative synchronous modules.", "DBLP authors": ["Eric Vecchi\u00e9", "Jean-Pierre Talpin", "Klaus Schneider"], "year": 2009, "MAG papers": [{"PaperId": 2121616158, "PaperTitle": "separate compilation and execution of imperative synchronous modules", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"kaiserslautern university of technology": 1.0, "french institute for research in computer science and automation": 2.0}}, {"PaperId": 3144057721, "PaperTitle": "separate compilation and execution of imperative synchronous modules", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Programming MPSoC platforms: Road works ahead!", "DBLP authors": ["Rainer Leupers", "Andras Vajda", "Marco Bekooij", "Soonhoi Ha", "Rainer D\u00f6mer", "Achim Nohl"], "year": 2009, "MAG papers": [{"PaperId": 2155710252, "PaperTitle": "programming mpsoc platforms road works ahead", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california irvine": 1.0, "rwth aachen university": 1.0, "ericsson": 1.0, "seoul national university": 1.0}}], "source": "ES"}, {"DBLP title": "Faster SAT solving with better CNF generation.", "DBLP authors": ["Benjamin Chambers", "Panagiotis Manolios", "Daron Vroon"], "year": 2009, "MAG papers": [{"PaperId": 3148125773, "PaperTitle": "faster sat solving with better cnf generation", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2128053965, "PaperTitle": "faster sat solving with better cnf generation", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"general theological seminary": 1.0, "northeastern university": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting structure in an AIG based QBF solver.", "DBLP authors": ["Florian Pigorsch", "Christoph Scholl"], "year": 2009, "MAG papers": [{"PaperId": 2099101936, "PaperTitle": "exploiting structure in an aig based qbf solver", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 56, "Affiliations": {"university of freiburg": 2.0}}, {"PaperId": 3145899849, "PaperTitle": "exploiting structure in an aig based qbf solver", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An efficient path-oriented bitvector encoding width computation algorithm for bit-precise verification.", "DBLP authors": ["Nannan He", "Michael S. Hsiao"], "year": 2009, "MAG papers": [{"PaperId": 2120172911, "PaperTitle": "an efficient path oriented bitvector encoding width computation algorithm for bit precise verification", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"virginia tech": 2.0}}, {"PaperId": 3145367454, "PaperTitle": "an efficient path oriented bitvector encoding width computation algorithm for bit precise verification", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Algorithm-architecture co-design of soft-output ML MIMO detector for parallel application specific instruction set processors.", "DBLP authors": ["Min Li", "Robert Fasthuber", "David Novo", "Bruno Bougard", "Liesbet Van der Perre", "Francky Catthoor"], "year": 2009, "MAG papers": [{"PaperId": 2144848739, "PaperTitle": "algorithm architecture co design of soft output ml mimo detector for parallel application specific instruction set processors", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"katholieke universiteit leuven": 6.0}}], "source": "ES"}, {"DBLP title": "A low-power ASIP for IEEE 802.15.4a ultra-wideband impulse radio baseband processing.", "DBLP authors": ["Christian Bachmann", "Andreas Genser", "Jos Hulzink", "Mladen Berekovic", "Christian Steger"], "year": 2009, "MAG papers": [{"PaperId": 3147945228, "PaperTitle": "a low power asip for ieee 802 15 4a ultra wideband impulse radio baseband processing", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2105190866, "PaperTitle": "a low power asip for ieee 802 15 4a ultra wideband impulse radio baseband processing", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"imec": 1.0, "graz university of technology": 3.0, "braunschweig university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "ASIP-based flexible MMSE-IC Linear Equalizer for MIMO turbo-equalization applications.", "DBLP authors": ["Atif Raza Jafri", "Daoud Karakolah", "Amer Baghdadi", "Michel J\u00e9z\u00e9quel"], "year": 2009, "MAG papers": [{"PaperId": 2102245846, "PaperTitle": "asip based flexible mmse ic linear equalizer for mimo turbo equalization applications", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"european university of brittany": 4.0}}, {"PaperId": 3152197776, "PaperTitle": "asip based flexible mmse ic linear equalizer for mimo turbo equalization applications", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Implementation of a reduced-lattice MIMO detector for OFDM Systems.", "DBLP authors": ["Josep Soler Garrido", "Henning Vetter", "Magnus Sandell", "David Milford", "Andy Lillie"], "year": 2009, "MAG papers": [{"PaperId": 2108560209, "PaperTitle": "implementation of a reduced lattice mimo detector for ofdm systems", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"toshiba": 5.0}}, {"PaperId": 3144668752, "PaperTitle": "implementation of a reduced lattice mimo detector for ofdm systems", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Increased accuracy through noise injection in abstract RTOS simulation.", "DBLP authors": ["Henning Zabel", "Wolfgang M\u00fcller"], "year": 2009, "MAG papers": [{"PaperId": 2141839185, "PaperTitle": "increased accuracy through noise injection in abstract rtos simulation", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of paderborn": 2.0}}, {"PaperId": 3142983566, "PaperTitle": "increased accuracy through noise injection in abstract rtos simulation", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Flexible energy-aware simulation of heterogenous wireless sensor networks.", "DBLP authors": ["Franco Fummi", "Giovanni Perbellini", "Davide Quaglia", "Andrea Acquaviva"], "year": 2009, "MAG papers": [{"PaperId": 3149070480, "PaperTitle": "flexible energy aware simulation of heterogenous wireless sensor networks", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Selective state retention design using symbolic simulation.", "DBLP authors": ["Ashish Darbari", "Bashir M. Al-Hashimi", "David Flynn", "John Biggs"], "year": 2009, "MAG papers": [{"PaperId": 2118502975, "PaperTitle": "selective state retention design using symbolic simulation", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of southampton": 2.0}}], "source": "ES"}, {"DBLP title": "A loopback-based INL test method for D/A and A/D converters employing a stimulus identification technique.", "DBLP authors": ["Esa Korhonen", "Juha Kostamovaara"], "year": 2009, "MAG papers": [{"PaperId": 3144720315, "PaperTitle": "a loopback based inl test method for d a and a d converters employing a stimulus identification technique", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2128848221, "PaperTitle": "a loopback based inl test method for d a and a d converters employing a stimulus identification technique", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of oulu": 2.0}}], "source": "ES"}, {"DBLP title": "A novel self-healing methodology for RF Amplifier circuits based on oscillation principles.", "DBLP authors": ["Abhilash Goyal", "Madhavan Swaminathan", "Abhijit Chatterjee"], "year": 2009, "MAG papers": [{"PaperId": 3146517309, "PaperTitle": "a novel self healing methodology for rf amplifier circuits based on oscillation principles", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2108759610, "PaperTitle": "a novel self healing methodology for rf amplifier circuits based on oscillation principles", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "An approach to linear model-based testing for nonlinear cascaded mixed-signal systems.", "DBLP authors": ["Reik M\u00fcller", "Carsten Wegener", "Hans-Joachim Jentschel", "Sebastian Sattler", "Heinz Mattes"], "year": 2009, "MAG papers": [{"PaperId": 3139671225, "PaperTitle": "an approach to linear model based testing for nonlinear cascaded mixed signal systems", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2156430966, "PaperTitle": "an approach to linear model based testing for nonlinear cascaded mixed signal systems", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"dresden university of technology": 2.0, "infineon technologies": 3.0}}], "source": "ES"}, {"DBLP title": "Enrichment of limited training sets in machine-learning-based analog/RF test.", "DBLP authors": ["Haralampos-G. D. Stratigopoulos", "Salvador Mir", "Yiorgos Makris"], "year": 2009, "MAG papers": [{"PaperId": 3152157127, "PaperTitle": "enrichment of limited training sets in machine learning based analog rf test", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2144635679, "PaperTitle": "enrichment of limited training sets in machine learning based analog rf test", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"yale university": 1.0, "grenoble institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Speculative reduction-based scalable redundancy identification.", "DBLP authors": ["Hari Mony", "Jason Baumgartner", "Alan Mishchenko", "Robert K. Brayton"], "year": 2009, "MAG papers": [{"PaperId": 3141454082, "PaperTitle": "speculative reduction based scalable redundancy identification", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2117241810, "PaperTitle": "speculative reduction based scalable redundancy identification", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of california berkeley": 2.0, "ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Scalable liveness checking via property-preserving transformations.", "DBLP authors": ["Jason Baumgartner", "Hari Mony"], "year": 2009, "MAG papers": [{"PaperId": 3150420670, "PaperTitle": "scalable liveness checking via property preserving transformations", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2127938532, "PaperTitle": "scalable liveness checking via property preserving transformations", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Speeding up model checking by exploiting explicit and hidden verification constraints.", "DBLP authors": ["Gianpiero Cabodi", "Paolo Camurati", "Luz Garcia", "Marco Murciano", "Sergio Nocco", "Stefano Quer"], "year": 2009, "MAG papers": [{"PaperId": 2141358253, "PaperTitle": "speeding up model checking by exploiting explicit and hidden verification constraints", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"polytechnic university of turin": 6.0}}, {"PaperId": 3150270915, "PaperTitle": "speeding up model checking by exploiting explicit and hidden verification constraints", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Strengthening properties using abstraction refinement.", "DBLP authors": ["Mitra Purandare", "Thomas Wahl", "Daniel Kroening"], "year": 2009, "MAG papers": [{"PaperId": 3141817118, "PaperTitle": "strengthening properties using abstraction refinement", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2107840120, "PaperTitle": "strengthening properties using abstraction refinement", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of oxford": 2.0, "computer systems institute": 1.0}}], "source": "ES"}, {"DBLP title": "Sequential logic rectifications with approximate SPFDs.", "DBLP authors": ["Yu-Shen Yang", "Subarna Sinha", "Andreas G. Veneris", "Robert K. Brayton", "Duncan Exon Smith"], "year": 2009, "MAG papers": [{"PaperId": 2108229542, "PaperTitle": "sequential logic rectifications with approximate spfds", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of toronto": 2.0, "synopsys": 1.0, "university of california berkeley": 1.0}}, {"PaperId": 3148292035, "PaperTitle": "sequential logic rectifications with approximate spfds", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Variable-latency design by function speculation.", "DBLP authors": ["David Ba\u00f1eres", "Jordi Cortadella", "Michael Kishinevsky"], "year": 2009, "MAG papers": [{"PaperId": 3145331805, "PaperTitle": "variable latency design by function speculation", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}, {"PaperId": 2108915071, "PaperTitle": "variable latency design by function speculation", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 61, "Affiliations": {"intel": 1.0, "open university of catalonia": 1.0, "polytechnic university of catalonia": 1.0}}], "source": "ES"}, {"DBLP title": "Fixed points for multi-cycle path detection.", "DBLP authors": ["Vijay Victor D'Silva", "Daniel Kroening"], "year": 2009, "MAG papers": [{"PaperId": 2138901663, "PaperTitle": "fixed points for multi cycle path detection", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of oxford": 2.0}}], "source": "ES"}]