#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Fri Nov 22 23:25:11 2019
# Process ID: 21412
# Current directory: C:/Users/Jiten/Desktop/PUF/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/Jiten/Desktop/PUF/project_1/project_1.runs/synth_1/main.vds
# Journal file: C:/Users/Jiten/Desktop/PUF/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 834.848 ; gain = 233.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Jiten/Desktop/PUF/project_1/project_1.srcs/sources_1/imports/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'main_puf' [C:/Users/Jiten/Desktop/PUF/project_1/project_1.srcs/sources_1/imports/new/main_puf.v:23]
INFO: [Synth 8-6157] synthesizing module 'arbiter' [C:/Users/Jiten/Desktop/PUF/project_1/project_1.srcs/sources_1/imports/new/arbiter.v:23]
INFO: [Synth 8-251] 1'bx [C:/Users/Jiten/Desktop/PUF/project_1/project_1.srcs/sources_1/imports/new/arbiter.v:43]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Jiten/Desktop/PUF/project_1/project_1.srcs/sources_1/imports/new/arbiter.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'a2_reg' and it is trimmed from '128' to '16' bits. [C:/Users/Jiten/Desktop/PUF/project_1/project_1.srcs/sources_1/imports/new/arbiter.v:47]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (1#1) [C:/Users/Jiten/Desktop/PUF/project_1/project_1.srcs/sources_1/imports/new/arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main_puf' (2#1) [C:/Users/Jiten/Desktop/PUF/project_1/project_1.srcs/sources_1/imports/new/main_puf.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (3#1) [C:/Users/Jiten/Desktop/PUF/project_1/project_1.srcs/sources_1/imports/new/main.v:23]
WARNING: [Synth 8-3331] design main_puf has unconnected port a
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1379.750 ; gain = 778.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1379.750 ; gain = 778.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1379.750 ; gain = 778.410
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1379.750 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jiten/Desktop/PUF/project_1/project_1.srcs/constrs_1/new/Constraint.xdc]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/Jiten/Desktop/PUF/project_1/project_1.srcs/constrs_1/new/Constraint.xdc:80]
Finished Parsing XDC File [C:/Users/Jiten/Desktop/PUF/project_1/project_1.srcs/constrs_1/new/Constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jiten/Desktop/PUF/project_1/project_1.srcs/constrs_1/new/Constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1682.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1682.996 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1682.996 ; gain = 1081.656
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1682.996 ; gain = 1081.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1682.996 ; gain = 1081.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 1682.996 ; gain = 1081.656
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'mp1/genblk1[0].a1' (arbiter) to 'mp1/genblk1[1].a1'
INFO: [Synth 8-223] decloning instance 'mp1/genblk1[0].a1' (arbiter) to 'mp1/genblk1[2].a1'
INFO: [Synth 8-223] decloning instance 'mp1/genblk1[0].a1' (arbiter) to 'mp1/genblk1[3].a1'
INFO: [Synth 8-223] decloning instance 'mp1/genblk1[0].a1' (arbiter) to 'mp1/genblk1[4].a1'
INFO: [Synth 8-223] decloning instance 'mp1/genblk1[0].a1' (arbiter) to 'mp1/genblk1[5].a1'
INFO: [Synth 8-223] decloning instance 'mp1/genblk1[0].a1' (arbiter) to 'mp1/genblk1[6].a1'
INFO: [Synth 8-223] decloning instance 'mp1/genblk1[0].a1' (arbiter) to 'mp1/genblk1[7].a1'
INFO: [Synth 8-223] decloning instance 'mp1/genblk1[0].a1' (arbiter) to 'mp1/genblk1[8].a1'
INFO: [Synth 8-223] decloning instance 'mp1/genblk1[0].a1' (arbiter) to 'mp1/genblk1[9].a1'
INFO: [Synth 8-223] decloning instance 'mp1/genblk1[0].a1' (arbiter) to 'mp1/genblk1[10].a1'
INFO: [Synth 8-223] decloning instance 'mp1/genblk1[0].a1' (arbiter) to 'mp1/genblk1[11].a1'
INFO: [Synth 8-223] decloning instance 'mp1/genblk1[0].a1' (arbiter) to 'mp1/genblk1[12].a1'
INFO: [Synth 8-223] decloning instance 'mp1/genblk1[0].a1' (arbiter) to 'mp1/genblk1[13].a1'
INFO: [Synth 8-223] decloning instance 'mp1/genblk1[0].a1' (arbiter) to 'mp1/genblk1[14].a1'
INFO: [Synth 8-223] decloning instance 'mp1/genblk1[0].a1' (arbiter) to 'mp1/genblk1[15].a1'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16050 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16050 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design main has unconnected port a
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:01:57 . Memory (MB): peak = 1682.996 ; gain = 1081.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 1682.996 ; gain = 1081.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 1682.996 ; gain = 1081.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 1682.996 ; gain = 1081.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 1682.996 ; gain = 1081.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 1682.996 ; gain = 1081.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 1682.996 ; gain = 1081.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 1682.996 ; gain = 1081.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 1682.996 ; gain = 1081.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 1682.996 ; gain = 1081.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT6 |     4|
|2     |FDRE |     1|
|3     |IBUF |    16|
|4     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+--------------------+---------+------+
|      |Instance            |Module   |Cells |
+------+--------------------+---------+------+
|1     |top                 |         |    37|
|2     |  mp1               |main_puf |     5|
|3     |    \genblk1[0].a1  |arbiter  |     5|
+------+--------------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 1682.996 ; gain = 1081.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:45 . Memory (MB): peak = 1682.996 ; gain = 778.410
Synthesis Optimization Complete : Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 1682.996 ; gain = 1081.656
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1682.996 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1682.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 1682.996 ; gain = 1377.973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1682.996 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jiten/Desktop/PUF/project_1/project_1.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 22 23:27:27 2019...
