[{"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\serdes_wrapper.sv": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\serdes_rx_ctrl.sv": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\serdes_tx_ctrl.sv": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\dac_if.sv": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\uart_clk_gen.v": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\uart_tx.v": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\uart_rx.v": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\uart.sv": "ASCII"}, {"C:\\Users\\Kuangxin\\Desktop\\dspb_client.py": "ASCII"}, {"E:\\FPGA\\A7_changzhou_reset_n\\changzhou.srcs\\sources_1\\new\\dac_if.sv": "ASCII"}, {"E:\\FPGA\\A7_changzhou_reset_n\\changzhou.srcs\\constrs_1\\new\\top.xdc": "ASCII"}, {"E:\\FPGA\\A7_changzhou_reset_n\\changzhou.srcs\\sources_1\\new\\serdes_rx_ctrl.sv": "ASCII"}, {"E:\\FPGA\\A7_changzhou_reset_n\\changzhou.srcs\\sources_1\\new\\serdes\\serdes_exdes.v": "ASCII"}, {"E:\\FPGA\\A7_changzhou_reset_n\\changzhou.srcs\\sources_1\\new\\top.sv": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\serdes_rom_ad.dat": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\dac_rom.dat": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\constrs_1\\new\\top.xdc": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\serdes\\serdes_exdes.v": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\uart_top.sv": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\uart_tb.v": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\top.sv": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\uart_user.v": "ASCII"}, {"E:\\FPGA\\rtl_template\\xilinx_primitives.sv": "ASCII"}, {"E:\\FPGA\\rtl_template\\xilinx_primitives.v": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\clk_dac.xdc": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\sys_clk_ooc.xdc": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\sys_clk.xdc": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\tob_tb.sv": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\constrs_1\\new\\serdes_exdes.xdc": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\serdes_rom_uart.dat": "ASCII"}, {"C:\\Users\\Kuangxin\\Desktop\\dspb_client1.py": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\top_test_led.sv": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\constrs_1\\new\\led.xdc": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\serdes_rom_uart.txt": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\dac_ifx4.sv": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\serdes\\serdes_gt_frame_gen.v": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\fifo_uart_clocks.xdc": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\serdes_rx_ctrl_tb.sv": "ASCII"}, {"E:\\FPGA\\V5_1008\\V5_1008\\V5_0427\\xilinx\\src\\serdes_if.v": "ASCII"}, {"E:\\FPGA\\V5_1008\\V5_1008\\V5_0427\\xilinx\\src\\top.v": "GB2312"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\dac_if_top.sv": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\dac_if_tb.sv": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\serdes_rom_ad.txt": "ASCII"}, {"C:\\Users\\Kuangxin\\Documents\\MATLAB\\I_data24.txt": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\ila_uart1.veo": "ASCII"}, {"E:\\A7_serdes_x1\\serdes_example\\serdes_example.srcs\\sources_1\\imports\\example_design\\serdes_exdes.v": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\head_rom.dat": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\generate_rom.py": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\serdes_ram_ooc.xdc": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\fifo_uart_ooc.xdc": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\serdes_rx_fifo_ooc.xdc": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\ila_uart_ooc.xdc": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\ila_dac_ooc.xdc": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\ila_ooc.xdc": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\ila.xdc": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\ila_uart.veo": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\ila_dac.veo": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\fifo_dac_clocks.xdc": "ASCII"}, {"E:\\A7_serdes_x1\\serdes_example\\serdes_example.srcs\\sources_1\\imports\\example_design\\gt_rom_init_tx.dat": "ASCII"}, {"E:\\A7_serdes_x1\\serdes_example\\serdes_example.srcs\\constrs_1\\imports\\example_design\\serdes_exdes.xdc": "ASCII"}, {"E:\\FPGA\\A7_serdes_x1\\serdes_example\\serdes_example.srcs\\sources_1\\imports\\example_design\\serdes_exdes.v": "ASCII"}, {"E:\\FPGA\\A7_serdes_x1\\serdes_example\\serdes_example.runs\\impl_1\\debug_nets.ltx": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\ila.veo": "ASCII"}, {"E:\\FPGA\\A7_serdes_x1\\serdes_example\\serdes_example.srcs\\constrs_1\\imports\\example_design\\serdes_exdes.xdc": "ASCII"}, {"C:\\Python27\\lib\\socket.py": "ASCII"}, {"E:\\FPGA\\V5_1006_1\\V5_0427\\xilinx\\src\\top.v": "GB2312"}, {"E:\\FPGA\\V5_1006_1\\V5_0427\\xilinx\\src\\serdes_if.v": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\constrs_1\\new\\dac_if_top.xdc": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\serdes.veo": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\serdes.xdc": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\serdes_exdes.v": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\sys_clk.veo": "ASCII"}, {"E:\\FPGA\\A7_serdes_x1\\serdes_example\\serdes_example.srcs\\sources_1\\imports\\example_design\\serdes_gt_frame_check.v": "ASCII"}, {"E:\\FPGA\\changzhou_Chnl2\\AD_Board_new_fir\\src\\serdes_if.v": "ASCII"}, {"E:\\FPGA\\changzhou_Chnl2\\Chnl_kintex7_2048chnl\\rtl\\serdes\\serdes_rx.v": "ASCII"}, {"E:\\FPGA\\changzhou_Chnl2\\Chnl_kintex7_2048chnl\\rtl\\serdes\\serdes.v": "ASCII"}, {"E:\\FPGA\\A7_serdes_x1\\serdes_example\\serdes_example.srcs\\sources_1\\imports\\example_design\\gt_rom_init_tx.dat": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\clk_dac.veo": "ASCII"}, {"E:\\FPGA\\K7_changzhou\\changzhou.srcs\\sources_1\\new\\dac_if_top.sv": "ASCII"}, {"E:\\FPGA\\K7_changzhou\\changzhou.srcs\\sources_1\\new\\dac_if_tb.sv": "ASCII"}, {"E:\\FPGA\\K7_changzhou\\changzhou.srcs\\sources_1\\new\\dac_if.sv": "ASCII"}, {"E:\\FPGA\\K7_changzhou\\changzhou.srcs\\sources_1\\new\\dac_ifx4.sv": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\serdes_rom.dat": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new - 24uart\\uart_user.v": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new - 24uart\\divide_325.v": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\Snippets\\always.sublime-snippet": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\divide_325.v": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\Snippets\\begin-end.sublime-snippet": "ASCII"}, {"E:\\FPGA\\rtl_template\\generate_vivado_MCS.txt": "UTF-8"}, {"E:\\FPGA\\PPC_20150715_50T\\xilinx\\src\\top.v": "GB2312"}, {"E:\\FPGA\\PPC_20150715_50T\\xilinx\\src\\serdes_if.v": "ASCII"}, {"E:\\FPGA\\A7_serdes_x1\\serdes_example\\serdes_example.srcs\\sources_1\\imports\\example_design\\serdes_gt_frame_gen.v": "ASCII"}, {"E:\\FPGA\\A7_serdes_x1\\serdes_example\\serdes_example.srcs\\sources_1\\imports\\example_design\\gt_rom_init_rx.dat": "ASCII"}, {"e:\\FPGA\\A7_serdes_x1\\serdes_example\\serdes_example.srcs\\constrs_1\\imports\\example_design\\serdes_exdes.xdc": "ASCII"}, {"E:\\FPGA\\K7_serdes\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\imports\\example_design\\serdes_exdes.v": "ASCII"}, {"E:\\FPGA\\rtl_template\\serdes\\example_design\\serdes_exdes.v": "ASCII"}, {"e:\\FPGA\\A7_serdes_x1\\serdes_example\\serdes_example.srcs\\sources_1\\imports\\example_design\\serdes_exdes.v": "ASCII"}, {"C:\\Users\\Kuangxin\\Documents\\MATLAB\\sin12.m": "GB2312"}, {"C:\\Users\\Kuangxin\\Documents\\MATLAB\\genarate_sin.m": "ASCII"}, {"C:\\Users\\Kuangxin\\Documents\\python\\generate_sine.py": "ASCII"}]