Analysis & Synthesis report for cpuDatapath
Mon Nov 26 21:38:14 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |cpuDatapath|FSM:mainFsm|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated
 16. Parameter Settings for User Entity Instance: FSM:mainFsm
 17. Parameter Settings for User Entity Instance: _3710alu:alu
 18. Parameter Settings for User Entity Instance: memory:cpuDataMem
 19. Parameter Settings for Inferred Entity Instance: memory:cpuDataMem|altsyncram:ram_rtl_0
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "flagsUpdate:flags"
 22. Port Connectivity Checks: "FSM:mainFsm"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 26 21:38:13 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; cpuDatapath                                 ;
; Top-level Entity Name           ; cpuDatapath                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 291                                         ;
; Total pins                      ; 78                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,048,576                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; cpuDatapath        ; cpuDatapath        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                    ;
+---------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                            ; Library ;
+---------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+
; hexTo7Seg.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/steen/Desktop/ECE-3710/cpuDatapath/hexTo7Seg.v                                 ;         ;
; _3710alu.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/steen/Desktop/ECE-3710/cpuDatapath/_3710alu.v                                  ;         ;
; regfile.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/steen/Desktop/ECE-3710/cpuDatapath/regfile.v                                   ;         ;
; memory.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/steen/Desktop/ECE-3710/cpuDatapath/memory.v                                    ;         ;
; FSM.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/steen/Desktop/ECE-3710/cpuDatapath/FSM.v                                       ;         ;
; cpuDatapath.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/steen/Desktop/ECE-3710/cpuDatapath/cpuDatapath.v                               ;         ;
; memorytext.txt                              ; yes             ; Auto-Found File                                       ; C:/Users/steen/Desktop/ECE-3710/cpuDatapath/memorytext.txt                              ;         ;
; altsyncram.tdf                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                   ;         ;
; stratix_ram_block.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc            ;         ;
; lpm_mux.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                      ;         ;
; lpm_decode.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                   ;         ;
; aglobal180.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                   ;         ;
; a_rdenreg.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                    ;         ;
; altrom.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                       ;         ;
; altram.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                       ;         ;
; altdpram.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                     ;         ;
; db/altsyncram_i062.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/steen/Desktop/ECE-3710/cpuDatapath/db/altsyncram_i062.tdf                      ;         ;
; db/cpudatapath.ram0_memory_e411fb78.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/steen/Desktop/ECE-3710/cpuDatapath/db/cpudatapath.ram0_memory_e411fb78.hdl.mif ;         ;
; db/decode_dla.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/steen/Desktop/ECE-3710/cpuDatapath/db/decode_dla.tdf                           ;         ;
; db/mux_chb.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/steen/Desktop/ECE-3710/cpuDatapath/db/mux_chb.tdf                              ;         ;
+---------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 508       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 666       ;
;     -- 7 input functions                    ; 3         ;
;     -- 6 input functions                    ; 319       ;
;     -- 5 input functions                    ; 65        ;
;     -- 4 input functions                    ; 113       ;
;     -- <=3 input functions                  ; 166       ;
;                                             ;           ;
; Dedicated logic registers                   ; 291       ;
;                                             ;           ;
; I/O pins                                    ; 78        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 1048576   ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 419       ;
; Total fan-out                               ; 8246      ;
; Average fan-out                             ; 6.64      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                   ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |cpuDatapath                              ; 666 (0)             ; 291 (0)                   ; 1048576           ; 0          ; 78   ; 0            ; |cpuDatapath                                                                                          ; cpuDatapath     ; work         ;
;    |FSM:mainFsm|                          ; 54 (54)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|FSM:mainFsm                                                                              ; FSM             ; work         ;
;    |Mux16to1:muxA|                        ; 80 (80)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|Mux16to1:muxA                                                                            ; Mux16to1        ; work         ;
;    |Mux16to1:muxB|                        ; 80 (80)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|Mux16to1:muxB                                                                            ; Mux16to1        ; work         ;
;    |RegBank:reg_bank|                     ; 16 (0)              ; 256 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|RegBank:reg_bank                                                                         ; RegBank         ; work         ;
;       |regfile:Inst0|                     ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|RegBank:reg_bank|regfile:Inst0                                                           ; regfile         ; work         ;
;       |regfile:Inst10|                    ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|RegBank:reg_bank|regfile:Inst10                                                          ; regfile         ; work         ;
;       |regfile:Inst11|                    ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|RegBank:reg_bank|regfile:Inst11                                                          ; regfile         ; work         ;
;       |regfile:Inst12|                    ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|RegBank:reg_bank|regfile:Inst12                                                          ; regfile         ; work         ;
;       |regfile:Inst13|                    ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|RegBank:reg_bank|regfile:Inst13                                                          ; regfile         ; work         ;
;       |regfile:Inst14|                    ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|RegBank:reg_bank|regfile:Inst14                                                          ; regfile         ; work         ;
;       |regfile:Inst15|                    ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|RegBank:reg_bank|regfile:Inst15                                                          ; regfile         ; work         ;
;       |regfile:Inst1|                     ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|RegBank:reg_bank|regfile:Inst1                                                           ; regfile         ; work         ;
;       |regfile:Inst2|                     ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|RegBank:reg_bank|regfile:Inst2                                                           ; regfile         ; work         ;
;       |regfile:Inst3|                     ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|RegBank:reg_bank|regfile:Inst3                                                           ; regfile         ; work         ;
;       |regfile:Inst4|                     ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|RegBank:reg_bank|regfile:Inst4                                                           ; regfile         ; work         ;
;       |regfile:Inst5|                     ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|RegBank:reg_bank|regfile:Inst5                                                           ; regfile         ; work         ;
;       |regfile:Inst6|                     ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|RegBank:reg_bank|regfile:Inst6                                                           ; regfile         ; work         ;
;       |regfile:Inst7|                     ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|RegBank:reg_bank|regfile:Inst7                                                           ; regfile         ; work         ;
;       |regfile:Inst8|                     ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|RegBank:reg_bank|regfile:Inst8                                                           ; regfile         ; work         ;
;       |regfile:Inst9|                     ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|RegBank:reg_bank|regfile:Inst9                                                           ; regfile         ; work         ;
;    |_3710alu:alu|                         ; 131 (131)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|_3710alu:alu                                                                             ; _3710alu        ; work         ;
;    |hexTo7Seg:first0|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|hexTo7Seg:first0                                                                         ; hexTo7Seg       ; work         ;
;    |hexTo7Seg:fourth0|                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|hexTo7Seg:fourth0                                                                        ; hexTo7Seg       ; work         ;
;    |hexTo7Seg:second0|                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|hexTo7Seg:second0                                                                        ; hexTo7Seg       ; work         ;
;    |hexTo7Seg:third0|                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|hexTo7Seg:third0                                                                         ; hexTo7Seg       ; work         ;
;    |memory:cpuDataMem|                    ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |cpuDatapath|memory:cpuDataMem                                                                        ; memory          ; work         ;
;       |altsyncram:ram_rtl_0|              ; 104 (0)             ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0                                                   ; altsyncram      ; work         ;
;          |altsyncram_i062:auto_generated| ; 104 (0)             ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated                    ; altsyncram_i062 ; work         ;
;             |decode_dla:decode2|          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|decode_dla:decode2 ; decode_dla      ; work         ;
;             |mux_chb:mux4|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|mux_chb:mux4       ; mux_chb         ; work         ;
;             |mux_chb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|mux_chb:mux5       ; mux_chb         ; work         ;
;    |mux:ld_mux|                           ; 140 (140)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|mux:ld_mux                                                                               ; mux             ; work         ;
;    |mux:pc_mux|                           ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|mux:pc_mux                                                                               ; mux             ; work         ;
;    |pc:programcounter|                    ; 17 (17)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |cpuDatapath|pc:programcounter                                                                        ; pc              ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------+
; Name                                                                             ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                         ;
+----------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------+
; memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; db/cpuDatapath.ram0_memory_e411fb78.hdl.mif ;
+----------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cpuDatapath|FSM:mainFsm|state                                                                                                                                                            ;
+--------------+--------------+------------+------------+------------+------------+-------------+-------------+-------------+-------------+--------------+--------------+----------+----------+-------------+
; Name         ; state.reset1 ; state.jal3 ; state.jal2 ; state.jal1 ; state.stop ; state.jump2 ; state.jump1 ; state.load2 ; state.load1 ; state.store2 ; state.store1 ; state.r2 ; state.r1 ; state.first ;
+--------------+--------------+------------+------------+------------+------------+-------------+-------------+-------------+-------------+--------------+--------------+----------+----------+-------------+
; state.first  ; 0            ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0        ; 0        ; 0           ;
; state.r1     ; 0            ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0        ; 1        ; 1           ;
; state.r2     ; 0            ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 1        ; 0        ; 1           ;
; state.store1 ; 0            ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 1            ; 0        ; 0        ; 1           ;
; state.store2 ; 0            ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 1            ; 0            ; 0        ; 0        ; 1           ;
; state.load1  ; 0            ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0           ; 1           ; 0            ; 0            ; 0        ; 0        ; 1           ;
; state.load2  ; 0            ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 1           ; 0           ; 0            ; 0            ; 0        ; 0        ; 1           ;
; state.jump1  ; 0            ; 0          ; 0          ; 0          ; 0          ; 0           ; 1           ; 0           ; 0           ; 0            ; 0            ; 0        ; 0        ; 1           ;
; state.jump2  ; 0            ; 0          ; 0          ; 0          ; 0          ; 1           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0        ; 0        ; 1           ;
; state.stop   ; 0            ; 0          ; 0          ; 0          ; 1          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0        ; 0        ; 1           ;
; state.jal1   ; 0            ; 0          ; 0          ; 1          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0        ; 0        ; 1           ;
; state.jal2   ; 0            ; 0          ; 1          ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0        ; 0        ; 1           ;
; state.jal3   ; 0            ; 1          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0        ; 0        ; 1           ;
; state.reset1 ; 1            ; 0          ; 0          ; 0          ; 0          ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0        ; 0        ; 1           ;
+--------------+--------------+------------+------------+------------+------------+-------------+-------------+-------------+-------------+--------------+--------------+----------+----------+-------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+----------------------------------------------------+-------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal     ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------+------------------------+
; FSM:mainFsm|DOUT1[2]                               ; FSM:mainFsm|state.load1 ; yes                    ;
; FSM:mainFsm|DOUT1[1]                               ; FSM:mainFsm|state.load1 ; yes                    ;
; FSM:mainFsm|DOUT1[0]                               ; FSM:mainFsm|state.load1 ; yes                    ;
; FSM:mainFsm|DOUT1[3]                               ; FSM:mainFsm|state.load1 ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                         ;                        ;
+----------------------------------------------------+-------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; FSM:mainFsm|state~15                  ; Lost fanout        ;
; FSM:mainFsm|state~16                  ; Lost fanout        ;
; FSM:mainFsm|state~17                  ; Lost fanout        ;
; FSM:mainFsm|state~18                  ; Lost fanout        ;
; FSM:mainFsm|state.stop                ; Lost fanout        ;
; Total Number of Removed Registers = 5 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 291   ;
; Number of registers using Synchronous Clear  ; 272   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 272   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                      ;
+------------------------------+-----------------------------+------+
; Register Name                ; Megafunction                ; Type ;
+------------------------------+-----------------------------+------+
; memory:cpuDataMem|q_a[0..15] ; memory:cpuDataMem|ram_rtl_0 ; RAM  ;
; memory:cpuDataMem|q_b[0..15] ; memory:cpuDataMem|ram_rtl_0 ; RAM  ;
+------------------------------+-----------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cpuDatapath|pc:programcounter|PC_out[7]           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cpuDatapath|RegBank:reg_bank|regfile:Inst15|r[5]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cpuDatapath|RegBank:reg_bank|regfile:Inst0|r[12]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cpuDatapath|RegBank:reg_bank|regfile:Inst1|r[8]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cpuDatapath|RegBank:reg_bank|regfile:Inst2|r[0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cpuDatapath|RegBank:reg_bank|regfile:Inst3|r[3]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cpuDatapath|RegBank:reg_bank|regfile:Inst4|r[13]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cpuDatapath|RegBank:reg_bank|regfile:Inst5|r[5]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cpuDatapath|RegBank:reg_bank|regfile:Inst6|r[6]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cpuDatapath|RegBank:reg_bank|regfile:Inst7|r[5]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cpuDatapath|RegBank:reg_bank|regfile:Inst8|r[13]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cpuDatapath|RegBank:reg_bank|regfile:Inst9|r[15]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cpuDatapath|RegBank:reg_bank|regfile:Inst10|r[5]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cpuDatapath|RegBank:reg_bank|regfile:Inst11|r[11] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cpuDatapath|RegBank:reg_bank|regfile:Inst12|r[2]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cpuDatapath|RegBank:reg_bank|regfile:Inst13|r[8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |cpuDatapath|RegBank:reg_bank|regfile:Inst14|r[1]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cpuDatapath|_3710alu:alu|ShiftRight0              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cpuDatapath|_3710alu:alu|ShiftLeft0               ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |cpuDatapath|_3710alu:alu|ShiftLeft0               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cpuDatapath|FSM:mainFsm|Selector32                ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |cpuDatapath|Mux16to1:muxB|Mux0                    ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |cpuDatapath|Mux16to1:muxA|Mux15                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |cpuDatapath|FSM:mainFsm|state                     ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; No         ; |cpuDatapath|FSM:mainFsm|state                     ;
; 265:1              ; 4 bits    ; 704 LEs       ; 92 LEs               ; 612 LEs                ; No         ; |cpuDatapath|mux:ld_mux|out[4]                     ;
; 265:1              ; 3 bits    ; 528 LEs       ; 69 LEs               ; 459 LEs                ; No         ; |cpuDatapath|mux:ld_mux|out[9]                     ;
; 266:1              ; 4 bits    ; 708 LEs       ; 96 LEs               ; 612 LEs                ; No         ; |cpuDatapath|mux:ld_mux|out[12]                    ;
; 266:1              ; 3 bits    ; 531 LEs       ; 72 LEs               ; 459 LEs                ; No         ; |cpuDatapath|mux:ld_mux|out[1]                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for memory:cpuDataMem|altsyncram:ram_rtl_0|altsyncram_i062:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM:mainFsm ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; reset1         ; 1111  ; Unsigned Binary                 ;
; first          ; 0000  ; Unsigned Binary                 ;
; r1             ; 0001  ; Unsigned Binary                 ;
; r2             ; 0010  ; Unsigned Binary                 ;
; store1         ; 0011  ; Unsigned Binary                 ;
; store2         ; 0100  ; Unsigned Binary                 ;
; load1          ; 0101  ; Unsigned Binary                 ;
; load2          ; 0110  ; Unsigned Binary                 ;
; jump1          ; 0111  ; Unsigned Binary                 ;
; jump2          ; 1000  ; Unsigned Binary                 ;
; jal1           ; 1010  ; Unsigned Binary                 ;
; jal2           ; 1011  ; Unsigned Binary                 ;
; jal3           ; 1100  ; Unsigned Binary                 ;
; stop           ; 1001  ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: _3710alu:alu ;
+----------------+----------+-------------------------------+
; Parameter Name ; Value    ; Type                          ;
+----------------+----------+-------------------------------+
; ADD            ; 00000101 ; Unsigned Binary               ;
; ADDU           ; 00000110 ; Unsigned Binary               ;
; ADDC           ; 00000111 ; Unsigned Binary               ;
; ADDCU          ; 00000100 ; Unsigned Binary               ;
; SUB            ; 00001001 ; Unsigned Binary               ;
; CMP            ; 00001011 ; Unsigned Binary               ;
; AND            ; 00000001 ; Unsigned Binary               ;
; OR             ; 00000010 ; Unsigned Binary               ;
; XOR            ; 00000011 ; Unsigned Binary               ;
; NOT            ; 00001111 ; Unsigned Binary               ;
; NOP_WAIT       ; 00000000 ; Unsigned Binary               ;
; LSH            ; 10000100 ; Unsigned Binary               ;
; RSH            ; 10001111 ; Unsigned Binary               ;
; ADDI           ; 0101XXXX ; Unsigned Binary               ;
; ADDUI          ; 0110XXXX ; Unsigned Binary               ;
; ADDCI          ; 0111XXXX ; Unsigned Binary               ;
; SUBI           ; 1001XXXX ; Unsigned Binary               ;
; ADDCUI         ; 1011XXXX ; Unsigned Binary               ;
+----------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:cpuDataMem ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                        ;
; ADDR_WIDTH     ; 16    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:cpuDataMem|altsyncram:ram_rtl_0           ;
+------------------------------------+---------------------------------------------+----------------+
; Parameter Name                     ; Value                                       ; Type           ;
+------------------------------------+---------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                             ; Untyped        ;
; WIDTH_A                            ; 16                                          ; Untyped        ;
; WIDTHAD_A                          ; 16                                          ; Untyped        ;
; NUMWORDS_A                         ; 65536                                       ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped        ;
; WIDTH_B                            ; 16                                          ; Untyped        ;
; WIDTHAD_B                          ; 16                                          ; Untyped        ;
; NUMWORDS_B                         ; 65536                                       ; Untyped        ;
; INDATA_REG_B                       ; CLOCK0                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped        ;
; INIT_FILE                          ; db/cpuDatapath.ram0_memory_e411fb78.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_i062                             ; Untyped        ;
+------------------------------------+---------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; memory:cpuDataMem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                        ;
;     -- WIDTH_A                            ; 16                                     ;
;     -- NUMWORDS_A                         ; 65536                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 16                                     ;
;     -- NUMWORDS_B                         ; 65536                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                               ;
+-------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flagsUpdate:flags"                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; flagsOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM:mainFsm"                                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; opcode_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Flag_en    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 291                         ;
;     ENA SCLR          ; 272                         ;
;     plain             ; 19                          ;
; arriav_lcell_comb     ; 670                         ;
;     arith             ; 64                          ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 33                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 571                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 62                          ;
;         4 data inputs ; 108                         ;
;         5 data inputs ; 65                          ;
;         6 data inputs ; 319                         ;
;     shared            ; 32                          ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 20                          ;
;         4 data inputs ; 5                           ;
; boundary_port         ; 78                          ;
; stratixv_ram_block    ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 11.80                       ;
; Average LUT depth     ; 7.34                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:20     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 26 21:37:16 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpuDatapath -c cpuDatapath
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hexto7seg.v
    Info (12023): Found entity 1: hexTo7Seg File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/hexTo7Seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file _3710alu.v
    Info (12023): Found entity 1: _3710alu File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/_3710alu.v Line: 22
Info (12021): Found 4 design units, including 4 entities, in source file regfile.v
    Info (12023): Found entity 1: Mux16to1 File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/regfile.v Line: 23
    Info (12023): Found entity 2: regfile File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/regfile.v Line: 54
    Info (12023): Found entity 3: RegBank File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/regfile.v Line: 84
    Info (12023): Found entity 4: flagsUpdate File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/regfile.v Line: 208
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/memory.v Line: 24
Warning (12019): Can't analyze file -- file fsmTest.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file fsm.v
    Info (12023): Found entity 1: FSM File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/FSM.v Line: 24
Warning (12090): Entity "mux" obtained from "cpuDatapath.v" instead of from Quartus Prime megafunction library File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/cpuDatapath.v Line: 23
Info (12021): Found 3 design units, including 3 entities, in source file cpudatapath.v
    Info (12023): Found entity 1: mux File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/cpuDatapath.v Line: 23
    Info (12023): Found entity 2: pc File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/cpuDatapath.v Line: 45
    Info (12023): Found entity 3: cpuDatapath File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/cpuDatapath.v Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file cpu_tb.v
    Info (12023): Found entity 1: cpu_tb File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/cpu_tb.v Line: 21
Info (12127): Elaborating entity "cpuDatapath" for the top level hierarchy
Info (12128): Elaborating entity "mux" for hierarchy "mux:ld_mux" File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/cpuDatapath.v Line: 117
Info (12128): Elaborating entity "pc" for hierarchy "pc:programcounter" File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/cpuDatapath.v Line: 140
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:mainFsm" File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/cpuDatapath.v Line: 157
Warning (10235): Verilog HDL Always Construct warning at FSM.v(249): variable "DOUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/FSM.v Line: 249
Warning (10235): Verilog HDL Always Construct warning at FSM.v(262): variable "DOUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/FSM.v Line: 262
Warning (10235): Verilog HDL Always Construct warning at FSM.v(263): variable "DOUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/FSM.v Line: 263
Warning (10235): Verilog HDL Always Construct warning at FSM.v(292): variable "DOUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/FSM.v Line: 292
Warning (10235): Verilog HDL Always Construct warning at FSM.v(293): variable "DOUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/FSM.v Line: 293
Warning (10235): Verilog HDL Always Construct warning at FSM.v(318): variable "DOUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/FSM.v Line: 318
Warning (10235): Verilog HDL Always Construct warning at FSM.v(319): variable "DOUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/FSM.v Line: 319
Warning (10235): Verilog HDL Always Construct warning at FSM.v(333): variable "DOUT1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/FSM.v Line: 333
Warning (10235): Verilog HDL Always Construct warning at FSM.v(369): variable "DOUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/FSM.v Line: 369
Warning (10235): Verilog HDL Always Construct warning at FSM.v(412): variable "DOUT" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/FSM.v Line: 412
Warning (10240): Verilog HDL Always Construct warning at FSM.v(212): inferring latch(es) for variable "DOUT1", which holds its previous value in one or more paths through the always construct File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/FSM.v Line: 212
Info (10041): Inferred latch for "DOUT1[0]" at FSM.v(212) File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/FSM.v Line: 212
Info (10041): Inferred latch for "DOUT1[1]" at FSM.v(212) File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/FSM.v Line: 212
Info (10041): Inferred latch for "DOUT1[2]" at FSM.v(212) File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/FSM.v Line: 212
Info (10041): Inferred latch for "DOUT1[3]" at FSM.v(212) File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/FSM.v Line: 212
Info (12128): Elaborating entity "RegBank" for hierarchy "RegBank:reg_bank" File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/cpuDatapath.v Line: 181
Warning (10036): Verilog HDL or VHDL warning at regfile.v(89): object "in1" assigned a value but never read File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/regfile.v Line: 89
Warning (10036): Verilog HDL or VHDL warning at regfile.v(90): object "in2" assigned a value but never read File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/regfile.v Line: 90
Info (12128): Elaborating entity "regfile" for hierarchy "RegBank:reg_bank|regfile:Inst0" File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/regfile.v Line: 97
Info (12128): Elaborating entity "Mux16to1" for hierarchy "Mux16to1:muxA" File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/cpuDatapath.v Line: 203
Info (12128): Elaborating entity "_3710alu" for hierarchy "_3710alu:alu" File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/cpuDatapath.v Line: 235
Info (12128): Elaborating entity "flagsUpdate" for hierarchy "flagsUpdate:flags" File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/cpuDatapath.v Line: 242
Info (12128): Elaborating entity "memory" for hierarchy "memory:cpuDataMem" File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/cpuDatapath.v Line: 255
Warning (10850): Verilog HDL warning at memory.v(38): number of words (4) in memory file does not match the number of elements in the address range [0:65535] File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/memory.v Line: 38
Info (12128): Elaborating entity "hexTo7Seg" for hierarchy "hexTo7Seg:first0" File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/cpuDatapath.v Line: 257
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory:cpuDataMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/cpuDatapath.ram0_memory_e411fb78.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "memory:cpuDataMem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "memory:cpuDataMem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/cpuDatapath.ram0_memory_e411fb78.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i062.tdf
    Info (12023): Found entity 1: altsyncram_i062 File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/db/altsyncram_i062.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/db/decode_dla.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/steen/Desktop/ECE-3710/cpuDatapath/db/mux_chb.tdf Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/steen/Desktop/ECE-3710/cpuDatapath/output_files/cpuDatapath.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1131 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 44 output pins
    Info (21061): Implemented 925 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4887 megabytes
    Info: Processing ended: Mon Nov 26 21:38:14 2018
    Info: Elapsed time: 00:00:58
    Info: Total CPU time (on all processors): 00:00:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/steen/Desktop/ECE-3710/cpuDatapath/output_files/cpuDatapath.map.smsg.


