Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Aug  4 12:28:33 2022
| Host         : DESKTOP-NHSH7S2 running 64-bit major release  (build 9200)
| Command      : report_drc -file Exercice2_bd_wrapper_drc_routed.rpt -pb Exercice2_bd_wrapper_drc_routed.pb -rpx Exercice2_bd_wrapper_drc_routed.rpx
| Design       : Exercice2_bd_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 19
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| DPIP-1    | Warning  | Input pipelining  | 18         |
| RTSTAT-10 | Warning  | No routable loads | 1          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_f134_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg input Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_f134_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_f134_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg input Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_f134_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_f134_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg input Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_f134_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_f134_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg input Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_f134_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_f134_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg input Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_f134_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_f134_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg input Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_f134_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_f134_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg input Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_f134_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_f134_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg input Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_f134_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_f134_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg input Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_f134_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_24s_25_4_1_U49/bd_f134_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg input Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_24s_25_4_1_U49/bd_f134_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_24s_25_4_1_U50/bd_f134_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg input Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_24s_25_4_1_U50/bd_f134_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_24s_25_4_1_U51/bd_f134_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg input Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_24s_25_4_1_U51/bd_f134_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_25s_26_4_1_U52/bd_f134_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg input Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_25s_26_4_1_U52/bd_f134_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_25s_26_4_1_U53/bd_f134_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg input Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_25s_26_4_1_U53/bd_f134_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_25s_26_4_1_U54/bd_f134_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg input Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_25s_26_4_1_U54/bd_f134_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_26s_27_4_1_U58/bd_f134_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg input Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_26s_27_4_1_U58/bd_f134_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_26s_27_4_1_U59/bd_f134_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg input Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_26s_27_4_1_U59/bd_f134_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_26s_27_4_1_U60/bd_f134_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg input Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_26s_27_4_1_U60/bd_f134_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
53 net(s) have no routable loads. The problem bus(es) and/or net(s) are Exercice2_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe,
Exercice2_bd_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe,
Exercice2_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe,
Exercice2_bd_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/mi_handler_m_sc_areset_pipe,
Exercice2_bd_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/mi_handler_m_sc_areset_pipe,
Exercice2_bd_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset_pipe,
Exercice2_bd_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset_pipe,
Exercice2_bd_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/mi_handler_m_sc_areset_pipe,
Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe,
Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe,
Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe,
Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset_pipe,
Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/mi_handler_m_sc_areset_pipe,
Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe,
Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe
 (the first 15 of 53 listed).
Related violations: <none>


