// Seed: 3105829531
module module_0 (
    id_1
);
  output id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input logic id_0
    , id_2
);
  always @(id_2 or posedge 1) begin
    id_1 <= "";
  end
  always @(id_2) begin
    if (1) begin
      if ("") begin
        if (id_2) begin
          id_1 <= 1;
        end else id_1 <= 1;
      end else begin
        id_1 = 1'h0;
      end
    end else SystemTFIdentifier(1, 1'b0);
  end
endmodule
