
i2c_config.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800100  00000622  000006b6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000622  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000005  00800102  00800102  000006b8  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000006b8  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000068  00000000  00000000  000006e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000710  00000000  00000000  00000750  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000282  00000000  00000000  00000e60  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000043e  00000000  00000000  000010e2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000114  00000000  00000000  00001520  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000002c6  00000000  00000000  00001634  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000066e  00000000  00000000  000018fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000058  00000000  00000000  00001f68  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	96 c0       	rjmp	.+300    	; 0x12e <__ctors_end>
   2:	00 00       	nop
   4:	b1 c0       	rjmp	.+354    	; 0x168 <__bad_interrupt>
   6:	00 00       	nop
   8:	af c0       	rjmp	.+350    	; 0x168 <__bad_interrupt>
   a:	00 00       	nop
   c:	ad c0       	rjmp	.+346    	; 0x168 <__bad_interrupt>
   e:	00 00       	nop
  10:	ab c0       	rjmp	.+342    	; 0x168 <__bad_interrupt>
  12:	00 00       	nop
  14:	a9 c0       	rjmp	.+338    	; 0x168 <__bad_interrupt>
  16:	00 00       	nop
  18:	a7 c0       	rjmp	.+334    	; 0x168 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	a5 c0       	rjmp	.+330    	; 0x168 <__bad_interrupt>
  1e:	00 00       	nop
  20:	a3 c0       	rjmp	.+326    	; 0x168 <__bad_interrupt>
  22:	00 00       	nop
  24:	a1 c0       	rjmp	.+322    	; 0x168 <__bad_interrupt>
  26:	00 00       	nop
  28:	9f c0       	rjmp	.+318    	; 0x168 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	9d c0       	rjmp	.+314    	; 0x168 <__bad_interrupt>
  2e:	00 00       	nop
  30:	9b c0       	rjmp	.+310    	; 0x168 <__bad_interrupt>
  32:	00 00       	nop
  34:	99 c0       	rjmp	.+306    	; 0x168 <__bad_interrupt>
  36:	00 00       	nop
  38:	97 c0       	rjmp	.+302    	; 0x168 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	95 c0       	rjmp	.+298    	; 0x168 <__bad_interrupt>
  3e:	00 00       	nop
  40:	93 c0       	rjmp	.+294    	; 0x168 <__bad_interrupt>
  42:	00 00       	nop
  44:	91 c0       	rjmp	.+290    	; 0x168 <__bad_interrupt>
  46:	00 00       	nop
  48:	8f c0       	rjmp	.+286    	; 0x168 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	8d c0       	rjmp	.+282    	; 0x168 <__bad_interrupt>
  4e:	00 00       	nop
  50:	8b c0       	rjmp	.+278    	; 0x168 <__bad_interrupt>
  52:	00 00       	nop
  54:	89 c0       	rjmp	.+274    	; 0x168 <__bad_interrupt>
  56:	00 00       	nop
  58:	87 c0       	rjmp	.+270    	; 0x168 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	85 c0       	rjmp	.+266    	; 0x168 <__bad_interrupt>
  5e:	00 00       	nop
  60:	83 c0       	rjmp	.+262    	; 0x168 <__bad_interrupt>
  62:	00 00       	nop
  64:	81 c0       	rjmp	.+258    	; 0x168 <__bad_interrupt>
  66:	00 00       	nop
  68:	ba c0       	rjmp	.+372    	; 0x1de <__vector_26>
  6a:	00 00       	nop
  6c:	7d c0       	rjmp	.+250    	; 0x168 <__bad_interrupt>
  6e:	00 00       	nop
  70:	7b c0       	rjmp	.+246    	; 0x168 <__bad_interrupt>
  72:	00 00       	nop
  74:	79 c0       	rjmp	.+242    	; 0x168 <__bad_interrupt>
  76:	00 00       	nop
  78:	77 c0       	rjmp	.+238    	; 0x168 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	75 c0       	rjmp	.+234    	; 0x168 <__bad_interrupt>
  7e:	00 00       	nop
  80:	73 c0       	rjmp	.+230    	; 0x168 <__bad_interrupt>
  82:	00 00       	nop
  84:	71 c0       	rjmp	.+226    	; 0x168 <__bad_interrupt>
  86:	00 00       	nop
  88:	6f c0       	rjmp	.+222    	; 0x168 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	0f 01       	movw	r0, r30
  8e:	59 01       	movw	r10, r18
  90:	59 01       	movw	r10, r18
  92:	59 01       	movw	r10, r18
  94:	59 01       	movw	r10, r18
  96:	59 01       	movw	r10, r18
  98:	59 01       	movw	r10, r18
  9a:	59 01       	movw	r10, r18
  9c:	16 01       	movw	r2, r12
  9e:	59 01       	movw	r10, r18
  a0:	59 01       	movw	r10, r18
  a2:	59 01       	movw	r10, r18
  a4:	59 01       	movw	r10, r18
  a6:	59 01       	movw	r10, r18
  a8:	59 01       	movw	r10, r18
  aa:	59 01       	movw	r10, r18
  ac:	1d 01       	movw	r2, r26
  ae:	59 01       	movw	r10, r18
  b0:	59 01       	movw	r10, r18
  b2:	59 01       	movw	r10, r18
  b4:	59 01       	movw	r10, r18
  b6:	59 01       	movw	r10, r18
  b8:	59 01       	movw	r10, r18
  ba:	59 01       	movw	r10, r18
  bc:	25 01       	movw	r4, r10
  be:	59 01       	movw	r10, r18
  c0:	59 01       	movw	r10, r18
  c2:	59 01       	movw	r10, r18
  c4:	59 01       	movw	r10, r18
  c6:	59 01       	movw	r10, r18
  c8:	59 01       	movw	r10, r18
  ca:	59 01       	movw	r10, r18
  cc:	29 01       	movw	r4, r18
  ce:	59 01       	movw	r10, r18
  d0:	59 01       	movw	r10, r18
  d2:	59 01       	movw	r10, r18
  d4:	59 01       	movw	r10, r18
  d6:	59 01       	movw	r10, r18
  d8:	59 01       	movw	r10, r18
  da:	59 01       	movw	r10, r18
  dc:	59 01       	movw	r10, r18
  de:	59 01       	movw	r10, r18
  e0:	59 01       	movw	r10, r18
  e2:	59 01       	movw	r10, r18
  e4:	59 01       	movw	r10, r18
  e6:	59 01       	movw	r10, r18
  e8:	59 01       	movw	r10, r18
  ea:	59 01       	movw	r10, r18
  ec:	59 01       	movw	r10, r18
  ee:	59 01       	movw	r10, r18
  f0:	59 01       	movw	r10, r18
  f2:	59 01       	movw	r10, r18
  f4:	59 01       	movw	r10, r18
  f6:	59 01       	movw	r10, r18
  f8:	59 01       	movw	r10, r18
  fa:	59 01       	movw	r10, r18
  fc:	48 01       	movw	r8, r16
  fe:	59 01       	movw	r10, r18
 100:	59 01       	movw	r10, r18
 102:	59 01       	movw	r10, r18
 104:	59 01       	movw	r10, r18
 106:	59 01       	movw	r10, r18
 108:	59 01       	movw	r10, r18
 10a:	59 01       	movw	r10, r18
 10c:	59 01       	movw	r10, r18
 10e:	59 01       	movw	r10, r18
 110:	59 01       	movw	r10, r18
 112:	59 01       	movw	r10, r18
 114:	59 01       	movw	r10, r18
 116:	59 01       	movw	r10, r18
 118:	59 01       	movw	r10, r18
 11a:	59 01       	movw	r10, r18
 11c:	52 01       	movw	r10, r4
 11e:	59 01       	movw	r10, r18
 120:	59 01       	movw	r10, r18
 122:	59 01       	movw	r10, r18
 124:	59 01       	movw	r10, r18
 126:	59 01       	movw	r10, r18
 128:	59 01       	movw	r10, r18
 12a:	59 01       	movw	r10, r18
 12c:	4c 01       	movw	r8, r24

0000012e <__ctors_end>:
 12e:	11 24       	eor	r1, r1
 130:	1f be       	out	0x3f, r1	; 63
 132:	cf ef       	ldi	r28, 0xFF	; 255
 134:	d0 e4       	ldi	r29, 0x40	; 64
 136:	de bf       	out	0x3e, r29	; 62
 138:	cd bf       	out	0x3d, r28	; 61

0000013a <__do_copy_data>:
 13a:	11 e0       	ldi	r17, 0x01	; 1
 13c:	a0 e0       	ldi	r26, 0x00	; 0
 13e:	b1 e0       	ldi	r27, 0x01	; 1
 140:	e2 e2       	ldi	r30, 0x22	; 34
 142:	f6 e0       	ldi	r31, 0x06	; 6
 144:	00 e0       	ldi	r16, 0x00	; 0
 146:	0b bf       	out	0x3b, r16	; 59
 148:	02 c0       	rjmp	.+4      	; 0x14e <__do_copy_data+0x14>
 14a:	07 90       	elpm	r0, Z+
 14c:	0d 92       	st	X+, r0
 14e:	a2 30       	cpi	r26, 0x02	; 2
 150:	b1 07       	cpc	r27, r17
 152:	d9 f7       	brne	.-10     	; 0x14a <__do_copy_data+0x10>

00000154 <__do_clear_bss>:
 154:	21 e0       	ldi	r18, 0x01	; 1
 156:	a2 e0       	ldi	r26, 0x02	; 2
 158:	b1 e0       	ldi	r27, 0x01	; 1
 15a:	01 c0       	rjmp	.+2      	; 0x15e <.do_clear_bss_start>

0000015c <.do_clear_bss_loop>:
 15c:	1d 92       	st	X+, r1

0000015e <.do_clear_bss_start>:
 15e:	a7 30       	cpi	r26, 0x07	; 7
 160:	b2 07       	cpc	r27, r18
 162:	e1 f7       	brne	.-8      	; 0x15c <.do_clear_bss_loop>
 164:	d6 d0       	rcall	.+428    	; 0x312 <main>
 166:	5b c2       	rjmp	.+1206   	; 0x61e <_exit>

00000168 <__bad_interrupt>:
 168:	4b cf       	rjmp	.-362    	; 0x0 <__vectors>

0000016a <led_blinker>:
{
	uint16_t data = 0;
	uint16_t shifted = high * pow(2,8);
	data = shifted + low;
	return (short) data;
}
 16a:	2f e9       	ldi	r18, 0x9F	; 159
 16c:	36 e8       	ldi	r19, 0x86	; 134
 16e:	41 e0       	ldi	r20, 0x01	; 1
 170:	21 50       	subi	r18, 0x01	; 1
 172:	30 40       	sbci	r19, 0x00	; 0
 174:	40 40       	sbci	r20, 0x00	; 0
 176:	e1 f7       	brne	.-8      	; 0x170 <led_blinker+0x6>
 178:	00 c0       	rjmp	.+0      	; 0x17a <led_blinker+0x10>
 17a:	00 00       	nop
 17c:	88 23       	and	r24, r24
 17e:	c1 f0       	breq	.+48     	; 0x1b0 <led_blinker+0x46>
 180:	90 e0       	ldi	r25, 0x00	; 0
 182:	28 9a       	sbi	0x05, 0	; 5
 184:	2f e9       	ldi	r18, 0x9F	; 159
 186:	36 e8       	ldi	r19, 0x86	; 134
 188:	41 e0       	ldi	r20, 0x01	; 1
 18a:	21 50       	subi	r18, 0x01	; 1
 18c:	30 40       	sbci	r19, 0x00	; 0
 18e:	40 40       	sbci	r20, 0x00	; 0
 190:	e1 f7       	brne	.-8      	; 0x18a <led_blinker+0x20>
 192:	00 c0       	rjmp	.+0      	; 0x194 <led_blinker+0x2a>
 194:	00 00       	nop
 196:	15 b8       	out	0x05, r1	; 5
 198:	2f e9       	ldi	r18, 0x9F	; 159
 19a:	36 e8       	ldi	r19, 0x86	; 134
 19c:	41 e0       	ldi	r20, 0x01	; 1
 19e:	21 50       	subi	r18, 0x01	; 1
 1a0:	30 40       	sbci	r19, 0x00	; 0
 1a2:	40 40       	sbci	r20, 0x00	; 0
 1a4:	e1 f7       	brne	.-8      	; 0x19e <led_blinker+0x34>
 1a6:	00 c0       	rjmp	.+0      	; 0x1a8 <led_blinker+0x3e>
 1a8:	00 00       	nop
 1aa:	9f 5f       	subi	r25, 0xFF	; 255
 1ac:	98 13       	cpse	r25, r24
 1ae:	e9 cf       	rjmp	.-46     	; 0x182 <led_blinker+0x18>
 1b0:	08 95       	ret

000001b2 <i2c_init>:
 1b2:	10 92 b9 00 	sts	0x00B9, r1
 1b6:	8c e0       	ldi	r24, 0x0C	; 12
 1b8:	80 93 b8 00 	sts	0x00B8, r24
 1bc:	85 e0       	ldi	r24, 0x05	; 5
 1be:	80 93 bc 00 	sts	0x00BC, r24
 1c2:	08 95       	ret

000001c4 <i2c_start>:
 1c4:	85 ea       	ldi	r24, 0xA5	; 165
 1c6:	80 93 bc 00 	sts	0x00BC, r24
 1ca:	10 92 01 01 	sts	0x0101, r1
 1ce:	08 95       	ret

000001d0 <i2c_stop>:
 1d0:	85 e9       	ldi	r24, 0x95	; 149
 1d2:	80 93 bc 00 	sts	0x00BC, r24
 1d6:	81 e0       	ldi	r24, 0x01	; 1
 1d8:	80 93 01 01 	sts	0x0101, r24
 1dc:	08 95       	ret

000001de <__vector_26>:
-n_o_writes needs to be replace and probably remade, as for now it become negative
-Wondering if the i2c_stop should not set TWIE to 1, it should stop there.
===========================================================================================*/

ISR(TWI_vect)
{
 1de:	1f 92       	push	r1
 1e0:	0f 92       	push	r0
 1e2:	0f b6       	in	r0, 0x3f	; 63
 1e4:	0f 92       	push	r0
 1e6:	11 24       	eor	r1, r1
 1e8:	0b b6       	in	r0, 0x3b	; 59
 1ea:	0f 92       	push	r0
 1ec:	2f 93       	push	r18
 1ee:	3f 93       	push	r19
 1f0:	4f 93       	push	r20
 1f2:	5f 93       	push	r21
 1f4:	6f 93       	push	r22
 1f6:	7f 93       	push	r23
 1f8:	8f 93       	push	r24
 1fa:	9f 93       	push	r25
 1fc:	af 93       	push	r26
 1fe:	bf 93       	push	r27
 200:	ef 93       	push	r30
 202:	ff 93       	push	r31
	uint8_t status = (TWSR & 0xF8);
 204:	80 91 b9 00 	lds	r24, 0x00B9
 208:	88 7f       	andi	r24, 0xF8	; 248
	switch (status)
 20a:	90 e0       	ldi	r25, 0x00	; 0
 20c:	fc 01       	movw	r30, r24
 20e:	38 97       	sbiw	r30, 0x08	; 8
 210:	e1 35       	cpi	r30, 0x51	; 81
 212:	f1 05       	cpc	r31, r1
 214:	08 f0       	brcs	.+2      	; 0x218 <__vector_26+0x3a>
 216:	4d c0       	rjmp	.+154    	; 0x2b2 <__vector_26+0xd4>
 218:	ea 5b       	subi	r30, 0xBA	; 186
 21a:	ff 4f       	sbci	r31, 0xFF	; 255
 21c:	fa c1       	rjmp	.+1012   	; 0x612 <__tablejump2__>
	i2c_done = 1;
}

void i2c_send_data(uint8_t data)
{
		TWDR = data;
 21e:	82 e3       	ldi	r24, 0x32	; 50
 220:	80 93 bb 00 	sts	0x00BB, r24
		TWCR = (1 << TWINT)|(0 << TWSTA)|(0 << TWSTO)|(1 << TWEN)|(1 << TWIE);
 224:	85 e8       	ldi	r24, 0x85	; 133
 226:	80 93 bc 00 	sts	0x00BC, r24
 22a:	43 c0       	rjmp	.+134    	; 0x2b2 <__vector_26+0xd4>
	i2c_done = 1;
}

void i2c_send_data(uint8_t data)
{
		TWDR = data;
 22c:	83 e3       	ldi	r24, 0x33	; 51
 22e:	80 93 bb 00 	sts	0x00BB, r24
		TWCR = (1 << TWINT)|(0 << TWSTA)|(0 << TWSTO)|(1 << TWEN)|(1 << TWIE);
 232:	85 e8       	ldi	r24, 0x85	; 133
 234:	80 93 bc 00 	sts	0x00BC, r24
 238:	3c c0       	rjmp	.+120    	; 0x2b2 <__vector_26+0xd4>
	case TW_REP_START: //2
		i2c_send_data(accel_addr + I2C_READ);
		break;
		
	case TW_MT_SLA_ACK: //3
		i2c_send_data(register_addr); //load the register we want to handle
 23a:	80 91 04 01 	lds	r24, 0x0104
	i2c_done = 1;
}

void i2c_send_data(uint8_t data)
{
		TWDR = data;
 23e:	80 93 bb 00 	sts	0x00BB, r24
		TWCR = (1 << TWINT)|(0 << TWSTA)|(0 << TWSTO)|(1 << TWEN)|(1 << TWIE);
 242:	85 e8       	ldi	r24, 0x85	; 133
 244:	80 93 bc 00 	sts	0x00BC, r24
 248:	34 c0       	rjmp	.+104    	; 0x2b2 <__vector_26+0xd4>
		
	case TW_MT_SLA_ACK: //3
		i2c_send_data(register_addr); //load the register we want to handle
		break;
	case TW_MT_SLA_NACK: //4
		led_blinker(1);
 24a:	81 e0       	ldi	r24, 0x01	; 1
 24c:	8e df       	rcall	.-228    	; 0x16a <led_blinker>
		i2c_stop();
 24e:	c0 df       	rcall	.-128    	; 0x1d0 <i2c_stop>
		break;
 250:	30 c0       	rjmp	.+96     	; 0x2b2 <__vector_26+0xd4>
	case TW_MT_DATA_ACK: //5
		if(write_to_slave)
 252:	80 91 00 01 	lds	r24, 0x0100
 256:	88 23       	and	r24, r24
 258:	c9 f0       	breq	.+50     	; 0x28c <__vector_26+0xae>
		{
			if(n_o_writes == 0)
 25a:	80 91 02 01 	lds	r24, 0x0102
 25e:	90 91 03 01 	lds	r25, 0x0103
 262:	89 2b       	or	r24, r25
 264:	11 f4       	brne	.+4      	; 0x26a <__vector_26+0x8c>
			{
				i2c_stop();
 266:	b4 df       	rcall	.-152    	; 0x1d0 <i2c_stop>
 268:	07 c0       	rjmp	.+14     	; 0x278 <__vector_26+0x9a>
			}
			else
			{
				i2c_send_data(trans_data);	
 26a:	80 91 06 01 	lds	r24, 0x0106
	i2c_done = 1;
}

void i2c_send_data(uint8_t data)
{
		TWDR = data;
 26e:	80 93 bb 00 	sts	0x00BB, r24
		TWCR = (1 << TWINT)|(0 << TWSTA)|(0 << TWSTO)|(1 << TWEN)|(1 << TWIE);
 272:	85 e8       	ldi	r24, 0x85	; 133
 274:	80 93 bc 00 	sts	0x00BC, r24
			}
			else
			{
				i2c_send_data(trans_data);	
			}
			n_o_writes = n_o_writes - 1; //placeringen är svår. vi minskade den innan vi hade använt den
 278:	80 91 02 01 	lds	r24, 0x0102
 27c:	90 91 03 01 	lds	r25, 0x0103
 280:	01 97       	sbiw	r24, 0x01	; 1
 282:	90 93 03 01 	sts	0x0103, r25
 286:	80 93 02 01 	sts	0x0102, r24
 28a:	13 c0       	rjmp	.+38     	; 0x2b2 <__vector_26+0xd4>
		}
		else
		{
			i2c_start(); //repeated start	
 28c:	9b df       	rcall	.-202    	; 0x1c4 <i2c_start>
 28e:	11 c0       	rjmp	.+34     	; 0x2b2 <__vector_26+0xd4>
		}
		
		break;
	case TW_MR_SLA_ACK: //6
		TWCR = (1 << TWINT)|(0 << TWSTA)|(0 << TWSTO)|(0 << TWEA)|(1 << TWEN)|(1 << TWIE); //lade till TWEA för att vi vill få en ACK.
 290:	85 e8       	ldi	r24, 0x85	; 133
 292:	80 93 bc 00 	sts	0x00BC, r24
		break;
 296:	0d c0       	rjmp	.+26     	; 0x2b2 <__vector_26+0xd4>
	case TW_MR_DATA_NACK: //7
		rec_data = TWDR;
 298:	80 91 bb 00 	lds	r24, 0x00BB
 29c:	80 93 05 01 	sts	0x0105, r24
		i2c_stop();
 2a0:	97 df       	rcall	.-210    	; 0x1d0 <i2c_stop>
		break;
 2a2:	07 c0       	rjmp	.+14     	; 0x2b2 <__vector_26+0xd4>
	case TW_MR_DATA_ACK: //8
		rec_data = TWDR;
 2a4:	80 91 bb 00 	lds	r24, 0x00BB
 2a8:	80 93 05 01 	sts	0x0105, r24
			led_blinker(3);
 2ac:	83 e0       	ldi	r24, 0x03	; 3
 2ae:	5d df       	rcall	.-326    	; 0x16a <led_blinker>
		i2c_stop();
 2b0:	8f df       	rcall	.-226    	; 0x1d0 <i2c_stop>

		break;
	}
}
 2b2:	ff 91       	pop	r31
 2b4:	ef 91       	pop	r30
 2b6:	bf 91       	pop	r27
 2b8:	af 91       	pop	r26
 2ba:	9f 91       	pop	r25
 2bc:	8f 91       	pop	r24
 2be:	7f 91       	pop	r23
 2c0:	6f 91       	pop	r22
 2c2:	5f 91       	pop	r21
 2c4:	4f 91       	pop	r20
 2c6:	3f 91       	pop	r19
 2c8:	2f 91       	pop	r18
 2ca:	0f 90       	pop	r0
 2cc:	0b be       	out	0x3b, r0	; 59
 2ce:	0f 90       	pop	r0
 2d0:	0f be       	out	0x3f, r0	; 63
 2d2:	0f 90       	pop	r0
 2d4:	1f 90       	pop	r1
 2d6:	18 95       	reti

000002d8 <i2c_write_reg>:



void i2c_write_reg(uint8_t reg_addr, uint8_t data, int n)
{
	while(!i2c_done){};
 2d8:	90 91 01 01 	lds	r25, 0x0101
 2dc:	99 23       	and	r25, r25
 2de:	e1 f3       	breq	.-8      	; 0x2d8 <i2c_write_reg>
	n_o_writes = n;
 2e0:	50 93 03 01 	sts	0x0103, r21
 2e4:	40 93 02 01 	sts	0x0102, r20
	register_addr = reg_addr;
 2e8:	80 93 04 01 	sts	0x0104, r24
	trans_data = data;
 2ec:	60 93 06 01 	sts	0x0106, r22
	write_to_slave = 1;
 2f0:	81 e0       	ldi	r24, 0x01	; 1
 2f2:	80 93 00 01 	sts	0x0100, r24
	i2c_start();
 2f6:	66 cf       	rjmp	.-308    	; 0x1c4 <i2c_start>
 2f8:	08 95       	ret

000002fa <i2c_read_reg>:
}

uint8_t i2c_read_reg(uint8_t reg_addr)
{
	while(!i2c_done){};
 2fa:	90 91 01 01 	lds	r25, 0x0101
 2fe:	99 23       	and	r25, r25
 300:	e1 f3       	breq	.-8      	; 0x2fa <i2c_read_reg>
	register_addr = reg_addr;
 302:	80 93 04 01 	sts	0x0104, r24
	write_to_slave = 0;
 306:	10 92 00 01 	sts	0x0100, r1
	i2c_start();
 30a:	5c df       	rcall	.-328    	; 0x1c4 <i2c_start>
	
	return rec_data;
 30c:	80 91 05 01 	lds	r24, 0x0105
}
 310:	08 95       	ret

00000312 <main>:

int main(void)
{
 312:	cf 93       	push	r28
 314:	df 93       	push	r29
 316:	cd b7       	in	r28, 0x3d	; 61
 318:	de b7       	in	r29, 0x3e	; 62
 31a:	2c 97       	sbiw	r28, 0x0c	; 12
 31c:	0f b6       	in	r0, 0x3f	; 63
 31e:	f8 94       	cli
 320:	de bf       	out	0x3e, r29	; 62
 322:	0f be       	out	0x3f, r0	; 63
 324:	cd bf       	out	0x3d, r28	; 61
	volatile uint8_t x_h_value;
	volatile uint8_t y_l_value;
	volatile uint8_t y_h_value;
	volatile uint8_t z_l_value;
	volatile uint8_t z_h_value;
	DDRB = (1 << DDB0);
 326:	81 e0       	ldi	r24, 0x01	; 1
 328:	84 b9       	out	0x04, r24	; 4
	PORTB = (0 << PORTB0);
 32a:	15 b8       	out	0x05, r1	; 5
	i2c_init();
 32c:	42 df       	rcall	.-380    	; 0x1b2 <i2c_init>
	sei();
 32e:	78 94       	sei
	uint8_t set_ctrl_reg_1 = 0b01000111;
	i2c_write_reg(ctrl_reg_1, set_ctrl_reg_1, 1);
 330:	41 e0       	ldi	r20, 0x01	; 1
 332:	50 e0       	ldi	r21, 0x00	; 0
 334:	67 e4       	ldi	r22, 0x47	; 71
 336:	80 e2       	ldi	r24, 0x20	; 32
 338:	cf df       	rcall	.-98     	; 0x2d8 <i2c_write_reg>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 33a:	83 ec       	ldi	r24, 0xC3	; 195
 33c:	99 e0       	ldi	r25, 0x09	; 9
 33e:	01 97       	sbiw	r24, 0x01	; 1
 340:	f1 f7       	brne	.-4      	; 0x33e <main+0x2c>
 342:	00 c0       	rjmp	.+0      	; 0x344 <main+0x32>
 344:	00 00       	nop
	while(1)
	{
		_delay_ms(10);
	//	i2c_read_reg(ctrl_reg_1);
		x_l_value = i2c_read_reg(acc_x_l_reg);
 346:	88 e2       	ldi	r24, 0x28	; 40
 348:	d8 df       	rcall	.-80     	; 0x2fa <i2c_read_reg>
 34a:	89 83       	std	Y+1, r24	; 0x01
		x_h_value = i2c_read_reg(acc_x_h_reg);
 34c:	89 e2       	ldi	r24, 0x29	; 41
 34e:	d5 df       	rcall	.-86     	; 0x2fa <i2c_read_reg>
 350:	8a 83       	std	Y+2, r24	; 0x02
		y_l_value = i2c_read_reg(acc_y_l_reg);
 352:	8a e2       	ldi	r24, 0x2A	; 42
 354:	d2 df       	rcall	.-92     	; 0x2fa <i2c_read_reg>
 356:	8b 83       	std	Y+3, r24	; 0x03
		y_h_value = i2c_read_reg(acc_y_h_reg);
 358:	8b e2       	ldi	r24, 0x2B	; 43
 35a:	cf df       	rcall	.-98     	; 0x2fa <i2c_read_reg>
 35c:	8c 83       	std	Y+4, r24	; 0x04
		z_l_value = i2c_read_reg(acc_z_l_reg);
 35e:	8c e2       	ldi	r24, 0x2C	; 44
 360:	cc df       	rcall	.-104    	; 0x2fa <i2c_read_reg>
 362:	8d 83       	std	Y+5, r24	; 0x05
		z_h_value = i2c_read_reg(acc_z_h_reg);
 364:	8d e2       	ldi	r24, 0x2D	; 45
 366:	c9 df       	rcall	.-110    	; 0x2fa <i2c_read_reg>
 368:	8e 83       	std	Y+6, r24	; 0x06

		volatile short data_x = shift_data(x_h_value, x_l_value);
 36a:	19 81       	ldd	r17, Y+1	; 0x01
 36c:	6a 81       	ldd	r22, Y+2	; 0x02
}

short shift_data(uint8_t high, uint8_t low)
{
	uint16_t data = 0;
	uint16_t shifted = high * pow(2,8);
 36e:	70 e0       	ldi	r23, 0x00	; 0
 370:	80 e0       	ldi	r24, 0x00	; 0
 372:	90 e0       	ldi	r25, 0x00	; 0
 374:	5f d0       	rcall	.+190    	; 0x434 <__floatsisf>
 376:	20 e0       	ldi	r18, 0x00	; 0
 378:	30 e0       	ldi	r19, 0x00	; 0
 37a:	40 e8       	ldi	r20, 0x80	; 128
 37c:	53 e4       	ldi	r21, 0x43	; 67
 37e:	be d0       	rcall	.+380    	; 0x4fc <__mulsf3>
 380:	2b d0       	rcall	.+86     	; 0x3d8 <__fixunssfsi>
	data = shifted + low;
 382:	21 2f       	mov	r18, r17
 384:	30 e0       	ldi	r19, 0x00	; 0
 386:	62 0f       	add	r22, r18
 388:	73 1f       	adc	r23, r19
		y_l_value = i2c_read_reg(acc_y_l_reg);
		y_h_value = i2c_read_reg(acc_y_h_reg);
		z_l_value = i2c_read_reg(acc_z_l_reg);
		z_h_value = i2c_read_reg(acc_z_h_reg);

		volatile short data_x = shift_data(x_h_value, x_l_value);
 38a:	7c 87       	std	Y+12, r23	; 0x0c
 38c:	6b 87       	std	Y+11, r22	; 0x0b
		volatile short data_y = shift_data(y_h_value, y_l_value);
 38e:	1b 81       	ldd	r17, Y+3	; 0x03
 390:	6c 81       	ldd	r22, Y+4	; 0x04
}

short shift_data(uint8_t high, uint8_t low)
{
	uint16_t data = 0;
	uint16_t shifted = high * pow(2,8);
 392:	70 e0       	ldi	r23, 0x00	; 0
 394:	80 e0       	ldi	r24, 0x00	; 0
 396:	90 e0       	ldi	r25, 0x00	; 0
 398:	4d d0       	rcall	.+154    	; 0x434 <__floatsisf>
 39a:	20 e0       	ldi	r18, 0x00	; 0
 39c:	30 e0       	ldi	r19, 0x00	; 0
 39e:	40 e8       	ldi	r20, 0x80	; 128
 3a0:	53 e4       	ldi	r21, 0x43	; 67
 3a2:	ac d0       	rcall	.+344    	; 0x4fc <__mulsf3>
 3a4:	19 d0       	rcall	.+50     	; 0x3d8 <__fixunssfsi>
	data = shifted + low;
 3a6:	21 2f       	mov	r18, r17
 3a8:	30 e0       	ldi	r19, 0x00	; 0
 3aa:	62 0f       	add	r22, r18
 3ac:	73 1f       	adc	r23, r19
		y_h_value = i2c_read_reg(acc_y_h_reg);
		z_l_value = i2c_read_reg(acc_z_l_reg);
		z_h_value = i2c_read_reg(acc_z_h_reg);

		volatile short data_x = shift_data(x_h_value, x_l_value);
		volatile short data_y = shift_data(y_h_value, y_l_value);
 3ae:	7a 87       	std	Y+10, r23	; 0x0a
 3b0:	69 87       	std	Y+9, r22	; 0x09
		volatile short data_z = shift_data(z_h_value, z_l_value);
 3b2:	1d 81       	ldd	r17, Y+5	; 0x05
 3b4:	6e 81       	ldd	r22, Y+6	; 0x06
}

short shift_data(uint8_t high, uint8_t low)
{
	uint16_t data = 0;
	uint16_t shifted = high * pow(2,8);
 3b6:	70 e0       	ldi	r23, 0x00	; 0
 3b8:	80 e0       	ldi	r24, 0x00	; 0
 3ba:	90 e0       	ldi	r25, 0x00	; 0
 3bc:	3b d0       	rcall	.+118    	; 0x434 <__floatsisf>
 3be:	20 e0       	ldi	r18, 0x00	; 0
 3c0:	30 e0       	ldi	r19, 0x00	; 0
 3c2:	40 e8       	ldi	r20, 0x80	; 128
 3c4:	53 e4       	ldi	r21, 0x43	; 67
 3c6:	9a d0       	rcall	.+308    	; 0x4fc <__mulsf3>
 3c8:	07 d0       	rcall	.+14     	; 0x3d8 <__fixunssfsi>
	data = shifted + low;
 3ca:	21 2f       	mov	r18, r17
 3cc:	30 e0       	ldi	r19, 0x00	; 0
 3ce:	62 0f       	add	r22, r18
 3d0:	73 1f       	adc	r23, r19
		z_l_value = i2c_read_reg(acc_z_l_reg);
		z_h_value = i2c_read_reg(acc_z_h_reg);

		volatile short data_x = shift_data(x_h_value, x_l_value);
		volatile short data_y = shift_data(y_h_value, y_l_value);
		volatile short data_z = shift_data(z_h_value, z_l_value);
 3d2:	78 87       	std	Y+8, r23	; 0x08
 3d4:	6f 83       	std	Y+7, r22	; 0x07
 3d6:	b1 cf       	rjmp	.-158    	; 0x33a <main+0x28>

000003d8 <__fixunssfsi>:
 3d8:	70 d0       	rcall	.+224    	; 0x4ba <__fp_splitA>
 3da:	88 f0       	brcs	.+34     	; 0x3fe <__fixunssfsi+0x26>
 3dc:	9f 57       	subi	r25, 0x7F	; 127
 3de:	90 f0       	brcs	.+36     	; 0x404 <__fixunssfsi+0x2c>
 3e0:	b9 2f       	mov	r27, r25
 3e2:	99 27       	eor	r25, r25
 3e4:	b7 51       	subi	r27, 0x17	; 23
 3e6:	a0 f0       	brcs	.+40     	; 0x410 <__fixunssfsi+0x38>
 3e8:	d1 f0       	breq	.+52     	; 0x41e <__fixunssfsi+0x46>
 3ea:	66 0f       	add	r22, r22
 3ec:	77 1f       	adc	r23, r23
 3ee:	88 1f       	adc	r24, r24
 3f0:	99 1f       	adc	r25, r25
 3f2:	1a f0       	brmi	.+6      	; 0x3fa <__fixunssfsi+0x22>
 3f4:	ba 95       	dec	r27
 3f6:	c9 f7       	brne	.-14     	; 0x3ea <__fixunssfsi+0x12>
 3f8:	12 c0       	rjmp	.+36     	; 0x41e <__fixunssfsi+0x46>
 3fa:	b1 30       	cpi	r27, 0x01	; 1
 3fc:	81 f0       	breq	.+32     	; 0x41e <__fixunssfsi+0x46>
 3fe:	77 d0       	rcall	.+238    	; 0x4ee <__fp_zero>
 400:	b1 e0       	ldi	r27, 0x01	; 1
 402:	08 95       	ret
 404:	74 c0       	rjmp	.+232    	; 0x4ee <__fp_zero>
 406:	67 2f       	mov	r22, r23
 408:	78 2f       	mov	r23, r24
 40a:	88 27       	eor	r24, r24
 40c:	b8 5f       	subi	r27, 0xF8	; 248
 40e:	39 f0       	breq	.+14     	; 0x41e <__fixunssfsi+0x46>
 410:	b9 3f       	cpi	r27, 0xF9	; 249
 412:	cc f3       	brlt	.-14     	; 0x406 <__fixunssfsi+0x2e>
 414:	86 95       	lsr	r24
 416:	77 95       	ror	r23
 418:	67 95       	ror	r22
 41a:	b3 95       	inc	r27
 41c:	d9 f7       	brne	.-10     	; 0x414 <__fixunssfsi+0x3c>
 41e:	3e f4       	brtc	.+14     	; 0x42e <__fixunssfsi+0x56>
 420:	90 95       	com	r25
 422:	80 95       	com	r24
 424:	70 95       	com	r23
 426:	61 95       	neg	r22
 428:	7f 4f       	sbci	r23, 0xFF	; 255
 42a:	8f 4f       	sbci	r24, 0xFF	; 255
 42c:	9f 4f       	sbci	r25, 0xFF	; 255
 42e:	08 95       	ret

00000430 <__floatunsisf>:
 430:	e8 94       	clt
 432:	09 c0       	rjmp	.+18     	; 0x446 <__floatsisf+0x12>

00000434 <__floatsisf>:
 434:	97 fb       	bst	r25, 7
 436:	3e f4       	brtc	.+14     	; 0x446 <__floatsisf+0x12>
 438:	90 95       	com	r25
 43a:	80 95       	com	r24
 43c:	70 95       	com	r23
 43e:	61 95       	neg	r22
 440:	7f 4f       	sbci	r23, 0xFF	; 255
 442:	8f 4f       	sbci	r24, 0xFF	; 255
 444:	9f 4f       	sbci	r25, 0xFF	; 255
 446:	99 23       	and	r25, r25
 448:	a9 f0       	breq	.+42     	; 0x474 <__floatsisf+0x40>
 44a:	f9 2f       	mov	r31, r25
 44c:	96 e9       	ldi	r25, 0x96	; 150
 44e:	bb 27       	eor	r27, r27
 450:	93 95       	inc	r25
 452:	f6 95       	lsr	r31
 454:	87 95       	ror	r24
 456:	77 95       	ror	r23
 458:	67 95       	ror	r22
 45a:	b7 95       	ror	r27
 45c:	f1 11       	cpse	r31, r1
 45e:	f8 cf       	rjmp	.-16     	; 0x450 <__floatsisf+0x1c>
 460:	fa f4       	brpl	.+62     	; 0x4a0 <__floatsisf+0x6c>
 462:	bb 0f       	add	r27, r27
 464:	11 f4       	brne	.+4      	; 0x46a <__floatsisf+0x36>
 466:	60 ff       	sbrs	r22, 0
 468:	1b c0       	rjmp	.+54     	; 0x4a0 <__floatsisf+0x6c>
 46a:	6f 5f       	subi	r22, 0xFF	; 255
 46c:	7f 4f       	sbci	r23, 0xFF	; 255
 46e:	8f 4f       	sbci	r24, 0xFF	; 255
 470:	9f 4f       	sbci	r25, 0xFF	; 255
 472:	16 c0       	rjmp	.+44     	; 0x4a0 <__floatsisf+0x6c>
 474:	88 23       	and	r24, r24
 476:	11 f0       	breq	.+4      	; 0x47c <__floatsisf+0x48>
 478:	96 e9       	ldi	r25, 0x96	; 150
 47a:	11 c0       	rjmp	.+34     	; 0x49e <__floatsisf+0x6a>
 47c:	77 23       	and	r23, r23
 47e:	21 f0       	breq	.+8      	; 0x488 <__floatsisf+0x54>
 480:	9e e8       	ldi	r25, 0x8E	; 142
 482:	87 2f       	mov	r24, r23
 484:	76 2f       	mov	r23, r22
 486:	05 c0       	rjmp	.+10     	; 0x492 <__floatsisf+0x5e>
 488:	66 23       	and	r22, r22
 48a:	71 f0       	breq	.+28     	; 0x4a8 <__floatsisf+0x74>
 48c:	96 e8       	ldi	r25, 0x86	; 134
 48e:	86 2f       	mov	r24, r22
 490:	70 e0       	ldi	r23, 0x00	; 0
 492:	60 e0       	ldi	r22, 0x00	; 0
 494:	2a f0       	brmi	.+10     	; 0x4a0 <__floatsisf+0x6c>
 496:	9a 95       	dec	r25
 498:	66 0f       	add	r22, r22
 49a:	77 1f       	adc	r23, r23
 49c:	88 1f       	adc	r24, r24
 49e:	da f7       	brpl	.-10     	; 0x496 <__floatsisf+0x62>
 4a0:	88 0f       	add	r24, r24
 4a2:	96 95       	lsr	r25
 4a4:	87 95       	ror	r24
 4a6:	97 f9       	bld	r25, 7
 4a8:	08 95       	ret

000004aa <__fp_split3>:
 4aa:	57 fd       	sbrc	r21, 7
 4ac:	90 58       	subi	r25, 0x80	; 128
 4ae:	44 0f       	add	r20, r20
 4b0:	55 1f       	adc	r21, r21
 4b2:	59 f0       	breq	.+22     	; 0x4ca <__fp_splitA+0x10>
 4b4:	5f 3f       	cpi	r21, 0xFF	; 255
 4b6:	71 f0       	breq	.+28     	; 0x4d4 <__fp_splitA+0x1a>
 4b8:	47 95       	ror	r20

000004ba <__fp_splitA>:
 4ba:	88 0f       	add	r24, r24
 4bc:	97 fb       	bst	r25, 7
 4be:	99 1f       	adc	r25, r25
 4c0:	61 f0       	breq	.+24     	; 0x4da <__fp_splitA+0x20>
 4c2:	9f 3f       	cpi	r25, 0xFF	; 255
 4c4:	79 f0       	breq	.+30     	; 0x4e4 <__fp_splitA+0x2a>
 4c6:	87 95       	ror	r24
 4c8:	08 95       	ret
 4ca:	12 16       	cp	r1, r18
 4cc:	13 06       	cpc	r1, r19
 4ce:	14 06       	cpc	r1, r20
 4d0:	55 1f       	adc	r21, r21
 4d2:	f2 cf       	rjmp	.-28     	; 0x4b8 <__fp_split3+0xe>
 4d4:	46 95       	lsr	r20
 4d6:	f1 df       	rcall	.-30     	; 0x4ba <__fp_splitA>
 4d8:	08 c0       	rjmp	.+16     	; 0x4ea <__fp_splitA+0x30>
 4da:	16 16       	cp	r1, r22
 4dc:	17 06       	cpc	r1, r23
 4de:	18 06       	cpc	r1, r24
 4e0:	99 1f       	adc	r25, r25
 4e2:	f1 cf       	rjmp	.-30     	; 0x4c6 <__fp_splitA+0xc>
 4e4:	86 95       	lsr	r24
 4e6:	71 05       	cpc	r23, r1
 4e8:	61 05       	cpc	r22, r1
 4ea:	08 94       	sec
 4ec:	08 95       	ret

000004ee <__fp_zero>:
 4ee:	e8 94       	clt

000004f0 <__fp_szero>:
 4f0:	bb 27       	eor	r27, r27
 4f2:	66 27       	eor	r22, r22
 4f4:	77 27       	eor	r23, r23
 4f6:	cb 01       	movw	r24, r22
 4f8:	97 f9       	bld	r25, 7
 4fa:	08 95       	ret

000004fc <__mulsf3>:
 4fc:	0b d0       	rcall	.+22     	; 0x514 <__mulsf3x>
 4fe:	78 c0       	rjmp	.+240    	; 0x5f0 <__fp_round>
 500:	69 d0       	rcall	.+210    	; 0x5d4 <__fp_pscA>
 502:	28 f0       	brcs	.+10     	; 0x50e <__mulsf3+0x12>
 504:	6e d0       	rcall	.+220    	; 0x5e2 <__fp_pscB>
 506:	18 f0       	brcs	.+6      	; 0x50e <__mulsf3+0x12>
 508:	95 23       	and	r25, r21
 50a:	09 f0       	breq	.+2      	; 0x50e <__mulsf3+0x12>
 50c:	5a c0       	rjmp	.+180    	; 0x5c2 <__fp_inf>
 50e:	5f c0       	rjmp	.+190    	; 0x5ce <__fp_nan>
 510:	11 24       	eor	r1, r1
 512:	ee cf       	rjmp	.-36     	; 0x4f0 <__fp_szero>

00000514 <__mulsf3x>:
 514:	ca df       	rcall	.-108    	; 0x4aa <__fp_split3>
 516:	a0 f3       	brcs	.-24     	; 0x500 <__mulsf3+0x4>

00000518 <__mulsf3_pse>:
 518:	95 9f       	mul	r25, r21
 51a:	d1 f3       	breq	.-12     	; 0x510 <__mulsf3+0x14>
 51c:	95 0f       	add	r25, r21
 51e:	50 e0       	ldi	r21, 0x00	; 0
 520:	55 1f       	adc	r21, r21
 522:	62 9f       	mul	r22, r18
 524:	f0 01       	movw	r30, r0
 526:	72 9f       	mul	r23, r18
 528:	bb 27       	eor	r27, r27
 52a:	f0 0d       	add	r31, r0
 52c:	b1 1d       	adc	r27, r1
 52e:	63 9f       	mul	r22, r19
 530:	aa 27       	eor	r26, r26
 532:	f0 0d       	add	r31, r0
 534:	b1 1d       	adc	r27, r1
 536:	aa 1f       	adc	r26, r26
 538:	64 9f       	mul	r22, r20
 53a:	66 27       	eor	r22, r22
 53c:	b0 0d       	add	r27, r0
 53e:	a1 1d       	adc	r26, r1
 540:	66 1f       	adc	r22, r22
 542:	82 9f       	mul	r24, r18
 544:	22 27       	eor	r18, r18
 546:	b0 0d       	add	r27, r0
 548:	a1 1d       	adc	r26, r1
 54a:	62 1f       	adc	r22, r18
 54c:	73 9f       	mul	r23, r19
 54e:	b0 0d       	add	r27, r0
 550:	a1 1d       	adc	r26, r1
 552:	62 1f       	adc	r22, r18
 554:	83 9f       	mul	r24, r19
 556:	a0 0d       	add	r26, r0
 558:	61 1d       	adc	r22, r1
 55a:	22 1f       	adc	r18, r18
 55c:	74 9f       	mul	r23, r20
 55e:	33 27       	eor	r19, r19
 560:	a0 0d       	add	r26, r0
 562:	61 1d       	adc	r22, r1
 564:	23 1f       	adc	r18, r19
 566:	84 9f       	mul	r24, r20
 568:	60 0d       	add	r22, r0
 56a:	21 1d       	adc	r18, r1
 56c:	82 2f       	mov	r24, r18
 56e:	76 2f       	mov	r23, r22
 570:	6a 2f       	mov	r22, r26
 572:	11 24       	eor	r1, r1
 574:	9f 57       	subi	r25, 0x7F	; 127
 576:	50 40       	sbci	r21, 0x00	; 0
 578:	8a f0       	brmi	.+34     	; 0x59c <__mulsf3_pse+0x84>
 57a:	e1 f0       	breq	.+56     	; 0x5b4 <__mulsf3_pse+0x9c>
 57c:	88 23       	and	r24, r24
 57e:	4a f0       	brmi	.+18     	; 0x592 <__mulsf3_pse+0x7a>
 580:	ee 0f       	add	r30, r30
 582:	ff 1f       	adc	r31, r31
 584:	bb 1f       	adc	r27, r27
 586:	66 1f       	adc	r22, r22
 588:	77 1f       	adc	r23, r23
 58a:	88 1f       	adc	r24, r24
 58c:	91 50       	subi	r25, 0x01	; 1
 58e:	50 40       	sbci	r21, 0x00	; 0
 590:	a9 f7       	brne	.-22     	; 0x57c <__mulsf3_pse+0x64>
 592:	9e 3f       	cpi	r25, 0xFE	; 254
 594:	51 05       	cpc	r21, r1
 596:	70 f0       	brcs	.+28     	; 0x5b4 <__mulsf3_pse+0x9c>
 598:	14 c0       	rjmp	.+40     	; 0x5c2 <__fp_inf>
 59a:	aa cf       	rjmp	.-172    	; 0x4f0 <__fp_szero>
 59c:	5f 3f       	cpi	r21, 0xFF	; 255
 59e:	ec f3       	brlt	.-6      	; 0x59a <__mulsf3_pse+0x82>
 5a0:	98 3e       	cpi	r25, 0xE8	; 232
 5a2:	dc f3       	brlt	.-10     	; 0x59a <__mulsf3_pse+0x82>
 5a4:	86 95       	lsr	r24
 5a6:	77 95       	ror	r23
 5a8:	67 95       	ror	r22
 5aa:	b7 95       	ror	r27
 5ac:	f7 95       	ror	r31
 5ae:	e7 95       	ror	r30
 5b0:	9f 5f       	subi	r25, 0xFF	; 255
 5b2:	c1 f7       	brne	.-16     	; 0x5a4 <__mulsf3_pse+0x8c>
 5b4:	fe 2b       	or	r31, r30
 5b6:	88 0f       	add	r24, r24
 5b8:	91 1d       	adc	r25, r1
 5ba:	96 95       	lsr	r25
 5bc:	87 95       	ror	r24
 5be:	97 f9       	bld	r25, 7
 5c0:	08 95       	ret

000005c2 <__fp_inf>:
 5c2:	97 f9       	bld	r25, 7
 5c4:	9f 67       	ori	r25, 0x7F	; 127
 5c6:	80 e8       	ldi	r24, 0x80	; 128
 5c8:	70 e0       	ldi	r23, 0x00	; 0
 5ca:	60 e0       	ldi	r22, 0x00	; 0
 5cc:	08 95       	ret

000005ce <__fp_nan>:
 5ce:	9f ef       	ldi	r25, 0xFF	; 255
 5d0:	80 ec       	ldi	r24, 0xC0	; 192
 5d2:	08 95       	ret

000005d4 <__fp_pscA>:
 5d4:	00 24       	eor	r0, r0
 5d6:	0a 94       	dec	r0
 5d8:	16 16       	cp	r1, r22
 5da:	17 06       	cpc	r1, r23
 5dc:	18 06       	cpc	r1, r24
 5de:	09 06       	cpc	r0, r25
 5e0:	08 95       	ret

000005e2 <__fp_pscB>:
 5e2:	00 24       	eor	r0, r0
 5e4:	0a 94       	dec	r0
 5e6:	12 16       	cp	r1, r18
 5e8:	13 06       	cpc	r1, r19
 5ea:	14 06       	cpc	r1, r20
 5ec:	05 06       	cpc	r0, r21
 5ee:	08 95       	ret

000005f0 <__fp_round>:
 5f0:	09 2e       	mov	r0, r25
 5f2:	03 94       	inc	r0
 5f4:	00 0c       	add	r0, r0
 5f6:	11 f4       	brne	.+4      	; 0x5fc <__fp_round+0xc>
 5f8:	88 23       	and	r24, r24
 5fa:	52 f0       	brmi	.+20     	; 0x610 <__fp_round+0x20>
 5fc:	bb 0f       	add	r27, r27
 5fe:	40 f4       	brcc	.+16     	; 0x610 <__fp_round+0x20>
 600:	bf 2b       	or	r27, r31
 602:	11 f4       	brne	.+4      	; 0x608 <__fp_round+0x18>
 604:	60 ff       	sbrs	r22, 0
 606:	04 c0       	rjmp	.+8      	; 0x610 <__fp_round+0x20>
 608:	6f 5f       	subi	r22, 0xFF	; 255
 60a:	7f 4f       	sbci	r23, 0xFF	; 255
 60c:	8f 4f       	sbci	r24, 0xFF	; 255
 60e:	9f 4f       	sbci	r25, 0xFF	; 255
 610:	08 95       	ret

00000612 <__tablejump2__>:
 612:	ee 0f       	add	r30, r30
 614:	ff 1f       	adc	r31, r31

00000616 <__tablejump__>:
 616:	05 90       	lpm	r0, Z+
 618:	f4 91       	lpm	r31, Z
 61a:	e0 2d       	mov	r30, r0
 61c:	09 94       	ijmp

0000061e <_exit>:
 61e:	f8 94       	cli

00000620 <__stop_program>:
 620:	ff cf       	rjmp	.-2      	; 0x620 <__stop_program>
