Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb 27 19:39:15 2025
| Host         : C27-5CG3121H28 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sevenseg_decoder_timing_summary_routed.rpt -pb sevenseg_decoder_timing_summary_routed.pb -rpx sevenseg_decoder_timing_summary_routed.rpx -warn_on_violation
| Design       : sevenseg_decoder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Hex[1]
                            (input port)
  Destination:            o_seg_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.350ns  (logic 3.889ns (52.918%)  route 3.461ns (47.082%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  i_Hex[1] (IN)
                         net (fo=0)                   0.000     0.000    i_Hex[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_Hex_IBUF[1]_inst/O
                         net (fo=7, routed)           1.637     2.568    i_Hex_IBUF[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.152     2.720 r  o_seg_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.824     4.543    o_seg_n_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         2.807     7.350 r  o_seg_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.350    o_seg_n[3]
    W15                                                               r  o_seg_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Hex[1]
                            (input port)
  Destination:            o_seg_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.209ns  (logic 3.892ns (53.993%)  route 3.317ns (46.007%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  i_Hex[1] (IN)
                         net (fo=0)                   0.000     0.000    i_Hex[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_Hex_IBUF[1]_inst/O
                         net (fo=7, routed)           1.644     2.575    i_Hex_IBUF[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.152     2.727 r  o_seg_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.673     4.400    o_seg_n_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         2.809     7.209 r  o_seg_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.209    o_seg_n[0]
    U15                                                               r  o_seg_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Hex[3]
                            (input port)
  Destination:            o_seg_n[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.196ns  (logic 3.888ns (54.037%)  route 3.307ns (45.963%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  i_Hex[3] (IN)
                         net (fo=0)                   0.000     0.000    i_Hex[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  i_Hex_IBUF[3]_inst/O
                         net (fo=7, routed)           1.593     2.528    i_Hex_IBUF[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I0_O)        0.154     2.682 r  o_seg_n_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.714     4.396    o_seg_n_OBUF[5]
    W17                  OBUF (Prop_obuf_I_O)         2.799     7.196 r  o_seg_n_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.196    o_seg_n[5]
    W17                                                               r  o_seg_n[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Hex[3]
                            (input port)
  Destination:            o_seg_n[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.988ns  (logic 3.673ns (52.561%)  route 3.315ns (47.439%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  i_Hex[3] (IN)
                         net (fo=0)                   0.000     0.000    i_Hex[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 f  i_Hex_IBUF[3]_inst/O
                         net (fo=7, routed)           1.593     2.528    i_Hex_IBUF[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I0_O)        0.124     2.652 r  o_seg_n_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.722     4.374    o_seg_n_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.614     6.988 r  o_seg_n_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.988    o_seg_n[4]
    V15                                                               r  o_seg_n[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Hex[0]
                            (input port)
  Destination:            o_seg_n[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.976ns  (logic 3.672ns (52.638%)  route 3.304ns (47.362%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  i_Hex[0] (IN)
                         net (fo=0)                   0.000     0.000    i_Hex[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  i_Hex_IBUF[0]_inst/O
                         net (fo=7, routed)           1.450     2.386    i_Hex_IBUF[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.124     2.510 r  o_seg_n_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.854     4.364    o_seg_n_OBUF[6]
    W16                  OBUF (Prop_obuf_I_O)         2.612     6.976 r  o_seg_n_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.976    o_seg_n[6]
    W16                                                               r  o_seg_n[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Hex[1]
                            (input port)
  Destination:            o_seg_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 3.662ns (52.517%)  route 3.311ns (47.483%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  i_Hex[1] (IN)
                         net (fo=0)                   0.000     0.000    i_Hex[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_Hex_IBUF[1]_inst/O
                         net (fo=7, routed)           1.637     2.568    i_Hex_IBUF[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.124     2.692 r  o_seg_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     4.365    o_seg_n_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         2.607     6.972 r  o_seg_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.972    o_seg_n[2]
    W13                                                               r  o_seg_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Hex[1]
                            (input port)
  Destination:            o_seg_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.825ns  (logic 3.652ns (53.514%)  route 3.173ns (46.486%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  i_Hex[1] (IN)
                         net (fo=0)                   0.000     0.000    i_Hex[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  i_Hex_IBUF[1]_inst/O
                         net (fo=7, routed)           1.644     2.575    i_Hex_IBUF[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.124     2.699 r  o_seg_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.529     4.228    o_seg_n_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598     6.825 r  o_seg_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.825    o_seg_n[1]
    W14                                                               r  o_seg_n[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Hex[0]
                            (input port)
  Destination:            o_seg_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.325ns (64.780%)  route 0.720ns (35.220%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  i_Hex[0] (IN)
                         net (fo=0)                   0.000     0.000    i_Hex[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  i_Hex_IBUF[0]_inst/O
                         net (fo=7, routed)           0.439     0.604    i_Hex_IBUF[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.045     0.649 r  o_seg_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.282     0.931    o_seg_n_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         1.115     2.046 r  o_seg_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.046    o_seg_n[1]
    W14                                                               r  o_seg_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Hex[2]
                            (input port)
  Destination:            o_seg_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.332ns (63.875%)  route 0.753ns (36.125%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  i_Hex[2] (IN)
                         net (fo=0)                   0.000     0.000    i_Hex[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  i_Hex_IBUF[2]_inst/O
                         net (fo=7, routed)           0.429     0.592    i_Hex_IBUF[2]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.045     0.637 r  o_seg_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.325     0.962    o_seg_n_OBUF[2]
    W13                  OBUF (Prop_obuf_I_O)         1.124     2.086 r  o_seg_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.086    o_seg_n[2]
    W13                                                               r  o_seg_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Hex[0]
                            (input port)
  Destination:            o_seg_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.400ns (64.594%)  route 0.767ns (35.406%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  i_Hex[0] (IN)
                         net (fo=0)                   0.000     0.000    i_Hex[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  i_Hex_IBUF[0]_inst/O
                         net (fo=7, routed)           0.439     0.604    i_Hex_IBUF[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.048     0.652 r  o_seg_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.329     0.981    o_seg_n_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         1.187     2.167 r  o_seg_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.167    o_seg_n[0]
    U15                                                               r  o_seg_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Hex[1]
                            (input port)
  Destination:            o_seg_n[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.336ns (61.269%)  route 0.844ns (38.731%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  i_Hex[1] (IN)
                         net (fo=0)                   0.000     0.000    i_Hex[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 f  i_Hex_IBUF[1]_inst/O
                         net (fo=7, routed)           0.492     0.652    i_Hex_IBUF[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.045     0.697 r  o_seg_n_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.353     1.050    o_seg_n_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.131     2.180 r  o_seg_n_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.180    o_seg_n[4]
    V15                                                               r  o_seg_n[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Hex[3]
                            (input port)
  Destination:            o_seg_n[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.338ns (60.840%)  route 0.861ns (39.160%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 f  i_Hex[3] (IN)
                         net (fo=0)                   0.000     0.000    i_Hex[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.164     0.164 f  i_Hex_IBUF[3]_inst/O
                         net (fo=7, routed)           0.452     0.616    i_Hex_IBUF[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.045     0.661 r  o_seg_n_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.070    o_seg_n_OBUF[6]
    W16                  OBUF (Prop_obuf_I_O)         1.129     2.199 r  o_seg_n_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.199    o_seg_n[6]
    W16                                                               r  o_seg_n[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Hex[2]
                            (input port)
  Destination:            o_seg_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.395ns (63.142%)  route 0.814ns (36.858%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  i_Hex[2] (IN)
                         net (fo=0)                   0.000     0.000    i_Hex[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  i_Hex_IBUF[2]_inst/O
                         net (fo=7, routed)           0.429     0.592    i_Hex_IBUF[2]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.049     0.641 r  o_seg_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.386     1.027    o_seg_n_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         1.183     2.209 r  o_seg_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.209    o_seg_n[3]
    W15                                                               r  o_seg_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Hex[1]
                            (input port)
  Destination:            o_seg_n[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.380ns (61.951%)  route 0.848ns (38.049%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  i_Hex[1] (IN)
                         net (fo=0)                   0.000     0.000    i_Hex[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  i_Hex_IBUF[1]_inst/O
                         net (fo=7, routed)           0.492     0.652    i_Hex_IBUF[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.042     0.694 r  o_seg_n_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.356     1.050    o_seg_n_OBUF[5]
    W17                  OBUF (Prop_obuf_I_O)         1.178     2.228 r  o_seg_n_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.228    o_seg_n[5]
    W17                                                               r  o_seg_n[5] (OUT)
  -------------------------------------------------------------------    -------------------





