#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Feb 21 18:48:42 2019
# Process ID: 11152
# Current directory: D:/Study/Verilog/ComputerDesign/mymips28/mymips28.runs/synth_1
# Command line: vivado.exe -log MipsCPU_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MipsCPU_Top.tcl
# Log file: D:/Study/Verilog/ComputerDesign/mymips28/mymips28.runs/synth_1/MipsCPU_Top.vds
# Journal file: D:/Study/Verilog/ComputerDesign/mymips28/mymips28.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MipsCPU_Top.tcl -notrace
Command: synth_design -top MipsCPU_Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9616 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 359.195 ; gain = 99.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MipsCPU_Top' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/MipsCPU_Top.v:15]
INFO: [Synth 8-6157] synthesizing module 'Divider' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Divider.v:15]
	Parameter N bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Divider' (1#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Divider.v:15]
INFO: [Synth 8-6157] synthesizing module 'Divider__parameterized0' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Divider.v:15]
	Parameter N bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Divider__parameterized0' (1#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Divider.v:15]
INFO: [Synth 8-6157] synthesizing module 'Mux' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Mux.v:15]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux' (2#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Mux.v:15]
INFO: [Synth 8-6157] synthesizing module 'Display' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Display.v:15]
INFO: [Synth 8-6157] synthesizing module 'Divider__parameterized1' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Divider.v:15]
	Parameter N bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Divider__parameterized1' (2#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Divider.v:15]
INFO: [Synth 8-226] default block is never used [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Display.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Display' (3#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Display.v:15]
WARNING: [Synth 8-689] width (3) of port connection 'select' does not match port width (2) of module 'Display' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/MipsCPU_Top.v:99]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/PC.v:15]
INFO: [Synth 8-6157] synthesizing module 'Reg' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Reg.v:15]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-5788] Register data_out_reg in module Reg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Reg.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Reg' (4#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Reg.v:15]
INFO: [Synth 8-6157] synthesizing module 'Mux__parameterized0' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Mux.v:15]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux__parameterized0' (4#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Mux.v:15]
INFO: [Synth 8-6155] done synthesizing module 'PC' (5#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/PC.v:15]
INFO: [Synth 8-6157] synthesizing module 'Rom' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Rom.v:15]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ROM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'D:/benchmark_ccmb_my.hex' is read successfully [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Rom.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Rom' (6#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Rom.v:15]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/ControlUnit.v:15]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/ControlUnit.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/ControlUnit.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (7#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/ControlUnit.v:15]
INFO: [Synth 8-6157] synthesizing module 'Mux__parameterized1' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Mux.v:15]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux__parameterized1' (7#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Mux.v:15]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/RegFile.v:15]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (8#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/RegFile.v:15]
INFO: [Synth 8-6157] synthesizing module 'SignExt' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/SignExt.v:15]
	Parameter DATA_WIDTH_IN bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SignExt' (9#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/SignExt.v:15]
INFO: [Synth 8-6157] synthesizing module 'SignExt__parameterized0' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/SignExt.v:15]
	Parameter DATA_WIDTH_IN bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SignExt__parameterized0' (9#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/SignExt.v:15]
INFO: [Synth 8-6157] synthesizing module 'Alu' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Alu.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Alu' (10#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Alu.v:15]
WARNING: [Synth 8-350] instance 'mips_alu' of module 'Alu' requires 7 connections, but only 6 given [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/MipsCPU_Top.v:194]
INFO: [Synth 8-6157] synthesizing module 'Ram' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:15]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter RAM_SIZE bound to: 1024 - type: integer 
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
WARNING: [Synth 8-6090] variable 'memory' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:45]
INFO: [Common 17-14] Message 'Synth 8-6090' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Ram' (11#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Ram.v:15]
INFO: [Synth 8-6157] synthesizing module 'Mux__parameterized2' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Mux.v:15]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux__parameterized2' (11#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Mux.v:15]
INFO: [Synth 8-6157] synthesizing module 'Compare' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Compare.v:15]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Compare' (12#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Compare.v:15]
WARNING: [Synth 8-350] instance 'cmp_syscall' of module 'Compare' requires 5 connections, but only 3 given [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/MipsCPU_Top.v:229]
INFO: [Synth 8-6157] synthesizing module 'LedData' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/LedData.v:15]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Counter.v:15]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-5788] Register data_out_reg in module Counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Counter.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (13#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Counter.v:15]
INFO: [Synth 8-6155] done synthesizing module 'LedData' (14#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/LedData.v:15]
WARNING: [Synth 8-689] width (3) of port connection 'select' does not match port width (2) of module 'LedData' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/MipsCPU_Top.v:242]
INFO: [Synth 8-6157] synthesizing module 'EnablePC' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/EnablePC.v:15]
INFO: [Synth 8-6157] synthesizing module 'Reg__parameterized0' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Reg.v:15]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-5788] Register data_out_reg in module Reg__parameterized0 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Reg.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Reg__parameterized0' (14#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Reg.v:15]
INFO: [Synth 8-6155] done synthesizing module 'EnablePC' (15#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/EnablePC.v:15]
INFO: [Synth 8-6155] done synthesizing module 'MipsCPU_Top' (16#1) [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/MipsCPU_Top.v:15]
WARNING: [Synth 8-3331] design PC has unconnected port JAL
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 556.988 ; gain = 297.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 556.988 ; gain = 297.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 556.988 ; gain = 297.750
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/constrs_1/imports/ComputerDesign/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/constrs_1/imports/ComputerDesign/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/constrs_1/imports/ComputerDesign/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MipsCPU_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MipsCPU_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 975.957 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 975.957 ; gain = 716.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 975.957 ; gain = 716.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 975.957 ; gain = 716.719
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_N" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_N" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_N" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "JMP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Alu.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'JMP_reg' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/ControlUnit.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'JR_reg' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/ControlUnit.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'SignedExt_reg' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/ControlUnit.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'Beq_reg' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/ControlUnit.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'Bne_reg' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/ControlUnit.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'MemToReg_reg' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/ControlUnit.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/ControlUnit.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'AluSrcB_reg' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/ControlUnit.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/ControlUnit.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'JAL_reg' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/ControlUnit.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/ControlUnit.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'Syscall_reg' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/ControlUnit.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'LH_reg' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/ControlUnit.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'BLEZ_reg' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/ControlUnit.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'SRLV_reg' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/ControlUnit.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'AluOP_reg' [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/ControlUnit.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:53 ; elapsed = 00:02:09 . Memory (MB): peak = 975.957 ; gain = 716.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |Ram__GB0          |           1|     32391|
|2     |Ram__GB1          |           1|      9530|
|3     |Ram__GB2          |           1|     11413|
|4     |Ram__GB3          |           1|     30476|
|5     |Ram__GB4          |           1|      8220|
|6     |Ram__GB5          |           1|     34108|
|7     |Ram__GB6          |           1|      9776|
|8     |Ram__GB7          |           1|     13182|
|9     |Ram__GB8          |           1|     33265|
|10    |Ram__GB9          |           1|     33120|
|11    |Ram__GB10         |           1|      2642|
|12    |Ram__GB11         |           1|      9259|
|13    |Ram__GB12         |           1|     11779|
|14    |Ram__GB13         |           1|     15044|
|15    |Ram__GB14         |           1|     18776|
|16    |Ram__GB15         |           1|     30840|
|17    |Ram__GB16         |           1|      9875|
|18    |Ram__GB17         |           1|     12900|
|19    |Ram__GB18         |           1|     35679|
|20    |Ram__GB19         |           1|     32413|
|21    |Ram__GB20         |           1|      9958|
|22    |Ram__GB21         |           1|     11858|
|23    |Ram__GB22         |           1|     37026|
|24    |MipsCPU_Top__GCB0 |           1|     16823|
|25    |MipsCPU_Top__GCB1 |           1|     10666|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1033  
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1062  
	 282 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 8     
	  17 Input      4 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2060  
	  17 Input      1 Bit        Muxes := 6     
	  16 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1024  
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1034  
	   2 Input      1 Bit        Muxes := 2048  
Module Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Divider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Divider__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
Module Rom 
Detailed RTL Component Info : 
+---Muxes : 
	 282 Input     32 Bit        Muxes := 1     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      4 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 6     
	  16 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
Module Mux__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Mux__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Mux__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Mux__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Mux__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RegFile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module SignExt__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SignExt__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SignExt__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
Module Mux__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module SignExt 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module LedData 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clock_divider/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_divider/clk_N" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_divider/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_divider/clk_N" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_divider/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_divider/clk_N" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_divider/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_divider/clk_N" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_divider/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_divider/clk_N" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (led_display/\seg_reg[7] )
WARNING: [Synth 8-3332] Sequential element (seg_reg[7]) is unused and will be removed from module Display.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Study/Verilog/ComputerDesign/mymips28/mymips28.srcs/sources_1/imports/MIPS24/Alu.v:35]
DSP Report: Generating DSP result0, operation Mode is: A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
WARNING: [Synth 8-3331] design PC has unconnected port JAL
WARNING: [Synth 8-3331] design PC has unconnected port I_imm[31]
WARNING: [Synth 8-3331] design PC has unconnected port I_imm[30]
WARNING: [Synth 8-3331] design PC has unconnected port J_imm[31]
WARNING: [Synth 8-3331] design PC has unconnected port J_imm[30]
WARNING: [Synth 8-3331] design Rom has unconnected port addr[9]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:05 ; elapsed = 00:04:55 . Memory (MB): peak = 975.957 ; gain = 716.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------+--------------+-----------+----------------------+---------------+
|Module Name  | RTL Object   | Inference | Size (Depth x Width) | Primitives    | 
+-------------+--------------+-----------+----------------------+---------------+
|mips_regfile | RegGroup_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+-------------+--------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Alu         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Alu         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Alu         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |Ram__GB0          |           1|      6739|
|2     |Ram__GB1          |           1|      2120|
|3     |Ram__GB2          |           1|      2462|
|4     |Ram__GB3          |           1|      6296|
|5     |Ram__GB4          |           1|      1509|
|6     |Ram__GB5          |           1|      7193|
|7     |Ram__GB6          |           1|      1720|
|8     |Ram__GB7          |           1|      2952|
|9     |Ram__GB8          |           1|      7263|
|10    |Ram__GB9          |           1|     33216|
|11    |Ram__GB10         |           1|       852|
|12    |Ram__GB11         |           1|      2315|
|13    |Ram__GB12         |           1|      2520|
|14    |Ram__GB13         |           1|      2914|
|15    |Ram__GB14         |           1|      4017|
|16    |Ram__GB15         |           1|      6173|
|17    |Ram__GB16         |           1|      1714|
|18    |Ram__GB17         |           1|      2501|
|19    |Ram__GB18         |           1|      6536|
|20    |Ram__GB19         |           1|      6884|
|21    |Ram__GB20         |           1|      2286|
|22    |Ram__GB21         |           1|      2403|
|23    |Ram__GB22         |           1|      7504|
|24    |MipsCPU_Top__GCB0 |           1|     12926|
|25    |MipsCPU_Top__GCB1 |           1|      5553|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:32 ; elapsed = 00:05:24 . Memory (MB): peak = 980.219 ; gain = 720.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:32 ; elapsed = 00:05:24 . Memory (MB): peak = 986.344 ; gain = 727.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------+--------------+-----------+----------------------+---------------+
|Module Name  | RTL Object   | Inference | Size (Depth x Width) | Primitives    | 
+-------------+--------------+-----------+----------------------+---------------+
|mips_regfile | RegGroup_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+-------------+--------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |Ram__GB0          |           1|      6739|
|2     |Ram__GB1          |           1|      2120|
|3     |Ram__GB2          |           1|      2462|
|4     |Ram__GB3          |           1|      6296|
|5     |Ram__GB4          |           1|      1509|
|6     |Ram__GB5          |           1|      7193|
|7     |Ram__GB6          |           1|      1720|
|8     |Ram__GB7          |           1|      2952|
|9     |Ram__GB8          |           1|      7263|
|10    |Ram__GB9          |           1|     33216|
|11    |Ram__GB10         |           1|       852|
|12    |Ram__GB11         |           1|      2315|
|13    |Ram__GB12         |           1|      2520|
|14    |Ram__GB13         |           1|      2914|
|15    |Ram__GB14         |           1|      4017|
|16    |Ram__GB15         |           1|      6173|
|17    |Ram__GB16         |           1|      1714|
|18    |Ram__GB17         |           1|      2501|
|19    |Ram__GB18         |           1|      6536|
|20    |Ram__GB19         |           1|      6884|
|21    |Ram__GB20         |           1|      2286|
|22    |Ram__GB21         |           1|      2403|
|23    |Ram__GB22         |           1|      7504|
|24    |MipsCPU_Top__GCB0 |           1|     12926|
|25    |MipsCPU_Top__GCB1 |           1|      5553|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:59 ; elapsed = 00:05:52 . Memory (MB): peak = 1009.992 ; gain = 750.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |Ram__GB0          |           1|      3715|
|2     |Ram__GB1          |           1|      1246|
|3     |Ram__GB2          |           1|      1271|
|4     |Ram__GB3          |           1|      3312|
|5     |Ram__GB4          |           1|       755|
|6     |Ram__GB5          |           1|      4016|
|7     |Ram__GB6          |           1|       863|
|8     |Ram__GB7          |           1|      1637|
|9     |Ram__GB8          |           1|      4074|
|10    |Ram__GB9          |           1|     15555|
|11    |Ram__GB10         |           1|       646|
|12    |Ram__GB11         |           1|      1603|
|13    |Ram__GB12         |           1|      1462|
|14    |Ram__GB13         |           1|      1678|
|15    |Ram__GB14         |           1|      2174|
|16    |Ram__GB15         |           1|      3423|
|17    |Ram__GB16         |           1|       842|
|18    |Ram__GB17         |           1|      1405|
|19    |Ram__GB18         |           1|      4118|
|20    |Ram__GB19         |           1|      3946|
|21    |Ram__GB20         |           1|      1193|
|22    |Ram__GB21         |           1|      1357|
|23    |Ram__GB22         |           1|      4095|
|24    |MipsCPU_Top__GCB0 |           1|      4044|
|25    |MipsCPU_Top__GCB1 |           1|      2815|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:24 ; elapsed = 00:06:17 . Memory (MB): peak = 1069.410 ; gain = 810.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:25 ; elapsed = 00:06:18 . Memory (MB): peak = 1069.410 ; gain = 810.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:30 ; elapsed = 00:06:24 . Memory (MB): peak = 1069.410 ; gain = 810.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:10 ; elapsed = 00:07:03 . Memory (MB): peak = 1069.410 ; gain = 810.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:22 ; elapsed = 00:07:16 . Memory (MB): peak = 1069.410 ; gain = 810.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:23 ; elapsed = 00:07:17 . Memory (MB): peak = 1069.410 ; gain = 810.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     3|
|2     |CARRY4  |   943|
|3     |DSP48E1 |     3|
|4     |LUT1    |   124|
|5     |LUT2    |  1616|
|6     |LUT3    |  2316|
|7     |LUT4    |  3417|
|8     |LUT5    |  7098|
|9     |LUT6    | 14004|
|10    |MUXF7   |  4356|
|11    |MUXF8   |  2176|
|12    |RAM32M  |    12|
|13    |FDCE    |   161|
|14    |FDRE    | 32910|
|15    |FDSE    |     7|
|16    |LD      |    28|
|17    |IBUF    |     6|
|18    |OBUF    |    18|
+------+--------+------+

Report Instance Areas: 
+------+--------------------+------------------------+------+
|      |Instance            |Module                  |Cells |
+------+--------------------+------------------------+------+
|1     |top                 |                        | 69198|
|2     |  sel_r1            |Mux__parameterized1     |     1|
|3     |  sel_r2            |Mux__parameterized1_1   |     1|
|4     |  sel_regwrite      |Mux__parameterized1_2   |     4|
|5     |  clock_divider     |Divider                 |    52|
|6     |  cmp_syscall       |Compare                 |     3|
|7     |  contorller        |ControlUnit             | 13868|
|8     |  data_ram          |Ram                     | 48024|
|9     |  enable_pc         |EnablePC                |     3|
|10    |    pc_enable_reg   |Reg__parameterized0     |     3|
|11    |  led_display       |Display                 |  2081|
|12    |    display_divider |Divider__parameterized1 |    52|
|13    |  leddata           |LedData                 |  2059|
|14    |    a0_reg          |Reg_6                   |    32|
|15    |    branch_counter  |Counter                 |    41|
|16    |    cycle_counter   |Counter_7               |  1945|
|17    |    jmp_counter     |Counter_8               |    41|
|18    |  lh_data           |Mux__parameterized0     |    33|
|19    |  mips_alu          |Alu                     |  1395|
|20    |  mips_regfile      |RegFile                 |   324|
|21    |  pc_path           |PC                      |   750|
|22    |    pc_reg          |Reg                     |   750|
|23    |  s_divider         |Divider__parameterized0 |    53|
|24    |  sel_alu_y         |Mux__parameterized0_0   |    31|
|25    |  sel_regwrite_data |Mux__parameterized0_3   |    32|
|26    |  sel_shamt         |Mux__parameterized1_4   |     5|
|27    |  sel_wireback_data |Mux__parameterized0_5   |    21|
+------+--------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:23 ; elapsed = 00:07:17 . Memory (MB): peak = 1069.410 ; gain = 810.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:32 ; elapsed = 00:06:51 . Memory (MB): peak = 1069.410 ; gain = 391.203
Synthesis Optimization Complete : Time (s): cpu = 00:06:23 ; elapsed = 00:07:19 . Memory (MB): peak = 1069.410 ; gain = 810.172
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7524 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  LD => LDCE: 28 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 131 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:45 ; elapsed = 00:07:42 . Memory (MB): peak = 1069.410 ; gain = 822.992
INFO: [Common 17-1381] The checkpoint 'D:/Study/Verilog/ComputerDesign/mymips28/mymips28.runs/synth_1/MipsCPU_Top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1069.410 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file MipsCPU_Top_utilization_synth.rpt -pb MipsCPU_Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.698 . Memory (MB): peak = 1069.410 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 21 18:56:49 2019...
