WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500614 heartbeat IPC: 3.999 cumulative IPC: 3.999 (Simulation time: 00 hr 02 min 09 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2500615 cumulative IPC: 3.999 (Simulation time: 00 hr 02 min 09 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2500615 cumulative IPC: 3.999 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 9396778 heartbeat IPC: 1.45 cumulative IPC: 1.45 (Simulation time: 00 hr 05 min 01 sec)
Simulation finished CPU 0 instructions: 10000000 cycles: 6896164 cumulative IPC: 1.45 (Simulation time: 00 hr 05 min 01 sec)
Simulation complete CPU 0 instructions: 10000000 cycles: 6896164 cumulative IPC: 1.45 (Simulation time: 00 hr 05 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/hmmer_7B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.45 instructions: 10000000 cycles: 6896164
CPU 0 Branch Prediction Accuracy: 99.42% MPKI: 0.2156 Average ROB Occupancy at Mispredict: 240.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.216
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      61852 HIT:      30777 MISS:      31075
LLC LOAD         ACCESS:       1877 HIT:       1469 MISS:        408
LLC RFO          ACCESS:      30739 HIT:         74 MISS:      30665
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      29235 HIT:      29234 MISS:          1
LLC TRANSLATION  ACCESS:          1 HIT:          0 MISS:          1
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 2873 cycles
cpu0_DTLB TOTAL        ACCESS:    2130607 HIT:    2127810 MISS:       2797
cpu0_DTLB LOAD         ACCESS:    2130607 HIT:    2127810 MISS:       2797
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 20.17 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2958072 HIT:    1643686 MISS:    1314386
cpu0_L1D LOAD         ACCESS:    1636404 HIT:    1601832 MISS:      34572
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1321315 HIT:      41808 MISS:    1279507
cpu0_L1D TRANSLATION  ACCESS:        353 HIT:         46 MISS:        307
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 57.01 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:      83242 HIT:      50624 MISS:      32618
cpu0_L2C LOAD         ACCESS:      23062 HIT:      21185 MISS:       1877
cpu0_L2C RFO          ACCESS:      30739 HIT:          0 MISS:      30739
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      29134 HIT:      29133 MISS:          1
cpu0_L2C TRANSLATION  ACCESS:        307 HIT:        306 MISS:          1
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 2758 cycles
cpu0_STLB TOTAL        ACCESS:        828 HIT:        475 MISS:        353
cpu0_STLB LOAD         ACCESS:        828 HIT:        475 MISS:        353
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 257.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13215
  ROW_BUFFER_MISS:      17843
 AVG DBUS CONGESTED CYCLE: 3.958
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       6190
  FULL:      22363
