Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Mar 23 16:59:46 2018
| Host         : kammce-Lenovo-Y40-80 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -file Motherboard_timing_summary_routed.rpt -warn_on_violation -rpx Motherboard_timing_summary_routed.rpx
| Design       : Motherboard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 346 register/latch pins with no clock driven by root clock pin: clk_select (HIGH)

 There are 346 register/latch pins with no clock driven by root clock pin: button_clk/sync_out_reg[0]/Q (HIGH)

 There are 346 register/latch pins with no clock driven by root clock pin: clock/slow_clk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: keyboard/keyboard/sync_clk/sync_out_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mips/pc_register/Q_reg[9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga_term/pixel_clock_generator/pclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1572 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.584        0.000                      0                  505        0.209        0.000                      0                  505        3.750        0.000                       0                   260  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.584        0.000                      0                  505        0.209        0.000                      0                  505        3.750        0.000                       0                   260  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 keyboard/ascii_to_vga/out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_term/cu/buffer_databus_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 3.045ns (32.679%)  route 6.273ns (67.321%))
  Logic Levels:           12  (LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.791     5.394    keyboard/ascii_to_vga/clk100Mhz_IBUF_BUFG
    SLICE_X55Y34         FDCE                                         r  keyboard/ascii_to_vga/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.419     5.813 r  keyboard/ascii_to_vga/out_reg[7]/Q
                         net (fo=1, routed)           0.673     6.486    keyboard/ascii_to_vga/fifo_ascii[7]
    SLICE_X51Y34         LUT2 (Prop_lut2_I0_O)        0.293     6.779 r  keyboard/ascii_to_vga/ram_reg_i_209/O
                         net (fo=2, routed)           0.603     7.382    mips/pc_register/keyboard_ascii[7]
    SLICE_X49Y34         LUT4 (Prop_lut4_I2_O)        0.326     7.708 r  mips/pc_register/ram_reg_i_168/O
                         net (fo=1, routed)           0.620     8.328    mips/pc_register/ram_reg_i_168_n_3
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.124     8.452 r  mips/pc_register/ram_reg_i_100/O
                         net (fo=1, routed)           0.449     8.901    mips/pc_register/ram_reg_i_100_n_3
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.153     9.054 r  mips/pc_register/ram_reg_i_37__1/O
                         net (fo=5, routed)           0.980    10.034    mips/pc_register/ram_reg_25
    SLICE_X32Y36         LUT6 (Prop_lut6_I4_O)        0.331    10.365 r  mips/pc_register/register_file_reg_r1_0_31_6_11_i_7/O
                         net (fo=2, routed)           0.173    10.538    mips/pc_register/register_file_reg_r1_0_31_6_11_i_7_n_3
    SLICE_X32Y36         LUT6 (Prop_lut6_I2_O)        0.124    10.662 r  mips/pc_register/buffer_databus[6]_i_147/O
                         net (fo=1, routed)           0.000    10.662    mips/alu/Q_reg[7]
    SLICE_X32Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    10.879 r  mips/alu/buffer_databus_reg[6]_i_63/O
                         net (fo=1, routed)           0.610    11.489    vga_term/cu/hex_counter_reg[4]_12
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.299    11.788 r  vga_term/cu/buffer_databus[6]_i_25/O
                         net (fo=1, routed)           0.000    11.788    vga_term/cu/buffer_databus[6]_i_25_n_3
    SLICE_X29Y36         MUXF7 (Prop_muxf7_I0_O)      0.212    12.000 r  vga_term/cu/buffer_databus_reg[6]_i_8/O
                         net (fo=1, routed)           0.667    12.667    vga_term/cu/buffer_databus_reg[6]_i_8_n_3
    SLICE_X28Y36         LUT6 (Prop_lut6_I1_O)        0.299    12.966 r  vga_term/cu/buffer_databus[6]_i_3/O
                         net (fo=7, routed)           1.027    13.993    vga_term/cu/sel0[3]
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.117 r  vga_term/cu/buffer_databus[1]_i_2/O
                         net (fo=1, routed)           0.470    14.588    vga_term/cu/buffer_databus[1]_i_2_n_3
    SLICE_X19Y36         LUT3 (Prop_lut3_I0_O)        0.124    14.712 r  vga_term/cu/buffer_databus[1]_i_1/O
                         net (fo=1, routed)           0.000    14.712    vga_term/cu/buffer_databus[1]
    SLICE_X19Y36         FDCE                                         r  vga_term/cu/buffer_databus_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.684    15.106    vga_term/cu/clk100Mhz_IBUF_BUFG
    SLICE_X19Y36         FDCE                                         r  vga_term/cu/buffer_databus_reg[1]/C
                         clock pessimism              0.195    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X19Y36         FDCE (Setup_fdce_C_D)        0.029    15.295    vga_term/cu/buffer_databus_reg[1]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -14.712    
  -------------------------------------------------------------------
                         slack                                  0.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga_term/cu/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_term/cu/position_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.419%)  route 0.156ns (45.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.639     1.559    vga_term/cu/clk100Mhz_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  vga_term/cu/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141     1.700 f  vga_term/cu/FSM_sequential_state_reg[0]/Q
                         net (fo=92, routed)          0.156     1.856    vga_term/cu/state[0]
    SLICE_X12Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.901 r  vga_term/cu/position_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.901    vga_term/cu/position_counter[8]_i_1_n_3
    SLICE_X12Y39         FDCE                                         r  vga_term/cu/position_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.914     2.079    vga_term/cu/clk100Mhz_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  vga_term/cu/position_counter_reg[8]/C
                         clock pessimism             -0.507     1.572    
    SLICE_X12Y39         FDCE (Hold_fdce_C_D)         0.120     1.692    vga_term/cu/position_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100Mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7   vga_term/buffer_ram/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33  keyboard/ascii_to_vga/mem_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33  keyboard/ascii_to_vga/mem_reg_r1_0_15_0_5/RAMA/CLK



