`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.11-s087_1
// Generated on: Sep  6 2022 16:19:06 CEST (Sep  6 2022 14:19:06 UTC)

module fir_DECODE_2U_11_4_0(in1, out1);
  input in1;
  output [1:0] out1;
  wire in1;
  wire [1:0] out1;
  assign out1[1] = in1;
  CKND1BWP g2(.I (in1), .ZN (out1[0]));
endmodule


