// Seed: 4161664549
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial assert (id_3);
endmodule
module module_0 (
    output supply1 id_0,
    input wor id_1
    , id_15,
    output tri1 id_2
    , id_16,
    output supply0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    output tri0 id_6,
    output tri id_7,
    output supply1 id_8,
    input wand id_9,
    input tri1 id_10,
    input supply0 module_1,
    output wire id_12,
    input tri0 id_13
);
  wire id_17;
  nor (id_2, id_10, id_5, id_1, id_17, id_15, id_13, id_9);
  module_0(
      id_17, id_16, id_16
  );
endmodule
