//
// Created by Nora on 2022-3-25.
//

#pragma once

#include "PlaceAlgo/MyStruct.h"

// example 1
// example 2    10 6 3
// example 3


const int GRID = 5;
const int LEFT_PORT_NUM = 6;// 左侧输入port个数
const int RIGHT_PORT_NUM = 3;// 右侧输出port个数

// 连接关系
const static QList<ConnectData> Fake_ConnectData = {
        // startModuleIndex, endModule, startPort ,endPort

        /*
        // example 1
        {-1, 0, 0, 0},
        {-1, 3, 1, 0},
        {-1, 0, 2, 1},
        {-1, 2, 3, 1},
        {0,  3, 2, 1},
        {0,  2, 3, 0},
        */

        /*
        // example 2
        {-1, 0,  3,  2},
        {-1, 0,  4,  3},
        {-1, 0,  5,  4},

        {0,  -1, 8,  0},
        {0,  -1, 9,  1},
        {0,  -1, 10, 2},
        {0,  2,  11, 2},
        {0,  2,  12, 4},
        {0,  1,  13, 3},

        {2,  0,  8,  7},
        {2,  3,  9,  0},
        {2,  3,  10, 1},
        {2,  3,  11, 2},

        {3,  2,  3,  6},
        {3,  2,  4,  7},
        */


        /*
        // example 3
        {-1,0,0,0},
        {-1,1,1,0},

        {0,3,1,0},
        {1,3,1,1},
        {2,4,0,0},

        {3,5,2,0},
        {4,-1,1,0},

        */

        // example 4
        // 布局出现模块重合现象
        /*
        {1, 6, 6, 0},
        {9,4,0,3},
        {3,2,1,0},
        {1,-1,4,0},
        {7,9,0,1},
        {4,8,0,6},
        {3,-1,0,2},
        {9,5,4,3},
        {5,2,0,1},
        {-1,2,3,2},
        {9,0,3,8},
        {1,8,3,3},
        {9,8,5,1},
        {0,4,6,2},
        {4,0,1,3},
        */

        // example 5
        {0, 9, 6, 3},
        {9, -1, 1, 0},
        { -1, 5, 1, 0 },
        { 2, 7, 4, 5 },
        { 7, 3, 6, 0 },
        { 7, 9, 4, 0 },
        { -1, 5, 2, 2 },
        { -1, 2, 4, 1 },
        { 4, 2, 1, 3 },
        { 9, 4, 2, 3 },
        { 1, 2, 3, 2 },
        { -1, 3, 3, 2 },
        { 0, 6, 3, 0 },
        { 8, 9, 0, 5 },
        { 7, 3, 2, 3 },
        { 6, 7, 8, 0 },
        { 2, 0, 0, 1 },
        { 4, 9, 2, 4 },

};

// 模块信息  0表示leftInputPort 2表示rightOutputPort
const static QVector<QVector<int>> Fake_ModulePortInfo = {

        /*
        // example 1
        {0, 0, 2, 2},// module_0
        {},// module_1
        {2, 2},//module_2
        {0, 0},//module_3
        */

        /*
        // example 2
        {0, 0, 0, 0, 0, 0, 0, 0, 2, 2, 2, 2, 2, 2},// module_0
        {0, 0, 0, 0, 2, 2},// module_1
        {0, 0, 0, 0, 0, 0, 0, 0, 2, 2, 2, 2},//module_2
        {0, 0, 0, 2, 2},//module_3
        */

        /*
        // example 3
        {0,2}, //module0
        {0,2}, //module1
        {2}, //module2
        {0,0,2}, //module3
        {0,2}, //module4
        {0}, //module5
        */


        /*
        // example 4
        {0, 0, 0, 0, 0, 2, 2, 2, 2},
        {0, 0, 0, 2, 2, 2, 2},
        {2, 2, 2},
        {0, 2},
        {2, 2, 2, 2},
        {0, 0, 2, 2},
        {0},
        {2},
        {0, 0, 0, 0, 0, 0, 2, 2},
        {2, 2, 2, 2, 2, 2, 2},
        */

        // example 5
        /**/
        {0, 0, 0, 0, 0, 0, 0, 0, 2, 2},
        {0, 0, 0, 2, 2, 2},
        {0, 0, 0, 0, 0, 2},
        {0, 0, 0, 0, 2},
        {0, 0, 0, 0, 0, 0, 2, 2},
        {0, 0, 0, 0, 0, 0, 2, 2, 2},
        {0, 0, 0, 0, 0, 0, 2, 2, 2},
        {0, 0, 0, 0, 0, 2, 2},
        {0},
        {0, 2, 2, 2, 2, 2, 2, 2},
        /**/
};






