5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd generate6.vcd -o generate6.cdd -v generate6.v
3 0 $root $root NA 0 0 1
3 0 main main generate6.v 1 25 1
3 1 main.U[0] main.U[0] generate6.v 6 13 1
2 1 8 d0011 2 3d 2100a 0 0 1 2 1102 V
1 i 4 1880009 1 0 31 0 32 1 0 0 0 0 0 0 0 0
1 a 7 83000f 1 0 1 0 2 1 a
4 1 0 0
3 1 main.U[0].V main.U[0].V generate6.v 8 12 1
2 2 9 110014 1 0 20004 0 0 2 4 0
2 3 9 d000d 0 1 400 0 0 a
2 4 9 d0014 1 37 11006 2 3
2 5 10 e000f 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 6 10 d000f 2 2c 12000a 5 0 32 2 aa aa aa aa aa aa aa aa
2 7 11 110011 1 1 4 0 0 i
2 8 11 d000d 0 1 400 0 0 a
2 9 11 d0011 1 37 6 7 8
4 9 0 0
4 6 9 0
4 4 6 6
3 1 main.U[2] main.U[2] generate6.v 6 13 1
2 10 8 d0011 2 3d 2100a 0 0 1 2 1102 V
1 i 4 1880009 1 0 31 0 32 1 204 0 0 0 0 0 0 0
1 a 7 83000f 1 0 1 0 2 1 20a
4 10 0 0
3 1 main.U[2].V main.U[2].V generate6.v 8 12 1
2 11 9 110014 1 0 20004 0 0 2 4 0
2 12 9 d000d 0 1 400 0 0 a
2 13 9 d0014 1 37 11006 11 12
2 14 10 e000f 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 15 10 d000f 2 2c 12000a 14 0 32 2 aa aa aa aa aa aa aa aa
2 16 11 110011 1 1 8 0 0 i
2 17 11 d000d 0 1 400 0 0 a
2 18 11 d0011 1 37 a 16 17
4 18 0 0
4 15 18 0
4 13 15 15
