// Seed: 1993739997
module module_0 ();
  assign id_1 = id_1;
endmodule
module module_1 (
    input supply1 id_0
    , id_2
);
  wire id_3;
  module_0();
endmodule
module module_0 (
    output tri0  id_0,
    input  logic id_1,
    output wand  id_2,
    input  tri1  id_3,
    output tri1  id_4,
    input  wor   id_5,
    input  wand  id_6,
    output logic id_7
);
  always @(1 or id_6 < id_5 * 1 - id_3) id_7 = id_1;
  wire id_9;
  reg id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  assign id_15 = id_12 ? 1 : 1'b0 - id_11;
  assign id_15 = (0);
  module_0();
  always @(posedge 1)
    for (id_0 = id_15; 1; module_2++) begin
      fork : id_11
        $display((id_11) + 1, 1);
        begin
          fork
            id_11 <= ~id_1 == 1;
            id_7  <= 1;
            begin
              id_2 = 1;
              id_17 <= 1;
            end
          join_any
        end
      join
    end
endmodule
