v 20000220
L 400 700 600 700 3
L 400 100 600 100 3
A 40 400 400 -48 97 3
A 140 400 400 -48 97 3
A 600 500 400 270 76 3
A 600 300 400 90 -76 3
L 300 700 300 800 3
L 300 100 300 0 3
P 1000 400 1300 400 1
{
T 1000 400 5 8 0 0 0 167611040
pin1=OUT
}
P 300 100 0 100 1
{
T 300 100 5 8 0 0 0 167611040
pin2=IN0
}
P 300 300 0 300 1
{
T 300 300 5 8 0 0 0 167611040
pin3=IN1
}
P 300 500 0 500 1
{
T 300 500 5 8 0 0 0 167611040
pin4=IN2
}
P 300 700 0 700 1
{
T 300 700 5 8 0 0 0 167611040
pin5=IN3
}
T 400 0 5 8 0 0 0 167611040
device=xor
T 400 100 5 8 0 0 0 167611040
VERILOG_PORTS=POSITIONAL
