#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5f49370b1230 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x5f4937084b80 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x5f4937084bc0 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x5f4937084c00 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x5f4937084c40 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000010000000000000>;
P_0x5f4937084c80 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x5f4937084cc0 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000001000>;
P_0x5f4937084d00 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010100>;
P_0x5f4937084d40 .param/str "TRACE_FILE" 0 2 37, "hello.mem";
P_0x5f4937084d80 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x5f49370ddbd0_0 .var/i "address_file", 31 0;
v0x5f49370ddcd0_0 .var "address_in", 31 0;
v0x5f49370dddc0_0 .var "clk", 0 0;
v0x5f49370dde90_0 .var "data_in", 31 0;
v0x5f49370ddf30_0 .net "data_out", 31 0, v0x5f49370dd000_0;  1 drivers
v0x5f49370ddfd0_0 .var "enable", 0 0;
v0x5f49370de0c0_0 .net "hit", 0 0, L_0x5f49370df960;  1 drivers
v0x5f49370de160_0 .var/i "miss_count", 31 0;
v0x5f49370de200_0 .var "rst", 0 0;
v0x5f49370de330_0 .var/i "scan_file", 31 0;
v0x5f49370de410_0 .var/i "total_count", 31 0;
E_0x5f4937079560 .event negedge, v0x5f49370d8a80_0;
S_0x5f49370ad570 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x5f49370b1230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x5f4937098050 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x5f4937098090 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x5f49370980d0 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x5f4937098110 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x5f4937098150 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x5f4937098190 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000001000>;
P_0x5f49370981d0 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010100>;
P_0x5f4937098210 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x5f49370dcb10_0 .net *"_ivl_5", 8 0, L_0x5f49370dfaa0;  1 drivers
v0x5f49370dcbf0_0 .net "address_in", 31 0, v0x5f49370ddcd0_0;  1 drivers
v0x5f49370dccd0_0 .net "clk", 0 0, v0x5f49370dddc0_0;  1 drivers
v0x5f49370dcda0 .array "data", 0 1;
v0x5f49370dcda0_0 .net v0x5f49370dcda0 0, 31 0, L_0x5f49370b4720; 1 drivers
v0x5f49370dcda0_1 .net v0x5f49370dcda0 1, 31 0, L_0x5f49370df760; 1 drivers
v0x5f49370dcec0_0 .net "data_in", 31 0, v0x5f49370dde90_0;  1 drivers
v0x5f49370dd000_0 .var "data_out", 31 0;
v0x5f49370dd0c0_0 .net "enable", 0 0, v0x5f49370ddfd0_0;  1 drivers
v0x5f49370dd160_0 .var "enables", 1 0;
v0x5f49370dd220_0 .net "hit_out", 0 0, L_0x5f49370df960;  alias, 1 drivers
v0x5f49370dd2e0_0 .var "hits", 1 0;
v0x5f49370dd3a0_0 .net "match", 1 0, v0x5f49370dc9e0_0;  1 drivers
v0x5f49370dd440_0 .net "rst", 0 0, v0x5f49370de200_0;  1 drivers
v0x5f49370dd4e0_0 .net "set_idx", 7 0, L_0x5f49370dfb90;  1 drivers
v0x5f49370dd5a0_0 .net "tag", 19 0, L_0x5f49370dfc80;  1 drivers
v0x5f49370dd6b0 .array "tags", 0 1;
v0x5f49370dd6b0_0 .net v0x5f49370dd6b0 0, 19 0, L_0x5f49370bcce0; 1 drivers
v0x5f49370dd6b0_1 .net v0x5f49370dd6b0 1, 19 0, L_0x5f49370ab5b0; 1 drivers
v0x5f49370dd790 .array "valids", 0 1;
v0x5f49370dd790_0 .net v0x5f49370dd790 0, 0 0, L_0x5f49370bb980; 1 drivers
v0x5f49370dd790_1 .net v0x5f49370dd790 1, 0 0, L_0x5f49370b0510; 1 drivers
v0x5f49370dd890_0 .var/i "w", 31 0;
v0x5f49370dda40_0 .net "way", 1 0, L_0x5f49370de4f0;  1 drivers
E_0x5f493707af80 .event anyedge, v0x5f49370d89a0_0, v0x5f49370af7d0_0;
E_0x5f493707df70 .event anyedge, v0x5f49370d8b40_0, v0x5f49370da600_0;
L_0x5f49370dee10 .part v0x5f49370dd160_0, 0, 1;
L_0x5f49370df870 .part v0x5f49370dd160_0, 1, 1;
L_0x5f49370df960 .reduce/or v0x5f49370dd2e0_0;
L_0x5f49370dfaa0 .part v0x5f49370ddcd0_0, 4, 9;
L_0x5f49370dfb90 .part L_0x5f49370dfaa0, 0, 8;
L_0x5f49370dfc80 .part v0x5f49370ddcd0_0, 12, 20;
S_0x5f49370aefa0 .scope generate, "genblk1" "genblk1" 3 71, 3 71 0, S_0x5f49370ad570;
 .timescale -9 -12;
S_0x5f49370ae240 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x5f49370aefa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x5f49370b34f0 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000000010>;
P_0x5f49370b3530 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000001000>;
P_0x5f49370b3570 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000010>;
v0x5f49370bce40_0 .net "clk", 0 0, v0x5f49370dddc0_0;  alias, 1 drivers
v0x5f49370b48c0 .array/i "counts", 511 0, 31 0;
v0x5f49370af7d0_0 .net "enable", 0 0, v0x5f49370ddfd0_0;  alias, 1 drivers
v0x5f49370aa870_0 .var/i "i", 31 0;
v0x5f49370d86b0_0 .var/i "j", 31 0;
v0x5f49370d87e0_0 .var "min_idx", 7 0;
v0x5f49370d88c0_0 .var "new_idx", 7 0;
v0x5f49370d89a0_0 .net "next_out", 1 0, L_0x5f49370de4f0;  alias, 1 drivers
v0x5f49370d8a80_0 .net "rst", 0 0, v0x5f49370de200_0;  alias, 1 drivers
v0x5f49370d8b40_0 .net "set_in", 7 0, L_0x5f49370dfb90;  alias, 1 drivers
v0x5f49370d8c20_0 .var/i "tick", 31 0;
v0x5f49370d8d00_0 .net "way_in", 1 0, v0x5f49370dc9e0_0;  alias, 1 drivers
E_0x5f4937062320 .event anyedge, v0x5f49370af7d0_0, v0x5f49370d8d00_0, v0x5f49370d8b40_0;
E_0x5f49370b3390 .event posedge, v0x5f49370bce40_0;
L_0x5f49370de4f0 .part v0x5f49370d88c0_0, 0, 2;
S_0x5f49370d8ea0 .scope generate, "genblk2[0]" "genblk2[0]" 3 90, 3 90 0, S_0x5f49370ad570;
 .timescale -9 -12;
P_0x5f49370d9070 .param/l "i" 1 3 90, +C4<00>;
S_0x5f49370d9130 .scope module, "SET" "set" 3 91, 5 24 0, S_0x5f49370d8ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "index_in";
    .port_info 4 /INPUT 20 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 20 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x5f49370d9310 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x5f49370d9350 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001000>;
P_0x5f49370d9390 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010100>;
L_0x5f49370bb980 .functor BUFZ 1, L_0x5f49370de590, C4<0>, C4<0>, C4<0>;
L_0x5f49370bcce0 .functor BUFZ 20, L_0x5f49370de8a0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x5f49370b4720 .functor BUFZ 32, L_0x5f49370deb50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5f49370d9500_0 .net *"_ivl_0", 0 0, L_0x5f49370de590;  1 drivers
v0x5f49370d97a0_0 .net *"_ivl_10", 9 0, L_0x5f49370de940;  1 drivers
L_0x76133b8a2060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f49370d9880_0 .net *"_ivl_13", 1 0, L_0x76133b8a2060;  1 drivers
v0x5f49370d9970_0 .net *"_ivl_16", 31 0, L_0x5f49370deb50;  1 drivers
v0x5f49370d9a50_0 .net *"_ivl_18", 9 0, L_0x5f49370debf0;  1 drivers
v0x5f49370d9b80_0 .net *"_ivl_2", 9 0, L_0x5f49370de6b0;  1 drivers
L_0x76133b8a20a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f49370d9c60_0 .net *"_ivl_21", 1 0, L_0x76133b8a20a8;  1 drivers
L_0x76133b8a2018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f49370d9d40_0 .net *"_ivl_5", 1 0, L_0x76133b8a2018;  1 drivers
v0x5f49370d9e20_0 .net *"_ivl_8", 19 0, L_0x5f49370de8a0;  1 drivers
v0x5f49370d9f00_0 .var/i "block", 31 0;
v0x5f49370d9fe0_0 .net "clk", 0 0, v0x5f49370dddc0_0;  alias, 1 drivers
v0x5f49370da080 .array "data", 0 255, 31 0;
v0x5f49370da120_0 .net "data_in", 31 0, v0x5f49370dde90_0;  alias, 1 drivers
v0x5f49370da200_0 .net "data_out", 31 0, L_0x5f49370b4720;  alias, 1 drivers
v0x5f49370da2e0_0 .net "enable", 0 0, L_0x5f49370dee10;  1 drivers
v0x5f49370da3a0_0 .net "index_in", 7 0, L_0x5f49370dfb90;  alias, 1 drivers
v0x5f49370da490_0 .net "rst", 0 0, v0x5f49370de200_0;  alias, 1 drivers
v0x5f49370da560 .array "tag", 0 255, 19 0;
v0x5f49370da600_0 .net "tag_in", 19 0, L_0x5f49370dfc80;  alias, 1 drivers
v0x5f49370da6c0_0 .net "tag_out", 19 0, L_0x5f49370bcce0;  alias, 1 drivers
v0x5f49370da7a0 .array "valid", 0 255, 0 0;
v0x5f49370da840_0 .net "valid_out", 0 0, L_0x5f49370bb980;  alias, 1 drivers
E_0x5f49370791f0 .event posedge, v0x5f49370da2e0_0;
L_0x5f49370de590 .array/port v0x5f49370da7a0, L_0x5f49370de6b0;
L_0x5f49370de6b0 .concat [ 8 2 0 0], L_0x5f49370dfb90, L_0x76133b8a2018;
L_0x5f49370de8a0 .array/port v0x5f49370da560, L_0x5f49370de940;
L_0x5f49370de940 .concat [ 8 2 0 0], L_0x5f49370dfb90, L_0x76133b8a2060;
L_0x5f49370deb50 .array/port v0x5f49370da080, L_0x5f49370debf0;
L_0x5f49370debf0 .concat [ 8 2 0 0], L_0x5f49370dfb90, L_0x76133b8a20a8;
S_0x5f49370daa20 .scope generate, "genblk2[1]" "genblk2[1]" 3 90, 3 90 0, S_0x5f49370ad570;
 .timescale -9 -12;
P_0x5f49370dac00 .param/l "i" 1 3 90, +C4<01>;
S_0x5f49370dacc0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x5f49370daa20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "index_in";
    .port_info 4 /INPUT 20 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 20 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x5f49370daea0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x5f49370daee0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001000>;
P_0x5f49370daf20 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010100>;
L_0x5f49370b0510 .functor BUFZ 1, L_0x5f49370deeb0, C4<0>, C4<0>, C4<0>;
L_0x5f49370ab5b0 .functor BUFZ 20, L_0x5f49370df130, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x5f49370df760 .functor BUFZ 32, L_0x5f49370df540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5f49370db0c0_0 .net *"_ivl_0", 0 0, L_0x5f49370deeb0;  1 drivers
v0x5f49370db360_0 .net *"_ivl_10", 9 0, L_0x5f49370df1d0;  1 drivers
L_0x76133b8a2138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f49370db440_0 .net *"_ivl_13", 1 0, L_0x76133b8a2138;  1 drivers
v0x5f49370db530_0 .net *"_ivl_16", 31 0, L_0x5f49370df540;  1 drivers
v0x5f49370db610_0 .net *"_ivl_18", 9 0, L_0x5f49370df5e0;  1 drivers
v0x5f49370db740_0 .net *"_ivl_2", 9 0, L_0x5f49370def50;  1 drivers
L_0x76133b8a2180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f49370db820_0 .net *"_ivl_21", 1 0, L_0x76133b8a2180;  1 drivers
L_0x76133b8a20f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f49370db900_0 .net *"_ivl_5", 1 0, L_0x76133b8a20f0;  1 drivers
v0x5f49370db9e0_0 .net *"_ivl_8", 19 0, L_0x5f49370df130;  1 drivers
v0x5f49370dbac0_0 .var/i "block", 31 0;
v0x5f49370dbba0_0 .net "clk", 0 0, v0x5f49370dddc0_0;  alias, 1 drivers
v0x5f49370dbc40 .array "data", 0 255, 31 0;
v0x5f49370dbd00_0 .net "data_in", 31 0, v0x5f49370dde90_0;  alias, 1 drivers
v0x5f49370dbdc0_0 .net "data_out", 31 0, L_0x5f49370df760;  alias, 1 drivers
v0x5f49370dbe80_0 .net "enable", 0 0, L_0x5f49370df870;  1 drivers
v0x5f49370dbf40_0 .net "index_in", 7 0, L_0x5f49370dfb90;  alias, 1 drivers
v0x5f49370dc050_0 .net "rst", 0 0, v0x5f49370de200_0;  alias, 1 drivers
v0x5f49370dc140 .array "tag", 0 255, 19 0;
v0x5f49370dc200_0 .net "tag_in", 19 0, L_0x5f49370dfc80;  alias, 1 drivers
v0x5f49370dc2c0_0 .net "tag_out", 19 0, L_0x5f49370ab5b0;  alias, 1 drivers
v0x5f49370dc380 .array "valid", 0 255, 0 0;
v0x5f49370dc420_0 .net "valid_out", 0 0, L_0x5f49370b0510;  alias, 1 drivers
E_0x5f493706a0d0 .event posedge, v0x5f49370dbe80_0;
L_0x5f49370deeb0 .array/port v0x5f49370dc380, L_0x5f49370def50;
L_0x5f49370def50 .concat [ 8 2 0 0], L_0x5f49370dfb90, L_0x76133b8a20f0;
L_0x5f49370df130 .array/port v0x5f49370dc140, L_0x5f49370df1d0;
L_0x5f49370df1d0 .concat [ 8 2 0 0], L_0x5f49370dfb90, L_0x76133b8a2138;
L_0x5f49370df540 .array/port v0x5f49370dbc40, L_0x5f49370df5e0;
L_0x5f49370df5e0 .concat [ 8 2 0 0], L_0x5f49370dfb90, L_0x76133b8a2180;
S_0x5f49370dc650 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x5f49370ad570;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x5f49370bbf90 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x5f49370bbfd0 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x5f49370dc8e0_0 .net "in", 1 0, v0x5f49370dd2e0_0;  1 drivers
v0x5f49370dc9e0_0 .var "out", 1 0;
E_0x5f4937096fe0 .event anyedge, v0x5f49370dc8e0_0;
    .scope S_0x5f49370ae240;
T_0 ;
    %wait E_0x5f49370b3390;
    %load/vec4 v0x5f49370d8a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f49370d8c20_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f49370d88c0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f49370aa870_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5f49370aa870_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f49370d86b0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x5f49370d86b0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5f49370aa870_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x5f49370d86b0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5f49370b48c0, 4, 0;
    %load/vec4 v0x5f49370d86b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f49370d86b0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x5f49370aa870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f49370aa870_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5f49370d8c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f49370d8c20_0, 0, 32;
    %load/vec4 v0x5f49370d8d00_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x5f49370d8c20_0;
    %load/vec4 v0x5f49370d8b40_0;
    %pad/u 12;
    %pad/u 13;
    %muli 2, 0, 13;
    %pad/u 14;
    %load/vec4 v0x5f49370d8d00_0;
    %pad/u 3;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x5f49370b48c0, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5f49370ae240;
T_1 ;
    %wait E_0x5f4937062320;
    %load/vec4 v0x5f49370af7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5f49370d8d00_0;
    %pad/u 8;
    %store/vec4 v0x5f49370d88c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5f49370d87e0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f49370aa870_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5f49370aa870_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x5f49370d8b40_0;
    %pad/u 12;
    %pad/u 13;
    %muli 2, 0, 13;
    %pad/u 14;
    %load/vec4 v0x5f49370aa870_0;
    %pad/s 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f49370b48c0, 4;
    %load/vec4 v0x5f49370d8b40_0;
    %pad/u 12;
    %pad/u 13;
    %muli 2, 0, 13;
    %pad/u 14;
    %load/vec4 v0x5f49370d87e0_0;
    %pad/u 14;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5f49370b48c0, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x5f49370aa870_0;
    %pad/s 8;
    %store/vec4 v0x5f49370d87e0_0, 0, 8;
T_1.4 ;
    %load/vec4 v0x5f49370aa870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f49370aa870_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x5f49370d8c20_0;
    %load/vec4 v0x5f49370d8b40_0;
    %pad/u 12;
    %pad/u 13;
    %muli 2, 0, 13;
    %pad/u 14;
    %load/vec4 v0x5f49370d87e0_0;
    %pad/u 14;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f49370b48c0, 0, 4;
    %load/vec4 v0x5f49370d87e0_0;
    %assign/vec4 v0x5f49370d88c0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5f49370d9130;
T_2 ;
    %wait E_0x5f49370b3390;
    %load/vec4 v0x5f49370da490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f49370d9f00_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x5f49370d9f00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5f49370d9f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f49370da7a0, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x5f49370d9f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f49370da560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5f49370d9f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f49370da080, 0, 4;
    %load/vec4 v0x5f49370d9f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f49370d9f00_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5f49370d9130;
T_3 ;
    %wait E_0x5f49370791f0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5f49370da3a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f49370da7a0, 0, 4;
    %load/vec4 v0x5f49370da600_0;
    %load/vec4 v0x5f49370da3a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f49370da560, 0, 4;
    %load/vec4 v0x5f49370da120_0;
    %load/vec4 v0x5f49370da3a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f49370da080, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5f49370dacc0;
T_4 ;
    %wait E_0x5f49370b3390;
    %load/vec4 v0x5f49370dc050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f49370dbac0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x5f49370dbac0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x5f49370dbac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f49370dc380, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x5f49370dbac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f49370dc140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5f49370dbac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f49370dbc40, 0, 4;
    %load/vec4 v0x5f49370dbac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f49370dbac0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5f49370dacc0;
T_5 ;
    %wait E_0x5f493706a0d0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5f49370dbf40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f49370dc380, 0, 4;
    %load/vec4 v0x5f49370dc200_0;
    %load/vec4 v0x5f49370dbf40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f49370dc140, 0, 4;
    %load/vec4 v0x5f49370dbd00_0;
    %load/vec4 v0x5f49370dbf40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f49370dbc40, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5f49370dc650;
T_6 ;
    %wait E_0x5f4937096fe0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5f49370dc9e0_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x5f49370dc9e0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_6.2, 5;
    %load/vec4 v0x5f49370dc8e0_0;
    %load/vec4 v0x5f49370dc9e0_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x5f49370dc9e0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x5f49370dc9e0_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5f49370ad570;
T_7 ;
    %wait E_0x5f49370b3390;
    %load/vec4 v0x5f49370dd440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f49370dd2e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5f49370dd160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5f49370dd000_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5f49370dd0c0_0;
    %pad/u 2;
    %ix/getv 4, v0x5f49370dda40_0;
    %shiftl 4;
    %assign/vec4 v0x5f49370dd160_0, 0;
    %load/vec4 v0x5f49370dd0c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x5f49370dda40_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x5f49370dd3a0_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x5f49370dcda0, 4;
    %assign/vec4 v0x5f49370dd000_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f49370dd890_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x5f49370dd890_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x5f49370dd5a0_0;
    %ix/getv/s 4, v0x5f49370dd890_0;
    %load/vec4a v0x5f49370dd6b0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_7.6, 6;
    %ix/getv/s 4, v0x5f49370dd890_0;
    %load/vec4a v0x5f49370dd790, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_7.6;
    %ix/getv/s 4, v0x5f49370dd890_0;
    %store/vec4 v0x5f49370dd2e0_0, 4, 1;
    %load/vec4 v0x5f49370dd890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f49370dd890_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5f49370ad570;
T_8 ;
    %wait E_0x5f493707df70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f49370dd890_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x5f49370dd890_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x5f49370dd5a0_0;
    %ix/getv/s 4, v0x5f49370dd890_0;
    %load/vec4a v0x5f49370dd6b0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_8.2, 6;
    %ix/getv/s 4, v0x5f49370dd890_0;
    %load/vec4a v0x5f49370dd790, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_8.2;
    %ix/getv/s 4, v0x5f49370dd890_0;
    %store/vec4 v0x5f49370dd2e0_0, 4, 1;
    %load/vec4 v0x5f49370dd890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f49370dd890_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5f49370ad570;
T_9 ;
    %wait E_0x5f493707af80;
    %load/vec4 v0x5f49370dd0c0_0;
    %pad/u 2;
    %ix/getv 4, v0x5f49370dda40_0;
    %shiftl 4;
    %assign/vec4 v0x5f49370dd160_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5f49370b1230;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f49370de160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f49370de410_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x5f49370b1230;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5f49370ad570 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5f49370b1230;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f49370dddc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f49370de200_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f49370dddc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f49370de200_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f49370dddc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f49370de200_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x5f49370dddc0_0;
    %inv;
    %store/vec4 v0x5f49370dddc0_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x5f49370b1230;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x5f4937084d40, "r" {0 0 0};
    %store/vec4 v0x5f49370ddbd0_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x5f49370ddbd0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x5f49370ddbd0_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5f49370b1230;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f49370ddfd0_0, 0;
    %wait E_0x5f4937079560;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x5f49370ddbd0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "Performance data for %s", P_0x5f4937084d40 {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x5f49370de160_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x5f49370de410_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x5f49370de160_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x5f49370de410_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x5f4937098210 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x5f4937098190 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x5f49370981d0 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x5f4937084bc0 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000010000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x5f4937084c80 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x5f49370ddbd0_0, "%x\012", v0x5f49370ddcd0_0 {0 0 0};
    %store/vec4 v0x5f49370de330_0, 0, 32;
    %wait E_0x5f49370b3390;
    %load/vec4 v0x5f49370de410_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5f49370de410_0, 0;
    %load/vec4 v0x5f49370de0c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x5f49370de160_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5f49370de160_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x5f49370dde90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f49370ddfd0_0, 0;
T_14.3 ;
    %wait E_0x5f49370b3390;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f49370ddfd0_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
