<html><body><samp><pre>
<!@TC:1638254581>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Tue Nov 30 08:43:01 2021

#Implementation: tens_Implmnt

<a name=compilerReport153></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1638254582> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport154></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1638254582> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1638254582> | Setting time resolution to ps
@N: : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:25:7:25:10:@N::@XP_MSG">Top.vhd(25)</a><!@TM:1638254582> | Top entity is set to TOP.
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccio_en.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccinaux_vccin_en.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:25:7:25:10:@N:CD630:@XP_MSG">Top.vhd(25)</a><!@TM:1638254582> | Synthesizing work.top.bdf_type.
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:144:11:144:14:@W:CD280:@XP_MSG">Top.vhd(144)</a><!@TM:1638254582> | Unbound component adc mapped to black box</font>
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:186:11:186:26:@W:CD280:@XP_MSG">Top.vhd(186)</a><!@TM:1638254582> | Unbound component voltage_monitor mapped to black box</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:186:11:186:26:@N:CD630:@XP_MSG">Top.vhd(186)</a><!@TM:1638254582> | Synthesizing work.voltage_monitor.syn_black_box.
Post processing for work.voltage_monitor.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok.vhd:19:7:19:22:@N:CD630:@XP_MSG">pch_pwrok.vhd(19)</a><!@TM:1638254582> | Synthesizing work.pch_pwrok_block.pch_pwrok_block_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok.vhd:30:17:30:19:@N:CD234:@XP_MSG">pch_pwrok.vhd(30)</a><!@TM:1638254582> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok.vhd:50:1:50:8:@W:CG296:@XP_MSG">pch_pwrok.vhd(50)</a><!@TM:1638254582> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok.vhd:65:9:65:14:@W:CG290:@XP_MSG">pch_pwrok.vhd(65)</a><!@TM:1638254582> | Referenced variable count is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok.vhd:56:9:56:26:@W:CG290:@XP_MSG">pch_pwrok.vhd(56)</a><!@TM:1638254582> | Referenced variable vccin_vccinaux_ok is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok.vhd:53:8:53:18:@W:CG290:@XP_MSG">pch_pwrok.vhd(53)</a><!@TM:1638254582> | Referenced variable curr_state is not in sensitivity list.</font>
Post processing for work.pch_pwrok_block.pch_pwrok_block_arch
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok.vhd:52:2:52:4:@W:CL117:@XP_MSG">pch_pwrok.vhd(52)</a><!@TM:1638254582> | Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok.vhd:52:2:52:4:@W:CL117:@XP_MSG">pch_pwrok.vhd(52)</a><!@TM:1638254582> | Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\pch_pwrok.vhd:52:2:52:4:@W:CL117:@XP_MSG">pch_pwrok.vhd(52)</a><!@TM:1638254582> | Latch generated from process for signal delayed_vccin_vccinaux_ok; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd.vhd:8:7:8:25:@N:CD630:@XP_MSG">rsmrst_pwrgd.vhd(8)</a><!@TM:1638254582> | Synthesizing work.rsmrst_pwrgd_block.rsmrst_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd.vhd:22:17:22:19:@N:CD234:@XP_MSG">rsmrst_pwrgd.vhd(22)</a><!@TM:1638254582> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd.vhd:35:1:35:8:@W:CG296:@XP_MSG">rsmrst_pwrgd.vhd(35)</a><!@TM:1638254582> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd.vhd:50:9:50:14:@W:CG290:@XP_MSG">rsmrst_pwrgd.vhd(50)</a><!@TM:1638254582> | Referenced variable count is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd.vhd:41:9:41:21:@W:CG290:@XP_MSG">rsmrst_pwrgd.vhd(41)</a><!@TM:1638254582> | Referenced variable rsmrst_pwrgd is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd.vhd:38:8:38:18:@W:CG290:@XP_MSG">rsmrst_pwrgd.vhd(38)</a><!@TM:1638254582> | Referenced variable curr_state is not in sensitivity list.</font>
Post processing for work.rsmrst_pwrgd_block.rsmrst_arch
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd.vhd:37:2:37:4:@W:CL117:@XP_MSG">rsmrst_pwrgd.vhd(37)</a><!@TM:1638254582> | Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd.vhd:37:2:37:4:@W:CL117:@XP_MSG">rsmrst_pwrgd.vhd(37)</a><!@TM:1638254582> | Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\rsmrst_pwrgd.vhd:37:2:37:4:@W:CL117:@XP_MSG">rsmrst_pwrgd.vhd(37)</a><!@TM:1638254582> | Latch generated from process for signal RSMRSTn; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd:8:7:8:22:@N:CD630:@XP_MSG">dsw_pwrok.vhd(8)</a><!@TM:1638254582> | Synthesizing work.dsw_pwrok_block.dsw_pwrok_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd:18:17:18:19:@N:CD234:@XP_MSG">dsw_pwrok.vhd(18)</a><!@TM:1638254582> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd:31:1:31:8:@W:CG296:@XP_MSG">dsw_pwrok.vhd(31)</a><!@TM:1638254582> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd:46:9:46:14:@W:CG290:@XP_MSG">dsw_pwrok.vhd(46)</a><!@TM:1638254582> | Referenced variable count is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd:37:9:37:14:@W:CG290:@XP_MSG">dsw_pwrok.vhd(37)</a><!@TM:1638254582> | Referenced variable pwrok is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd:34:8:34:18:@W:CG290:@XP_MSG">dsw_pwrok.vhd(34)</a><!@TM:1638254582> | Referenced variable curr_state is not in sensitivity list.</font>
Post processing for work.dsw_pwrok_block.dsw_pwrok_arch
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd:33:2:33:4:@W:CL117:@XP_MSG">dsw_pwrok.vhd(33)</a><!@TM:1638254582> | Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd:33:2:33:4:@W:CL117:@XP_MSG">dsw_pwrok.vhd(33)</a><!@TM:1638254582> | Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd:33:2:33:4:@W:CL117:@XP_MSG">dsw_pwrok.vhd(33)</a><!@TM:1638254582> | Latch generated from process for signal DSW_PWROK; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccinaux_vccin_en.vhd:8:7:8:30:@N:CD630:@XP_MSG">vccinaux_vccin_en.vhd(8)</a><!@TM:1638254582> | Synthesizing work.vccinaux_vccin_en_block.vccinaux_vccin_arch.
Post processing for work.vccinaux_vccin_en_block.vccinaux_vccin_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:144:11:144:14:@N:CD630:@XP_MSG">Top.vhd(144)</a><!@TM:1638254582> | Synthesizing work.adc.syn_black_box.
Post processing for work.adc.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd:6:7:6:22:@N:CD630:@XP_MSG">hda_strap.vhd(6)</a><!@TM:1638254582> | Synthesizing work.hda_strap_block.hda_strap_block_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd:15:17:15:19:@N:CD234:@XP_MSG">hda_strap.vhd(15)</a><!@TM:1638254582> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd:22:1:22:8:@W:CG296:@XP_MSG">hda_strap.vhd(22)</a><!@TM:1638254582> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd:45:9:45:17:@W:CG290:@XP_MSG">hda_strap.vhd(45)</a><!@TM:1638254582> | Referenced variable gpio_pch is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd:28:9:28:18:@W:CG290:@XP_MSG">hda_strap.vhd(28)</a><!@TM:1638254582> | Referenced variable pch_pwrok is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd:36:9:36:14:@W:CG290:@XP_MSG">hda_strap.vhd(36)</a><!@TM:1638254582> | Referenced variable count is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd:25:8:25:18:@W:CG290:@XP_MSG">hda_strap.vhd(25)</a><!@TM:1638254582> | Referenced variable curr_state is not in sensitivity list.</font>
Post processing for work.hda_strap_block.hda_strap_block_arch
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd:24:2:24:4:@W:CL117:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1638254582> | Latch generated from process for signal count(17 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd:24:2:24:4:@W:CL117:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1638254582> | Latch generated from process for signal curr_state(2 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\hda_strap.vhd:24:2:24:4:@W:CL117:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1638254582> | Latch generated from process for signal HDA_SDO_FPGA; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Counter.vhd:7:7:7:14:@N:CD630:@XP_MSG">Counter.vhd(7)</a><!@TM:1638254582> | Synthesizing work.counter.counter_arch.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Counter.vhd:29:1:29:8:@W:CG296:@XP_MSG">Counter.vhd(29)</a><!@TM:1638254582> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Counter.vhd:42:13:42:23:@W:CG290:@XP_MSG">Counter.vhd(42)</a><!@TM:1638254582> | Referenced variable tmp_locked is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Counter.vhd:26:11:26:21:@W:CD638:@XP_MSG">Counter.vhd(26)</a><!@TM:1638254582> | Signal tmp_locked is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.counter.counter_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccio_en.vhd:10:7:10:21:@N:CD630:@XP_MSG">vccio_en.vhd(10)</a><!@TM:1638254582> | Synthesizing work.vccio_en_block.vccio_en_block_arch.
Post processing for work.vccio_en_block.vccio_en_block_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd:9:7:9:21:@N:CD630:@XP_MSG">vpp_vddq.vhd(9)</a><!@TM:1638254582> | Synthesizing work.vpp_vddq_block.vpp_vddq_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd:20:17:20:19:@N:CD234:@XP_MSG">vpp_vddq.vhd(20)</a><!@TM:1638254582> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd:36:1:36:8:@W:CG296:@XP_MSG">vpp_vddq.vhd(36)</a><!@TM:1638254582> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd:42:10:42:20:@W:CG290:@XP_MSG">vpp_vddq.vhd(42)</a><!@TM:1638254582> | Referenced variable vddq_pwrgd is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd:42:33:42:40:@W:CG290:@XP_MSG">vpp_vddq.vhd(42)</a><!@TM:1638254582> | Referenced variable slp_s4n is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd:39:8:39:18:@W:CG290:@XP_MSG">vpp_vddq.vhd(39)</a><!@TM:1638254582> | Referenced variable curr_state is not in sensitivity list.</font>
Post processing for work.vpp_vddq_block.vpp_vddq_arch
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd:38:2:38:4:@W:CL117:@XP_MSG">vpp_vddq.vhd(38)</a><!@TM:1638254582> | Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd:38:2:38:4:@W:CL117:@XP_MSG">vpp_vddq.vhd(38)</a><!@TM:1638254582> | Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vpp_vddq.vhd:38:2:38:4:@W:CL117:@XP_MSG">vpp_vddq.vhd(38)</a><!@TM:1638254582> | Latch generated from process for signal delayed_vddq_pwrgd; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:5:7:5:21:@N:CD630:@XP_MSG">powerled.vhd(5)</a><!@TM:1638254582> | Synthesizing work.powerled_block.powerled_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:16:17:16:19:@N:CD234:@XP_MSG">powerled.vhd(16)</a><!@TM:1638254582> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:32:1:32:8:@W:CG296:@XP_MSG">powerled.vhd(32)</a><!@TM:1638254582> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:38:10:38:19:@W:CG290:@XP_MSG">powerled.vhd(38)</a><!@TM:1638254582> | Referenced variable dutycycle is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:42:11:42:20:@W:CG290:@XP_MSG">powerled.vhd(42)</a><!@TM:1638254582> | Referenced variable count_clk is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:36:9:36:19:@W:CG290:@XP_MSG">powerled.vhd(36)</a><!@TM:1638254582> | Referenced variable func_state is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:90:8:90:17:@W:CG290:@XP_MSG">powerled.vhd(90)</a><!@TM:1638254582> | Referenced variable mem_alert is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:35:28:35:35:@W:CG290:@XP_MSG">powerled.vhd(35)</a><!@TM:1638254582> | Referenced variable slp_s4n is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:35:8:35:15:@W:CG290:@XP_MSG">powerled.vhd(35)</a><!@TM:1638254582> | Referenced variable slp_s3n is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:134:1:134:8:@W:CG296:@XP_MSG">powerled.vhd(134)</a><!@TM:1638254582> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:150:30:150:38:@W:CG290:@XP_MSG">powerled.vhd(150)</a><!@TM:1638254582> | Referenced variable onclocks is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:139:9:139:14:@W:CG290:@XP_MSG">powerled.vhd(139)</a><!@TM:1638254582> | Referenced variable count is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:137:8:137:18:@W:CG290:@XP_MSG">powerled.vhd(137)</a><!@TM:1638254582> | Referenced variable curr_state is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:21:8:21:17:@W:CD638:@XP_MSG">powerled.vhd(21)</a><!@TM:1638254582> | Signal clk_state is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:22:8:22:16:@W:CD638:@XP_MSG">powerled.vhd(22)</a><!@TM:1638254582> | Signal clk_slow is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.powerled_block.powerled_arch
@A:<a href="@A:CL109:@XP_HELP">CL109</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:34:2:34:4:@A:CL109:@XP_MSG">powerled.vhd(34)</a><!@TM:1638254582> | Too many clocks (> 8) for set/reset analysis of count_off, try moving enabling expressions outside process
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:34:2:34:4:@W:CL117:@XP_MSG">powerled.vhd(34)</a><!@TM:1638254582> | Latch generated from process for signal count_off(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:136:2:136:4:@W:CL117:@XP_MSG">powerled.vhd(136)</a><!@TM:1638254582> | Latch generated from process for signal pwm_out; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:136:2:136:4:@W:CL117:@XP_MSG">powerled.vhd(136)</a><!@TM:1638254582> | Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:34:2:34:4:@W:CL117:@XP_MSG">powerled.vhd(34)</a><!@TM:1638254582> | Latch generated from process for signal dutycycle(15 downto 0); possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL109:@XP_HELP">CL109</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:34:2:34:4:@A:CL109:@XP_MSG">powerled.vhd(34)</a><!@TM:1638254582> | Too many clocks (> 8) for set/reset analysis of count_clk, try moving enabling expressions outside process
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:34:2:34:4:@W:CL117:@XP_MSG">powerled.vhd(34)</a><!@TM:1638254582> | Latch generated from process for signal count_clk(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:34:2:34:4:@W:CL117:@XP_MSG">powerled.vhd(34)</a><!@TM:1638254582> | Latch generated from process for signal func_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\powerled.vhd:136:2:136:4:@W:CL117:@XP_MSG">powerled.vhd(136)</a><!@TM:1638254582> | Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.</font>
Post processing for work.top.bdf_type
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccio_en.vhd:15:2:15:12:@N:CL159:@XP_MSG">vccio_en.vhd(15)</a><!@TM:1638254582> | Input clk_100Khz is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\vccinaux_vccin_en.vhd:15:2:15:12:@N:CL159:@XP_MSG">vccinaux_vccin_en.vhd(15)</a><!@TM:1638254582> | Input clk_100Khz is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\dsw_pwrok.vhd:11:2:11:12:@N:CL159:@XP_MSG">dsw_pwrok.vhd(11)</a><!@TM:1638254582> | Input mainpwr_OK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:27:2:27:17:@N:CL159:@XP_MSG">Top.vhd(27)</a><!@TM:1638254582> | Input GPIO_FPGA_HDR_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:28:2:28:17:@N:CL159:@XP_MSG">Top.vhd(28)</a><!@TM:1638254582> | Input GPIO_FPGA_HDR_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:29:2:29:17:@N:CL159:@XP_MSG">Top.vhd(29)</a><!@TM:1638254582> | Input GPIO_FPGA_HDR_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:31:2:31:17:@N:CL159:@XP_MSG">Top.vhd(31)</a><!@TM:1638254582> | Input GPIO_FPGA_PCH_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:32:2:32:17:@N:CL159:@XP_MSG">Top.vhd(32)</a><!@TM:1638254582> | Input GPIO_FPGA_PCH_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:33:2:33:17:@N:CL159:@XP_MSG">Top.vhd(33)</a><!@TM:1638254582> | Input GPIO_FPGA_PCH_4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:35:2:35:16:@N:CL159:@XP_MSG">Top.vhd(35)</a><!@TM:1638254582> | Input GPIO_FPGA_PM_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:36:2:36:16:@N:CL159:@XP_MSG">Top.vhd(36)</a><!@TM:1638254582> | Input GPIO_FPGA_PM_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:37:2:37:16:@N:CL159:@XP_MSG">Top.vhd(37)</a><!@TM:1638254582> | Input GPIO_FPGA_PM_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:38:2:38:16:@N:CL159:@XP_MSG">Top.vhd(38)</a><!@TM:1638254582> | Input GPIO_FPGA_PM_4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:39:2:39:16:@N:CL159:@XP_MSG">Top.vhd(39)</a><!@TM:1638254582> | Input GPIO_FPGA_SV_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:40:2:40:16:@N:CL159:@XP_MSG">Top.vhd(40)</a><!@TM:1638254582> | Input GPIO_FPGA_SV_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:41:2:41:16:@N:CL159:@XP_MSG">Top.vhd(41)</a><!@TM:1638254582> | Input GPIO_FPGA_SV_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:42:2:42:16:@N:CL159:@XP_MSG">Top.vhd(42)</a><!@TM:1638254582> | Input GPIO_FPGA_SV_4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:43:2:43:14:@N:CL159:@XP_MSG">Top.vhd(43)</a><!@TM:1638254582> | Input FPGA_GPIO_WD is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:44:2:44:10:@N:CL159:@XP_MSG">Top.vhd(44)</a><!@TM:1638254582> | Input TPM_GPIO is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:57:2:57:9:@N:CL159:@XP_MSG">Top.vhd(57)</a><!@TM:1638254582> | Input FP_RSTn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:58:2:58:9:@N:CL159:@XP_MSG">Top.vhd(58)</a><!@TM:1638254582> | Input PLTRSTn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:61:2:61:9:@N:CL159:@XP_MSG">Top.vhd(61)</a><!@TM:1638254582> | Input SLP_S5n is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:62:2:62:9:@N:CL159:@XP_MSG">Top.vhd(62)</a><!@TM:1638254582> | Input PWRBTNn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:65:2:65:10:@N:CL159:@XP_MSG">Top.vhd(65)</a><!@TM:1638254582> | Input SLP_SUSn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:66:2:66:10:@N:CL159:@XP_MSG">Top.vhd(66)</a><!@TM:1638254582> | Input PM_PWROK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 30 08:43:01 2021

###########################################################]
<a name=compilerReport155></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1638254582> | Running in 64-bit mode 
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\layer0.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:25:7:25:10:@N:NF107:@XP_MSG">Top.vhd(25)</a><!@TM:1638254582> | Selected library: work cell: TOP view bdf_type as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:25:7:25:10:@N:NF107:@XP_MSG">Top.vhd(25)</a><!@TM:1638254582> | Selected library: work cell: TOP view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 30 08:43:02 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 30 08:43:02 2021

###########################################################]
<a name=compilerReport156></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1638254583> | Running in 64-bit mode 
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\synwork\tens_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:25:7:25:10:@N:NF107:@XP_MSG">Top.vhd(25)</a><!@TM:1638254583> | Selected library: work cell: TOP view bdf_type as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\Top.vhd:25:7:25:10:@N:NF107:@XP_MSG">Top.vhd(25)</a><!@TM:1638254583> | Selected library: work cell: TOP view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 30 08:43:03 2021

###########################################################]
# Tue Nov 30 08:43:03 2021

<a name=mapperReport157></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1638254583> | No constraint file specified. 
@L: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens_scck.rpt 
Printing clock  summary report in "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1638254583> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1638254583> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



<a name=mapperReport158></a>Clock Summary</a>
*****************

Start                         Requested     Requested     Clock                           Clock                     Clock
Clock                         Frequency     Period        Type                            Group                     Load 
-------------------------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system                          system_clkgroup           0    
TOP|FPGA_OSC                  1.0 MHz       1000.000      inferred                        Autoconstr_clkgroup_0     33   
counter|tmp_derived_clock     1.0 MHz       1000.000      derived (from TOP|FPGA_OSC)     Autoconstr_clkgroup_0     935  
=========================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\counter.vhd:34:3:34:5:@W:MT529:@XP_MSG">counter.vhd(34)</a><!@TM:1638254583> | Found inferred clock TOP|FPGA_OSC which controls 33 sequential elements including b2v_inst20.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1638254583> | Writing default property annotation file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\tens\tens_Implmnt\tens.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 30 08:43:03 2021

###########################################################]

</pre></samp></body></html>
