{
  "name":"loop_attributes"
  , "id":9411
  , "nodes":
  [
    {
      "name":"kernel_aLoader_class"
      , "id":1
      , "clk":"Yes"
      , "fmax":"360.00"
      , "type":"kernel"
      , "children":
      [
        {
          "name":"kernel_aLoader_class.B0"
          , "id":10
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"9.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernel_aLoader_class.B1"
          , "id":11
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"2"
          , "ll":"1"
          , "lt":"8.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":295
              }
            ]
          ]
          , "type":"loop"
          , "children":
          [
            {
              "name":"kernel_aLoader_class.B2"
              , "id":12
              , "af":"360.00"
              , "br":"0"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"2"
              , "ll":"2"
              , "lt":"9.000000"
              , "mi":"1"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"0"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: n/a"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                    , "line":296
                  }
                ]
              ]
              , "type":"loop"
              , "children":
              [
                {
                  "name":"kernel_aLoader_class.B4"
                  , "id":14
                  , "af":"360.00"
                  , "br":"0"
                  , "ci":"0"
                  , "fo":"Disabled"
                  , "ii":"1"
                  , "ll":"3"
                  , "lt":"5.000000"
                  , "mi":"1"
                  , "pl":"Yes"
                  , "tc":"0"
                  , "tn":"0"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Hyper-Optimized loop structure: n/a"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                        , "line":297
                      }
                    ]
                  ]
                  , "type":"loop"
                  , "children":
                  [
                    {
                      "name":"kernel_aLoader_class.B7"
                      , "id":17
                      , "af":"360.00"
                      , "br":"1"
                      , "ci":"0"
                      , "fo":"Disabled"
                      , "ii":"1"
                      , "ll":"4"
                      , "lt":"229.000000"
                      , "mi":"1"
                      , "pl":"Yes"
                      , "tc":"8192"
                      , "tn":"0"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Hyper-Optimized loop structure: n/a"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                            , "line":298
                          }
                        ]
                      ]
                      , "type":"loop"
                    }
                  ]
                }
                , {
                  "name":"kernel_aLoader_class.B6"
                  , "id":16
                  , "af":"360.00"
                  , "br":"1"
                  , "ci":"0"
                  , "fo":"Disabled"
                  , "ii":"1"
                  , "ll":"3"
                  , "lt":"0.000000"
                  , "mi":"n/a"
                  , "pl":"Yes"
                  , "tc":"0"
                  , "tn":"1"
                  , "type":"bb"
                }
              ]
            }
            , {
              "name":"kernel_aLoader_class.B5"
              , "id":15
              , "af":"360.00"
              , "br":"1"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"0.000000"
              , "mi":"n/a"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"1"
              , "type":"bb"
            }
          ]
        }
        , {
          "name":"kernel_aLoader_class.B3"
          , "id":13
          , "af":"360.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernel_aLoader_class.B8"
          , "id":18
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"kernel_aFeeder_class"
      , "id":2
      , "clk":"Yes"
      , "fmax":"360.00"
      , "type":"kernel"
      , "children":
      [
        {
          "name":"kernel_aFeeder_class.B0"
          , "id":19
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"2.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernel_aFeeder_class.B1"
          , "id":20
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"36.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":346
              }
            ]
          ]
          , "type":"loop"
        }
      ]
    }
    , {
      "name":"kernel_bLoader_class"
      , "id":3
      , "clk":"Yes"
      , "fmax":"360.00"
      , "type":"kernel"
      , "children":
      [
        {
          "name":"kernel_bLoader_class.B0"
          , "id":21
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"9.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernel_bLoader_class.B1"
          , "id":22
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"2"
          , "ll":"1"
          , "lt":"8.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":572
              }
            ]
          ]
          , "type":"loop"
          , "children":
          [
            {
              "name":"kernel_bLoader_class.B2"
              , "id":23
              , "af":"360.00"
              , "br":"0"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"2"
              , "ll":"2"
              , "lt":"9.000000"
              , "mi":"1"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"0"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: n/a"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                    , "line":573
                  }
                ]
              ]
              , "type":"loop"
              , "children":
              [
                {
                  "name":"kernel_bLoader_class.B4"
                  , "id":25
                  , "af":"360.00"
                  , "br":"0"
                  , "ci":"0"
                  , "fo":"Disabled"
                  , "ii":"1"
                  , "ll":"3"
                  , "lt":"5.000000"
                  , "mi":"1"
                  , "pl":"Yes"
                  , "tc":"0"
                  , "tn":"0"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Hyper-Optimized loop structure: n/a"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                        , "line":574
                      }
                    ]
                  ]
                  , "type":"loop"
                  , "children":
                  [
                    {
                      "name":"kernel_bLoader_class.B7"
                      , "id":28
                      , "af":"360.00"
                      , "br":"1"
                      , "ci":"0"
                      , "fo":"Disabled"
                      , "ii":"1"
                      , "ll":"4"
                      , "lt":"228.000000"
                      , "mi":"1"
                      , "pl":"Yes"
                      , "tc":"8192"
                      , "tn":"0"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Hyper-Optimized loop structure: n/a"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                            , "line":575
                          }
                        ]
                      ]
                      , "type":"loop"
                    }
                  ]
                }
                , {
                  "name":"kernel_bLoader_class.B6"
                  , "id":27
                  , "af":"360.00"
                  , "br":"1"
                  , "ci":"0"
                  , "fo":"Disabled"
                  , "ii":"1"
                  , "ll":"3"
                  , "lt":"0.000000"
                  , "mi":"n/a"
                  , "pl":"Yes"
                  , "tc":"0"
                  , "tn":"1"
                  , "type":"bb"
                }
              ]
            }
            , {
              "name":"kernel_bLoader_class.B5"
              , "id":26
              , "af":"360.00"
              , "br":"1"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"0.000000"
              , "mi":"n/a"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"1"
              , "type":"bb"
            }
          ]
        }
        , {
          "name":"kernel_bLoader_class.B3"
          , "id":24
          , "af":"360.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernel_bLoader_class.B8"
          , "id":29
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"kernel_bFeeder_class"
      , "id":4
      , "clk":"Yes"
      , "fmax":"360.00"
      , "type":"kernel"
      , "children":
      [
        {
          "name":"kernel_bFeeder_class.B0"
          , "id":30
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"2.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernel_bFeeder_class.B1"
          , "id":31
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"36.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":623
              }
            ]
          ]
          , "type":"loop"
        }
      ]
    }
    , {
      "name":"kernel_SignalGenerator"
      , "id":5
      , "clk":"Yes"
      , "fmax":"360.00"
      , "type":"kernel"
      , "children":
      [
        {
          "name":"kernel_SignalGenerator.B0"
          , "id":32
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"9.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernel_SignalGenerator.B1"
          , "id":33
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"2"
          , "ll":"1"
          , "lt":"7.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":676
              }
            ]
          ]
          , "type":"loop"
          , "children":
          [
            {
              "name":"kernel_SignalGenerator.B2"
              , "id":34
              , "af":"360.00"
              , "br":"0"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"2"
              , "ll":"2"
              , "lt":"5.000000"
              , "mi":"1"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"0"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: n/a"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                    , "line":677
                  }
                ]
              ]
              , "type":"loop"
              , "children":
              [
                {
                  "name":"kernel_SignalGenerator.B4"
                  , "id":36
                  , "af":"360.00"
                  , "br":"0"
                  , "ci":"0"
                  , "fo":"Disabled"
                  , "ii":"2"
                  , "ll":"3"
                  , "lt":"7.000000"
                  , "mi":"1"
                  , "pl":"Yes"
                  , "tc":"0"
                  , "tn":"0"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Hyper-Optimized loop structure: n/a"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                        , "line":678
                      }
                    ]
                  ]
                  , "type":"loop"
                  , "children":
                  [
                    {
                      "name":"kernel_SignalGenerator.B7"
                      , "id":39
                      , "af":"360.00"
                      , "br":"1"
                      , "ci":"0"
                      , "fo":"Disabled"
                      , "ii":"1"
                      , "ll":"4"
                      , "lt":"6.000000"
                      , "mi":"1"
                      , "pl":"Yes"
                      , "tc":"32768"
                      , "tn":"0"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Hyper-Optimized loop structure: n/a"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                            , "line":679
                          }
                        ]
                      ]
                      , "type":"loop"
                    }
                  ]
                }
                , {
                  "name":"kernel_SignalGenerator.B6"
                  , "id":38
                  , "af":"360.00"
                  , "br":"1"
                  , "ci":"0"
                  , "fo":"Disabled"
                  , "ii":"1"
                  , "ll":"3"
                  , "lt":"0.000000"
                  , "mi":"n/a"
                  , "pl":"Yes"
                  , "tc":"0"
                  , "tn":"1"
                  , "type":"bb"
                }
              ]
            }
            , {
              "name":"kernel_SignalGenerator.B5"
              , "id":37
              , "af":"360.00"
              , "br":"1"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"0.000000"
              , "mi":"n/a"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"1"
              , "type":"bb"
            }
          ]
        }
        , {
          "name":"kernel_SignalGenerator.B3"
          , "id":35
          , "af":"360.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernel_SignalGenerator.B8"
          , "id":40
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"kernel_Product_class"
      , "id":6
      , "clk":"Yes"
      , "fmax":"360.00"
      , "type":"kernel"
      , "children":
      [
        {
          "name":"kernel_Product_class.B0"
          , "id":41
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"2.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernel_Product_class.B1"
          , "id":42
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"77.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":708
              }
            ]
          ]
          , "type":"loop"
        }
      ]
    }
    , {
      "name":"kernel_cLoader_class"
      , "id":7
      , "clk":"Yes"
      , "fmax":"360.00"
      , "type":"kernel"
      , "children":
      [
        {
          "name":"kernel_cLoader_class.B0"
          , "id":43
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"9.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernel_cLoader_class.B1"
          , "id":44
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"2"
          , "ll":"1"
          , "lt":"6.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":972
              }
            ]
          ]
          , "type":"loop"
          , "children":
          [
            {
              "name":"kernel_cLoader_class.B2"
              , "id":45
              , "af":"360.00"
              , "br":"0"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"2"
              , "ll":"2"
              , "lt":"5.000000"
              , "mi":"1"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"0"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: n/a"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                    , "line":973
                  }
                ]
              ]
              , "type":"loop"
              , "children":
              [
                {
                  "name":"kernel_cLoader_class.B5"
                  , "id":48
                  , "af":"360.00"
                  , "br":"1"
                  , "ci":"0"
                  , "fo":"Disabled"
                  , "ii":"1"
                  , "ll":"3"
                  , "lt":"162.000000"
                  , "mi":"1"
                  , "pl":"Yes"
                  , "tc":"8192"
                  , "tn":"0"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Hyper-Optimized loop structure: n/a"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                        , "line":974
                      }
                    ]
                  ]
                  , "type":"loop"
                }
              ]
            }
            , {
              "name":"kernel_cLoader_class.B4"
              , "id":47
              , "af":"360.00"
              , "br":"1"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"0.000000"
              , "mi":"n/a"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"1"
              , "type":"bb"
            }
          ]
        }
        , {
          "name":"kernel_cLoader_class.B3"
          , "id":46
          , "af":"360.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernel_cLoader_class.B6"
          , "id":49
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"kernel_Out_class"
      , "id":8
      , "clk":"Yes"
      , "fmax":"360.00"
      , "type":"kernel"
      , "children":
      [
        {
          "name":"kernel_Out_class.B0"
          , "id":50
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"9.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernel_Out_class.B1"
          , "id":51
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"2"
          , "ll":"1"
          , "lt":"5.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":1000
              }
            ]
          ]
          , "type":"loop"
          , "children":
          [
            {
              "name":"kernel_Out_class.B2"
              , "id":52
              , "af":"360.00"
              , "br":"0"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"2"
              , "ll":"2"
              , "lt":"5.000000"
              , "mi":"1"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"0"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: n/a"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                    , "line":1001
                  }
                ]
              ]
              , "type":"loop"
              , "children":
              [
                {
                  "name":"kernel_Out_class.B5"
                  , "id":55
                  , "af":"360.00"
                  , "br":"1"
                  , "ci":"0"
                  , "fo":"Disabled"
                  , "ii":"1"
                  , "ll":"3"
                  , "lt":"17.000000"
                  , "mi":"1"
                  , "pl":"Yes"
                  , "tc":"8192"
                  , "tn":"0"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Hyper-Optimized loop structure: n/a"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                        , "line":1002
                      }
                    ]
                  ]
                  , "type":"loop"
                }
              ]
            }
            , {
              "name":"kernel_Out_class.B4"
              , "id":54
              , "af":"360.00"
              , "br":"1"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"0.000000"
              , "mi":"n/a"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"1"
              , "type":"bb"
            }
          ]
        }
        , {
          "name":"kernel_Out_class.B3"
          , "id":53
          , "af":"360.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernel_Out_class.B6"
          , "id":56
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"kernel_unloader_class"
      , "id":9
      , "clk":"Yes"
      , "fmax":"360.00"
      , "type":"kernel"
      , "children":
      [
        {
          "name":"kernel_unloader_class.B0"
          , "id":57
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"9.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernel_unloader_class.B1"
          , "id":58
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"2"
          , "ll":"1"
          , "lt":"6.000000"
          , "mi":"1"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "details":
          [
            {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                , "line":1098
              }
            ]
          ]
          , "type":"loop"
          , "children":
          [
            {
              "name":"kernel_unloader_class.B2"
              , "id":59
              , "af":"360.00"
              , "br":"0"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"2"
              , "ll":"2"
              , "lt":"5.000000"
              , "mi":"1"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"0"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: n/a"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                    , "line":1099
                  }
                ]
              ]
              , "type":"loop"
              , "children":
              [
                {
                  "name":"kernel_unloader_class.B5"
                  , "id":62
                  , "af":"360.00"
                  , "br":"1"
                  , "ci":"0"
                  , "fo":"Disabled"
                  , "ii":"1"
                  , "ll":"3"
                  , "lt":"11.000000"
                  , "mi":"1"
                  , "pl":"Yes"
                  , "tc":"8192"
                  , "tn":"0"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Hyper-Optimized loop structure: n/a"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/8x8-1024ResultsPerPE/signal-generator/./sgemm.sycl.h"
                        , "line":1100
                      }
                    ]
                  ]
                  , "type":"loop"
                }
              ]
            }
            , {
              "name":"kernel_unloader_class.B4"
              , "id":61
              , "af":"360.00"
              , "br":"1"
              , "ci":"0"
              , "fo":"Disabled"
              , "ii":"1"
              , "ll":"2"
              , "lt":"0.000000"
              , "mi":"n/a"
              , "pl":"Yes"
              , "tc":"0"
              , "tn":"1"
              , "type":"bb"
            }
          ]
        }
        , {
          "name":"kernel_unloader_class.B3"
          , "id":60
          , "af":"360.00"
          , "br":"1"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"0.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
        , {
          "name":"kernel_unloader_class.B6"
          , "id":63
          , "af":"360.00"
          , "br":"0"
          , "ci":"0"
          , "fo":"Disabled"
          , "ii":"1"
          , "ll":"1"
          , "lt":"1.000000"
          , "mi":"n/a"
          , "pl":"Yes"
          , "tc":"0"
          , "tn":"1"
          , "type":"bb"
        }
      ]
    }
  ]
}
