# -*- csr3 -*-
# You must run "csr3 rtl" after editing this file!
---
name: MIO_BOOT
enums:
  - name: MIO_BOOT_INTSN_E
    attributes:
      width: "20"
    description: Enumerates the different generated interrupts.
    values:
      - name: MIO_BOOT_ERR_ADR_ERR
        value: 0x0A000
        description: See MIO_BOOT_ERR[ADR_ERR].

      - name: MIO_BOOT_ERR_WAIT_ERR
        value: 0x0A001
        description: See MIO_BOOT_ERR[WAIT_ERR].

      - name: MIO_BOOT_DMA(0..1)_DONE
        value: 0x0A040 + a*0x40
        attributes:
          exempt_natural_alignment: "a"
        description: See MIO_BOOT_DMA_INT0/1[DONE].

      - name: MIO_BOOT_DMA(0..1)_DMARQ
        value: 0x0A081 + a*0x40
        description: See MIO_BOOT_DMA_INT0/1[DMARQ].


registers:
  - name: MIO_BOOT_REG_CFG0
    title: MIO Boot Region 0 Configuration Register
    address: 0x1180000000000
    bus: RSL
    description: The region 0 configuration register contains configuration parameters for boot region 0.
    fields:
      - name: --
        bits: 63..44
        access: --
        reset: --
        typical: --
        description: Reserved.

      - name: DMACK
        bits: 43..42
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Region 0 DMACK. If non-zero, this field asserts the corresponding BOOT_DMACK[n] pin when
          an access to this region is performed. DMACK is encoded as follows:
          0 = disabled, 1 = BOOT_DMACK[0], 2 = BOOT_DMACK[1].
          This is useful for CF cards in PC card memory mode that support DMA because the -REG and
          -DMACK pins are shared.
          The assertion level of boot_dmack is specified by MIO_BOOT_DMA_TIMn[DMACK_PI].

      - name: TIM_MULT
        bits: 41..40
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Region 0 timing multiplier. Specifies the timing multiplier for a region. The timing
          multiplier applies to all timing parameters, except for WAIT and RD_DLY, which simply
          count coprocessor-clock cycles. TIM_MULT is encoded as follows: 0 = 4*, 1 = 1*, 2 = 2*, 3
          = 8*.

      - name: RD_DLY
        bits: 39..37
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Region 0 read sample delay. Specifies the read sample delay in coprocessor-clock cycles
          for a region. For read operations, the data bus is normally sampled on the same
          coprocessor-clock edge that drives BOOT_OE_L to the inactive state (or the coprocessor-
          clock edge that toggles the lower address bits in page mode). This parameter can delay
          that sampling edge by up to seven coprocessor-clock cycles.
          The number of coprocessor-clock cycles counted by the PAGE and RD_HLD timing parameters
          must be greater than or equal to RD_DLY.

      - name: SAM
        bits: 36
        access: R/W
        reset: 0
        typical: --
        description: |
          Region 0 strobe AND mode. Internally combines the output-enable and write-enable strobes
          into a single strobe that is then driven onto both BOOT_OE_L and BOOT_WE_L.
          This is useful for parts that use a single strobe along with a read/write bit (the
          read/write bit can be driven from an address pin).

      - name: WE_EXT
        bits: 35..34
        access: R/W
        reset: 0x0
        typical: --
        description: Region 0 write-enable count extension.

      - name: OE_EXT
        bits: 33..32
        access: R/W
        reset: 0x0
        typical: --
        description: Region 0 output-enable count extension.

      - name: EN
        bits: 31
        access: R/W
        reset: 1
        typical: 1
        description: Region 0 enable.

      - name: ORBIT
        bits: 30
        access: R/W
        reset: 0
        typical: 0
        description: Reserved (since there is no previous region).

      - name: ALE
        bits: 29
        access: R/W
        reset: 0
        typical: --
        description: |
          Region 0 address-latch-enable mode. Enables the multiplexed address/data bus mode. The
          reset value for region 0 is the value of BOOT_AD[15] on the deassertion of reset.4

      - name: WIDTH
        bits: 28
        access: R/W
        reset: 0
        typical: --
        description: |
          Region 0 bus width: 0 = 8 bits, 1 = 16 bits.
          The reset value for region 0 is the value of BOOT_AD[14] on the deassertion of reset.5

      - name: SIZE
        bits: 27..16
        access: R/W
        reset: 0xfff
        typical: --
        description: |
          Region 0 size. Region size is specified in 64K blocks and in 'block-1' notation (i.e. 0 =
          1 64K block, 1 = 2 64K blocks, etc.).

      - name: BASE
        bits: 15..0
        access: R/W
        reset: 0x1fc0
        typical: 0x1fc0
        description: |
          Region 0 base address. Specifies address bits [31:16] of the first 64K block of the
          region.


  - name: MIO_BOOT_REG_CFG(1..7)
    title: MIO Boot Region (1..7) Configuration Registers
    address: 0x1180000000000 + a*0x8
    bus: RSL
    description: |
      The region n configuration register (one register for each of seven regions) contains
      configuration parameters for boot region n.
    fields:
      - name: --
        bits: 63..44
        access: --
        reset: --
        typical: --
        description: Reserved.

      - name: DMACK
        bits: 43..42
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Region 1-7 DMACK. If non-zero, this field asserts the corresponding BOOT_DMACK[n] pin when
          an access to this region is performed. DMACK is encoded as follows:
          0 = disabled, 1 = BOOT_DMACK[0], 2 = BOOT_DMACK[1],
          3 = BOOT_DMACK[2].
          This is useful for CF cards in PC card memory mode that support DMA because the -REG and
          -DMACK pins are shared.
          The assertion level of boot_dmack is specified by MIO_BOOT_DMA_TIMn[DMACK_PI].

      - name: TIM_MULT
        bits: 41..40
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Region 1-7 timing multiplier. Specifies the timing multiplier for a region. The timing
          multiplier applies to all timing parameters, except for WAIT and RD_DLY, which simply
          count coprocessor-clock cycles. TIM_MULT is encoded as follows: 0 = 4*, 1 = 1*, 2 = 2*, 3
          = 8*.

      - name: RD_DLY
        bits: 39..37
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Region 1-7 read sample delay. Specifies the read sample delay in coprocessor-clock cycles
          for a region. For read operations, the data bus is normally sampled on the same
          coprocessor-clock edge that drives BOOT_OE_L to the inactive state (or the coprocessor-
          clock edge that toggles the lower address bits in page mode). This parameter can delay
          that sampling edge by up to seven coprocessor-clock cycles.
          The number of coprocessor-clock cycles counted by the PAGE and RD_HLD timing parameters
          must be greater than or equal to RD_DLY.

      - name: SAM
        bits: 36
        access: R/W
        reset: 0
        typical: --
        description: |
          Region 1-7 strobe AND mode. Internally combines the output-enable and write-enable strobes
          into a single strobe that is then driven onto both BOOT_OE_L and BOOT_WE_L.
          This is useful for parts that use a single strobe along with a read/write bit (the
          read/write bit can be driven from an address pin).

      - name: WE_EXT
        bits: 35..34
        access: R/W
        reset: 0x0
        typical: --
        description: Region 1-7 write-enable count extension.

      - name: OE_EXT
        bits: 33..32
        access: R/W
        reset: 0x0
        typical: --
        description: Region 1-7 output-enable count extension.

      - name: EN
        bits: 31
        access: R/W
        reset: 0
        typical: 1
        description: Region 1-7 enable.

      - name: ORBIT
        bits: 30
        access: R/W
        reset: 0
        typical: 0
        description: |
          Region 1-7 ORBIT bit. Asserts the given region's chip enable when there is an address hit
          in the previous region.
          This is useful for CF cards because it allows the use of 2 separate timing configurations
          for common memory and attribute memory.

      - name: ALE
        bits: 29
        access: R/W
        reset: 0
        typical: --
        description: |
          Region 1-7 address-latch-enable mode. Enables the multiplexed address/data bus mode. The
          reset value for region 0 is the value of BOOT_AD[15] on the deassertion of reset.6

      - name: WIDTH
        bits: 28
        access: R/W
        reset: 0
        typical: --
        description: |
          Region 1-7 bus width: 0 = 8 bits, 1 = 16 bits.
          The reset value for region 0 is the value of BOOT_AD[14] on the deassertion of reset.7

      - name: SIZE
        bits: 27..16
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Region 1-7 size. Region size is specified in 64K blocks and in 'block-1' notation (i.e. 0
          = 1 64K block, 1 = 2 64K blocks, etc.).

      - name: BASE
        bits: 15..0
        access: R/W
        reset: 0x0
        typical: 0x1fc0
        description: |
          Region 1-7 base address. Specifies address bits [31:16] of the first 64K block of the
          region.


  - name: MIO_BOOT_REG_TIM0
    title: MIO Boot Timing Register for Region 0
    address: 0x1180000000040
    bus: RSL
    description: The region 0 timing register contains page-mode, wait-mode, and timing parameters for region 0.
    fields:
      - name: PAGEM
        bits: 63
        access: R/W
        reset: 0
        typical: --
        description: Region 0 page-mode enable. (See Boot-Bus Timing Parameters.)

      - name: WAITM
        bits: 62
        access: R/W
        reset: 0
        typical: --
        description: Region 0 wait-mode enable. (See Boot-Bus Timing Parameters.)

      - name: PAGES
        bits: 61..60
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Region 0 page size: 00 = 8 bytes, 01 = 2 bytes, 10 = 4 bytes, 11 = 8 bytes

      - name: ALE
        bits: 59..54
        access: R/W
        reset: 0x4
        typical: --
        description: |
          Region 0 ALE count. Must be nonzero to ensure legal transitions on the corresponding boot
          bus outputs.

      - name: PAGE
        bits: 53..48
        access: R/W
        reset: 0x3f
        typical: --
        description: |
          Region 0 page count. Must be nonzero to ensure legal transitions on the corresponding boot
          bus outputs.

      - name: WAIT
        bits: 47..42
        access: R/W
        reset: 0x3f
        typical: --
        description: Region 0 wait count. Must be nonzero when WAITM is set to 1.

      - name: PAUSE
        bits: 41..36
        access: R/W
        reset: 0x11
        typical: --
        description: Region 0 pause count.

      - name: WR_HLD
        bits: 35..30
        access: R/W
        reset: 0x3f
        typical: --
        description: Region 0 write hold count.

      - name: RD_HLD
        bits: 29..24
        access: R/W
        reset: 0x5
        typical: --
        description: Region 0 read hold count.

      - name: WE
        bits: 23..18
        access: R/W
        reset: 0x3f
        typical: --
        description: |
          Region 0 write enable count. Must be nonzero to ensure legal transitions on the
          corresponding boot bus outputs.

      - name: OE
        bits: 17..12
        access: R/W
        reset: 0x3f
        typical: --
        description: |
          Region 0 output enable count. Must be nonzero to ensure legal transitions on the
          corresponding boot bus outputs.

      - name: CE
        bits: 11..6
        access: R/W
        reset: 0x5
        typical: --
        description: Region 0 chip enable count.

      - name: ADR
        bits: 5..0
        access: R/W
        reset: 0x8
        typical: --
        description: Region 0 address count.


  - name: MIO_BOOT_REG_TIM(1..7)
    title: MIO Boot Timing Registers for Regions 1-7
    address: 0x1180000000040 + a*0x8
    bus: RSL
    description: |
      The region n timing register (one register for each of seven regions) contains page-mode,
      wait-mode, and timing parameters for region n.
    fields:
      - name: PAGEM
        bits: 63
        access: R/W
        reset: 0
        typical: --
        description: Region 1-7 page mode

      - name: WAITM
        bits: 62
        access: R/W
        reset: 0
        typical: --
        description: Region 1-7 wait mode

      - name: PAGES
        bits: 61..60
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Region 1-7 page size: 00 = 8 bytes, 01 = 2 bytes, 10 = 4 bytes, 11 = 8 bytes

      - name: ALE
        bits: 59..54
        access: R/W
        reset: 0x3f
        typical: --
        description: |
          Region 1-7 ALE count. Must be non-zero to ensure legal transitions on the corresponding
          boot bus outputs.

      - name: PAGE
        bits: 53..48
        access: R/W
        reset: 0x3f
        typical: --
        description: |
          Region 1-7 page count. Must be non-zero to ensure legal transitions on the corresponding
          boot bus outputs.

      - name: WAIT
        bits: 47..42
        access: R/W
        reset: 0x3f
        typical: --
        description: Region 1-7 wait count, must be nonzero when WAITM is set to 1.

      - name: PAUSE
        bits: 41..36
        access: R/W
        reset: 0x3f
        typical: --
        description: Region 1-7 pause count

      - name: WR_HLD
        bits: 35..30
        access: R/W
        reset: 0x3f
        typical: --
        description: Region 1-7 write-hold count

      - name: RD_HLD
        bits: 29..24
        access: R/W
        reset: 0x3f
        typical: --
        description: Region 1-7 read-hold count

      - name: WE
        bits: 23..18
        access: R/W
        reset: 0x3f
        typical: --
        description: |
          Region 1-7 write-enable count. Must be non-zero to ensure legal transitions on the
          corresponding boot bus outputs.

      - name: OE
        bits: 17..12
        access: R/W
        reset: 0x3f
        typical: --
        description: |
          Region 1-7 output-enable count . Must be non-zero to ensure legal transitions on the
          corresponding boot bus outputs.

      - name: CE
        bits: 11..6
        access: R/W
        reset: 0x3f
        typical: --
        description: Region 1-7 chip-enable count

      - name: ADR
        bits: 5..0
        access: R/W
        reset: 0x3f
        typical: --
        description: Region 1-7 address count


  - name: MIO_BOOT_LOC_CFG(0..1)
    title: MIO Boot Local-Region Configuration Registers
    address: 0x1180000000080 + a*0x8
    bus: RSL
    description: |
      The local-region configuration register (one for each of two regions) contains local-region
      enable and local-region base-address parameters. Each local region is 128 bytes organized as
      16 entries * 8 bytes.
    fields:
      - name: --
        bits: 63..32
        access: --
        reset: --
        typical: --
        description: Reserved.

      - name: EN
        bits: 31
        access: R/W
        reset: 0
        typical: --
        description: Local region 0/1 enable

      - name: --
        bits: 30..28
        access: --
        reset: --
        typical: --
        description: Reserved.

      - name: BASE
        bits: 27..3
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Local region 0/1 base address, specifying address bits [31:7] of the region.

      - name: --
        bits: 2..0
        access: --
        reset: --
        typical: --
        description: Reserved.


  - name: MIO_BOOT_LOC_ADR
    title: MIO Boot Local-Memory Address Register
    address: 0x1180000000090
    bus: RSL
    description: |
      The local-region memory-address register specifies the address for reading or writing the
      local memory. This address post-increments following an access to the MIO boot local-memory
      data register.
      Local-memory region 0 is addresses 0x00-0x78.
      Local-memory region 1 is addresses 0x80-0xF8.
    fields:
      - name: --
        bits: 63..8
        access: --
        reset: --
        typical: --
        description: Reserved.

      - name: ADR
        bits: 7..3
        access: R/W/H
        reset: 0x0
        typical: --
        description: Local memory address

      - name: --
        bits: 2..0
        access: --
        reset: --
        typical: --
        description: Reserved.


  - name: MIO_BOOT_LOC_DAT
    title: MIO Boot Local-Memory Data Register
    address: 0x1180000000098
    bus: RSL
    description: |
      This is a pseudo-register that reads/writes the local memory at the address specified by the
      MIO boot local-memory address register when accessed.
    fields:
      - name: DATA
        bits: 63..0
        access: R/W/H
        reset: --
        typical: --
        description: Local memory data


  - name: MIO_BOOT_ERR
    title: MIO Boot Error Register
    address: 0x11800000000A0
    bus: RSL
    description: The boot-error register contains the address decode error and wait mode error bits.
    fields:
      - name: --
        bits: 63..2
        access: --
        reset: --
        typical: --
        description: Reserved.

      - name: WAIT_ERR
        bits: 1
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Wait mode error. This bit is set when wait mode is enabled and the external wait signal is
          not deasserted after 32K coprocessor-clock cycles. Throws
          MIO_BOOT_INTSN_E::MIO_BOOT_ERR_WAIT_ERR.

      - name: ADR_ERR
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Address decode error. This bit is set when a boot-bus access does not hit in any of the
          eight remote regions or two local regions. Throws MIO_BOOT_INTSN_E::MIO_BOOT_ERR_ADR_ERR.


  - name: MIO_BOOT_THR
    title: MIO Boot Threshold Register
    address: 0x11800000000B0
    bus: RSL
    description: The boot-threshold register contains MIO boot-threshold values.
    fields:
      - name: --
        bits: 63..22
        access: --
        reset: --
        typical: --
        description: Reserved.

      - name: DMA_THR
        bits: 21..16
        access: R/W
        reset: 0x0
        typical: --
        description: |
          DMA threshold. When non-DMA accesses are pending, perform a DMA access after this value of
          non-DMA accesses have completed. If set to zero, only perform a DMA access when non-DMA
          accesses are not pending.

      - name: --
        bits: 15..14
        access: --
        reset: --
        typical: --
        description: Reserved.

      - name: FIF_CNT
        bits: 13..8
        access: RO/H
        reset: 0x0
        typical: --
        description: Current IOI FIFO count.

      - name: --
        bits: 7..6
        access: --
        reset: --
        typical: --
        description: Reserved.

      - name: FIF_THR
        bits: 5..0
        access: R/W
        reset: 0x19
        typical: 0x19
        description: IOI busy threshold. Should always read 0x19 (the only legal value).


  - name: MIO_BOOT_COMP
    title: MIO Boot Compensation Register
    address: 0x11800000000B8
    bus: RSL
    description: This register sets the termination of boot-bus output pins.
    fields:
      - name: --
        bits: 63..11
        access: --
        reset: --
        typical: --
        description: Reserved.

      - name: PCTL
        bits: 10..8
        access: R/W
        reset: --
        typical: --
        description: |
          Boot bus PCTL. This controls the pull-up drive strength of the boot-bus drivers. Reset
          value is as follows:
          0x6 = No pullups (50ohm termination)
          0x7 = Pullup on BOOT_AD<9> (40ohm termination)
          0x4 = Pullup on BOOT_AD<10> (75ohm termination)

      - name: --
        bits: 7..3
        access: --
        reset: --
        typical: --
        description: Reserved.

      - name: NCTL
        bits: 2..0
        access: R/W
        reset: --
        typical: --
        description: |
          Boot bus NCTL. This controls the pull-down drive strength of the boot-bus drivers. Reset
          value is as follows:
          0x6 = No pullups (50ohm termination)
          0x7 = Pullup on BOOT_AD<9> (40ohm termination)
          0x4 = Pullup on BOOT_AD<10> (75ohm termination)


  - name: MIO_BOOT_PIN_DEFS
    title: MIO Boot Pin Defaults Register
    address: 0x11800000000C0
    bus: RSL
    description: |
      This register reflects the value of the BOOT_AD<31:0> pins, sampled when the internal reset
      signal first deasserts following a cold reset.
    fields:
      - name: --
        bits: 63..54
        access: --
        reset: --
        typical: --
        description: Reserved.

      - name: SMI_SUPPLY
        bits: 53..51
        access: RO
        reset: --
        typical: --
        description: |
          SMI power supply setting based on VDD_SMI_SUPPLY_SELECT pin:
          0x1 = 1.8V.
          0x2 = 2.5V.
          0x8 = 3.3V.
          else Reserved.

      - name: IO_SUPPLY
        bits: 50..48
        access: RO
        reset: --
        typical: --
        description: |
          I/O power supply setting based on VDD_IO_SUPPLY_SELECT pin:
          0x1 = 1.8V.
          0x2 = 2.5V.
          0x8 = 3.3V.
          else Reserved.

      - name: --
        bits: 47..33
        access: --
        reset: --
        typical: --
        description: Reserved.

      - name: VRM_DISABLE
        bits: 32
        access: RO
        reset: --
        typical: --
        description: VRM disabled

      - name: USER1
        bits: 31..19
        access: RO
        reset: --
        typical: --
        description: |
          BOOT_AD<31:19> latched during power up

      - name: DEVICE
        bits: 18..16
        access: RO
        reset: --
        typical: --
        description: |
          BOOT_AD<18:16> latched during power up. Indicates boot device:
          0 = Parallel NOR.
          1 = Reserved.
          2 = eMMC/SD.
          3 = Reserved.
          4 = SPI Boot (16-bit address).
          5 = SPI Boot (24-bit address).
          6 = SPI Boot (32-bit address).
          7 = Reserved.

      - name: ALE
        bits: 15
        access: RO
        reset: --
        typical: --
        description: Region 0 default ALE mode

      - name: WIDTH
        bits: 14
        access: RO
        reset: --
        typical: --
        description: Region 0 default bus width

      - name: USER13
        bits: 13
        access: RO
        reset: --
        typical: --
        description: BOOT_AD<13> latched during power up

      - name: DMACK_P1
        bits: 12
        access: RO
        reset: --
        typical: --
        description: BOOT_DMACK<1> default polarity

      - name: DMACK_P0
        bits: 11
        access: RO
        reset: --
        typical: --
        description: BOOT_DMACK<0> default polarity

      - name: TERM
        bits: 10..9
        access: RO
        reset: --
        typical: --
        description: |
          Selects default boot-bus driver termination.
          00 = full strength
          01 = 25ohm
          10 = 50ohm
          11 = 65ohm

      - name: USER0
        bits: 8..0
        access: RO
        reset: --
        typical: --
        description: |
          BOOT_AD<8:0> latched during power up


  - name: MIO_BOOT_BIST_STAT
    title: MIO Boot BIST Status Register
    address: 0x11800000000F8
    bus: RSL
    description: |
      The boot BIST status register contains the BIST status for the MIO boot memories: 0 = pass, 1
      = fail.
    attributes:
      dv_bist_all_fail_test: "ALL"
    fields:
      - name: --
        bits: 63..7
        access: --
        reset: --
        typical: --
        description: Reserved.

      - name: STAT
        bits: 6..0
        access: RO
        reset: 0x0
        typical: 0x0
        description: BIST status.


  - name: MIO_BOOT_DMA_CFG(0..1)
    title: MIO Boot DMA Configuration Registers for Engines 0-1
    address: 0x1180000000100 + a*0x8
    bus: RSL
    description: This is the DMA engine n configuration register (one register for each of two engines).
    fields:
      - name: EN
        bits: 63
        access: R/W/H
        reset: 0
        typical: --
        description: DMA engine 0-1 enable.

      - name: RW
        bits: 62
        access: R/W
        reset: 0
        typical: --
        description: DMA engine 0-1 R/W bit (0 = read, 1 = write).

      - name: CLR
        bits: 61
        access: R/W
        reset: 0
        typical: --
        description: DMA engine 0-1 clear EN on device terminated burst.

      - name: --
        bits: 60
        access: --
        reset: --
        typical: --
        description: Reserved.

      - name: SWAP32
        bits: 59
        access: R/W
        reset: 0
        typical: --
        description: DMA engine 0-1 32-bit swap.

      - name: SWAP16
        bits: 58
        access: R/W
        reset: 0
        typical: --
        description: DMA engine 0-1 16-bit swap.

      - name: SWAP8
        bits: 57
        access: R/W
        reset: 0
        typical: --
        description: DMA engine 0-1 8-bit swap.

      - name: ENDIAN
        bits: 56
        access: R/W
        reset: 0
        typical: --
        description: DMA engine 0-1 IOB endian mode (0 = big, 1 = little).

      - name: SIZE
        bits: 55..36
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          DMA engine 0-1 size. SIZE is specified in number of bus transfers, where one transfer is
          equal to the following number of bytes, dependent on MIO_BOOT_DMA_TIMn[WIDTH] and
          MIO_BOOT_DMA_TIMn[DDR]:
          WIDTH DDR  Transfer Size (bytes)
          0 0 2
          0 1 4
          1 0 4
          1 1 8

      - name: --
        bits: 35..0
        access: --
        reset: --
        typical: --
        description: Reserved.


  - name: MIO_BOOT_DMA_ADR(0..1)
    title: MIO Boot DMA Address Registers for Engines 0-1
    address: 0x1180000000110 + a*0x8
    bus: RSL
    description: This is the DMA engine n address register (one register for each of two engines).
    fields:
      - name: --
        bits: 63..42
        access: --
        reset: --
        typical: --
        description: Reserved.

      - name: ADR
        bits: 41..0
        access: R/W/H
        reset: 0x0
        typical: --
        description: |
          DMA engine 0-1 address. This value must be aligned to the bus width (i.e. 16-bit aligned
          if WIDTH=0, 32-bit aligned if WIDTH=1).


  - name: MIO_BOOT_DMA_TIM(0..1)
    title: MIO Boot DMA Timing Registers for Engines 0-1
    address: 0x1180000000120 + a*0x8
    bus: RSL
    description: This is the DMA engine n timing register (one register for each of two engines).
    fields:
      - name: DMACK_PI
        bits: 63
        access: R/W
        reset: 0
        typical: --
        description: |
          DMA acknowledgment polarity inversion. DMACK_PI inverts the assertion level of
          BOOT_DMACKn. The default polarity of BOOT_DMACK<1:0> is selected on the first deassertion
          of reset by the values on BOOT_AD<12:11>, where 0 specifies active high and 1 specifies
          active low. (See MIO_BOOT_PIN_DEFS for a read-only copy of the default polarity.)
          BOOT_AD<12:11> have internal pull-down resistors, so place a pull-up resistor on
          BOOT_AD<n+11> for active low default polarity on engine n. To interface with CF cards in
          True IDE Mode, either a pull-up resistor should be placed on BOOT_AD<n+11> OR the
          corresponding DMACK_PI[n] should be set.

      - name: DMARQ_PI
        bits: 62
        access: R/W
        reset: 0
        typical: --
        description: |
          DMA request polarity inversion. DMARQ_PI inverts the assertion level of BOOT_DMARQn. The
          default polarity of BOOT_DMARQ<1:0> is active high, so that setting the polarity inversion
          bits changes the polarity to active low. To interface with CF cards in True IDE Mode, the
          corresponding DMARQ_PI[n] should be clear.

      - name: TIM_MULT
        bits: 61..60
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Timing multiplier. This field specifies the timing multiplier for an engine. The timing
          multiplier applies to all timing parameters, except for DMARQ and RD_DLY, which simply
          count coprocessor-clock cycles. TIM_MULT is encoded as follows: 0x0 = 4x, 0x1 = 1x, 0x2 =
          2x, 0x3 = 8x.

      - name: RD_DLY
        bits: 59..57
        access: R/W
        reset: 0x0
        typical: --
        description: |
          Read sample delay. This field specifies the read sample delay in coprocessor-clock cycles
          for an engine. For read operations, the data bus is normally sampled on the same
          coprocessor-clock edge that drives BOOT_OE_L high (and also low in DDR mode). This
          parameter can delay that sampling edge by up to seven coprocessor-clock cycles.
          The number of coprocessor-clock cycles counted by the OE_A and DMACK_H + PAUSE timing
          parameters must be greater than RD_DLY.

      - name: DDR
        bits: 56
        access: R/W
        reset: 0
        typical: --
        description: DDR mode. If DDR is set, then WE_N must be less than WE_A.

      - name: WIDTH
        bits: 55
        access: R/W
        reset: 0
        typical: --
        description: Bus width (0 = 16 bits, 1 = 32 bits).

      - name: --
        bits: 54..48
        access: --
        reset: --
        typical: --
        description: Reserved.

      - name: PAUSE
        bits: 47..42
        access: R/W
        reset: 0x3f
        typical: --
        description: Pause count.

      - name: DMACK_H
        bits: 41..36
        access: R/W
        reset: 0x3f
        typical: --
        description: DMA acknowledgment hold count.

      - name: WE_N
        bits: 35..30
        access: R/W
        reset: 0x3f
        typical: --
        description: Write enable negated count.

      - name: WE_A
        bits: 29..24
        access: R/W
        reset: 0x3f
        typical: --
        description: Write enable asserted count.

      - name: OE_N
        bits: 23..18
        access: R/W
        reset: 0x3f
        typical: --
        description: Output enable negated count.

      - name: OE_A
        bits: 17..12
        access: R/W
        reset: 0x3f
        typical: --
        description: Output enable asserted count.

      - name: DMACK_S
        bits: 11..6
        access: R/W
        reset: 0x3f
        typical: --
        description: DMA acknowledgment setup count.

      - name: DMARQ
        bits: 5..0
        access: R/W
        reset: 0x3f
        typical: --
        description: DMA request count. (Must be non-zero.)


  - name: MIO_BOOT_DMA_INT(0..1)
    title: MIO Boot DMA Interrupt Registers for Engines 0-1
    address: 0x1180000000138 + a*0x8
    bus: RSL
    description: This is the DMA engine n interrupt register (one register for each of two engines).
    fields:
      - name: --
        bits: 63..2
        access: --
        reset: --
        typical: --
        description: Reserved.

      - name: DMARQ
        bits: 1
        access: RO/H
        reset: --
        typical: --
        description: |
          DMA engine DMARQ asserted interrupt. Throws MIO_BOOT_INTSN_E::MIO_BOOT_DMA(0..1)_DMARQ.

      - name: DONE
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: --
        description: |
          DMA engine request completion interrupt. Throws MIO_BOOT_INTSN_E::MIO_BOOT_DMA(0..1)_DONE.



