{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 25 17:21:44 2018 " "Info: Processing started: Wed Apr 25 17:21:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clock50 -c clock50 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clock50 -c clock50 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "a " "Info: Assuming node \"a\" is an undefined clock" {  } { { "clock50.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/clock50.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "a" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[25\] " "Info: Detected ripple clock \"my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[25\]\" as buffer" {  } { { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 171 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "a register my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[0\] register my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[25\] 252.33 MHz 3.963 ns Internal " "Info: Clock \"a\" has Internal fmax of 252.33 MHz between source register \"my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[0\]\" and destination register \"my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[25\]\" (period= 3.963 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.188 ns + Longest register register " "Info: + Longest register to register delay is 3.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[0\] 1 REG LCFF_X1_Y18_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N7; Fanout = 2; REG Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 171 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.414 ns) 0.739 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X1_Y18_N6 2 " "Info: 2: + IC(0.325 ns) + CELL(0.414 ns) = 0.739 ns; Loc. = LCCOMB_X1_Y18_N6; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[0] my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.810 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X1_Y18_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.810 ns; Loc. = LCCOMB_X1_Y18_N8; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita0~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.881 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X1_Y18_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.881 ns; Loc. = LCCOMB_X1_Y18_N10; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita1~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.952 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X1_Y18_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.952 ns; Loc. = LCCOMB_X1_Y18_N12; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita2~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.111 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X1_Y18_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.111 ns; Loc. = LCCOMB_X1_Y18_N14; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita3~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.182 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X1_Y18_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.182 ns; Loc. = LCCOMB_X1_Y18_N16; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita4~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.253 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X1_Y18_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.253 ns; Loc. = LCCOMB_X1_Y18_N18; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita5~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.324 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X1_Y18_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.324 ns; Loc. = LCCOMB_X1_Y18_N20; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita6~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 69 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.395 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X1_Y18_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.395 ns; Loc. = LCCOMB_X1_Y18_N22; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita7~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.466 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X1_Y18_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.466 ns; Loc. = LCCOMB_X1_Y18_N24; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita8~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.537 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X1_Y18_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.537 ns; Loc. = LCCOMB_X1_Y18_N26; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita9~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 84 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.608 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X1_Y18_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.608 ns; Loc. = LCCOMB_X1_Y18_N28; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita10~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.754 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X1_Y18_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 1.754 ns; Loc. = LCCOMB_X1_Y18_N30; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita11~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 94 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.825 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X1_Y17_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.825 ns; Loc. = LCCOMB_X1_Y17_N0; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita13~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita12~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.896 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X1_Y17_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.896 ns; Loc. = LCCOMB_X1_Y17_N2; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita14~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita13~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 104 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.967 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita15~COUT 17 COMB LCCOMB_X1_Y17_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.967 ns; Loc. = LCCOMB_X1_Y17_N4; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita15~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita14~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 109 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.038 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita16~COUT 18 COMB LCCOMB_X1_Y17_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.038 ns; Loc. = LCCOMB_X1_Y17_N6; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita16~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita15~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.109 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita17~COUT 19 COMB LCCOMB_X1_Y17_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.109 ns; Loc. = LCCOMB_X1_Y17_N8; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita17~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita16~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 119 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.180 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita18~COUT 20 COMB LCCOMB_X1_Y17_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.180 ns; Loc. = LCCOMB_X1_Y17_N10; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita18~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita17~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 124 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.251 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita19~COUT 21 COMB LCCOMB_X1_Y17_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.251 ns; Loc. = LCCOMB_X1_Y17_N12; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita19~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita18~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 129 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.410 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita20~COUT 22 COMB LCCOMB_X1_Y17_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.159 ns) = 2.410 ns; Loc. = LCCOMB_X1_Y17_N14; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita20~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita19~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 134 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.481 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita21~COUT 23 COMB LCCOMB_X1_Y17_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.481 ns; Loc. = LCCOMB_X1_Y17_N16; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita21~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita20~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 139 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.552 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita22~COUT 24 COMB LCCOMB_X1_Y17_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.552 ns; Loc. = LCCOMB_X1_Y17_N18; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita22~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita21~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 144 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.623 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita23~COUT 25 COMB LCCOMB_X1_Y17_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.623 ns; Loc. = LCCOMB_X1_Y17_N20; Fanout = 2; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita23~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita22~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 149 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.694 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita24~COUT 26 COMB LCCOMB_X1_Y17_N22 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.694 ns; Loc. = LCCOMB_X1_Y17_N22; Fanout = 1; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita24~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita23~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 154 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.104 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita25 27 COMB LCCOMB_X1_Y17_N24 1 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 3.104 ns; Loc. = LCCOMB_X1_Y17_N24; Fanout = 1; COMB Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|counter_comb_bita25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita24~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 159 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.188 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[25\] 28 REG LCFF_X1_Y17_N25 2 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 3.188 ns; Loc. = LCFF_X1_Y17_N25; Fanout = 2; REG Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita25 my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 171 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.863 ns ( 89.81 % ) " "Info: Total cell delay = 2.863 ns ( 89.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.325 ns ( 10.19 % ) " "Info: Total interconnect delay = 0.325 ns ( 10.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.188 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[0] my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita0~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita1~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita2~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita3~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita4~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita5~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita6~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita7~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita8~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita9~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita10~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita11~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita12~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita13~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita14~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita15~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita16~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita17~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita18~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita19~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita20~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita21~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita22~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita23~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita24~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita25 my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.188 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[0] {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita0~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita1~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita2~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita3~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita4~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita5~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita6~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita7~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita8~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita9~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita10~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita11~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita12~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita13~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita14~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita15~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita16~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita17~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita18~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita19~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita20~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita21~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita22~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita23~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita24~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita25 {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] {} } { 0.000ns 0.325ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.561 ns - Smallest " "Info: - Smallest clock skew is -0.561 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a destination 2.115 ns + Shortest register " "Info: + Shortest clock path from clock \"a\" to destination register is 2.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns a 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } } { "clock50.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/clock50.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.537 ns) 2.115 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[25\] 2 REG LCFF_X1_Y17_N25 2 " "Info: 2: + IC(0.579 ns) + CELL(0.537 ns) = 2.115 ns; Loc. = LCFF_X1_Y17_N25; Fanout = 2; REG Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { a my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 171 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 72.62 % ) " "Info: Total cell delay = 1.536 ns ( 72.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.579 ns ( 27.38 % ) " "Info: Total interconnect delay = 0.579 ns ( 27.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { a my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.115 ns" { a {} a~combout {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] {} } { 0.000ns 0.000ns 0.579ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a source 2.676 ns - Longest register " "Info: - Longest clock path from clock \"a\" to source register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns a 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } } { "clock50.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/clock50.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns a~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'a~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { a a~clkctrl } "NODE_NAME" } } { "clock50.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/clock50.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[0\] 3 REG LCFF_X1_Y18_N7 2 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X1_Y18_N7; Fanout = 2; REG Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { a~clkctrl my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 171 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { a a~clkctrl my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { a {} a~combout {} a~clkctrl {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { a my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.115 ns" { a {} a~combout {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] {} } { 0.000ns 0.000ns 0.579ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { a a~clkctrl my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { a {} a~combout {} a~clkctrl {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 171 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 171 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.188 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[0] my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita0~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita1~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita2~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita3~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita4~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita5~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita6~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita7~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita8~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita9~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita10~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita11~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita12~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita13~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita14~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita15~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita16~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita17~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita18~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita19~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita20~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita21~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita22~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita23~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita24~COUT my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita25 my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.188 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[0] {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita0~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita1~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita2~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita3~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita4~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita5~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita6~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita7~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita8~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita9~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita10~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita11~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita12~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita13~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita14~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita15~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita16~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita17~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita18~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita19~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita20~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita21~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita22~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita23~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita24~COUT {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|counter_comb_bita25 {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] {} } { 0.000ns 0.325ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { a my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.115 ns" { a {} a~combout {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] {} } { 0.000ns 0.000ns 0.579ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { a a~clkctrl my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { a {} a~combout {} a~clkctrl {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "a y y~reg0 8.284 ns register " "Info: tco from clock \"a\" to destination pin \"y\" through register \"y~reg0\" is 8.284 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a source 3.373 ns + Longest register " "Info: + Longest clock path from clock \"a\" to source register is 3.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns a 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } } { "clock50.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/clock50.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.787 ns) 2.365 ns my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[25\] 2 REG LCFF_X1_Y17_N25 2 " "Info: 2: + IC(0.579 ns) + CELL(0.787 ns) = 2.365 ns; Loc. = LCFF_X1_Y17_N25; Fanout = 2; REG Node = 'my_counter:clkdiv\|lpm_counter:lpm_counter_component\|cntr_cmh:auto_generated\|safe_q\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { a my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] } "NODE_NAME" } } { "db/cntr_cmh.tdf" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/db/cntr_cmh.tdf" 171 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.537 ns) 3.373 ns y~reg0 3 REG LCFF_X2_Y17_N9 2 " "Info: 3: + IC(0.471 ns) + CELL(0.537 ns) = 3.373 ns; Loc. = LCFF_X2_Y17_N9; Fanout = 2; REG Node = 'y~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] y~reg0 } "NODE_NAME" } } { "clock50.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/clock50.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 68.87 % ) " "Info: Total cell delay = 2.323 ns ( 68.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.050 ns ( 31.13 % ) " "Info: Total interconnect delay = 1.050 ns ( 31.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.373 ns" { a my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] y~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.373 ns" { a {} a~combout {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] {} y~reg0 {} } { 0.000ns 0.000ns 0.579ns 0.471ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "clock50.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/clock50.vhd" 25 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.661 ns + Longest register pin " "Info: + Longest register to pin delay is 4.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y~reg0 1 REG LCFF_X2_Y17_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y17_N9; Fanout = 2; REG Node = 'y~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y~reg0 } "NODE_NAME" } } { "clock50.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/clock50.vhd" 25 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.843 ns) + CELL(2.818 ns) 4.661 ns y 2 PIN PIN_AE4 0 " "Info: 2: + IC(1.843 ns) + CELL(2.818 ns) = 4.661 ns; Loc. = PIN_AE4; Fanout = 0; PIN Node = 'y'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.661 ns" { y~reg0 y } "NODE_NAME" } } { "clock50.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/clock50/clock50.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 60.46 % ) " "Info: Total cell delay = 2.818 ns ( 60.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.843 ns ( 39.54 % ) " "Info: Total interconnect delay = 1.843 ns ( 39.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.661 ns" { y~reg0 y } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.661 ns" { y~reg0 {} y {} } { 0.000ns 1.843ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.373 ns" { a my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] y~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.373 ns" { a {} a~combout {} my_counter:clkdiv|lpm_counter:lpm_counter_component|cntr_cmh:auto_generated|safe_q[25] {} y~reg0 {} } { 0.000ns 0.000ns 0.579ns 0.471ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.661 ns" { y~reg0 y } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.661 ns" { y~reg0 {} y {} } { 0.000ns 1.843ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 25 17:21:44 2018 " "Info: Processing ended: Wed Apr 25 17:21:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
