Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Apr  4 23:30:12 2020
| Host             : DESKTOP-I7MQFLR running 64-bit major release  (build 9200)
| Command          : report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
| Design           : Top_Student
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.270        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.196        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.007 |        3 |       --- |             --- |
| Slice Logic    |     0.064 |    25213 |       --- |             --- |
|   LUT as Logic |     0.062 |    18878 |     20800 |           90.76 |
|   CARRY4       |    <0.001 |      882 |      8150 |           10.82 |
|   Register     |    <0.001 |     1847 |     41600 |            4.44 |
|   F7/F8 Muxes  |    <0.001 |      372 |     32600 |            1.14 |
|   BUFG         |    <0.001 |        5 |        32 |           15.63 |
|   Others       |     0.000 |      261 |       --- |             --- |
| Signals        |     0.061 |    20957 |       --- |             --- |
| Block RAM      |     0.049 |     45.5 |        50 |           91.00 |
| I/O            |     0.016 |       56 |       106 |           52.83 |
| Static Power   |     0.074 |          |           |                 |
| Total          |     0.270 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.187 |       0.176 |      0.011 |
| Vccaux    |       1.800 |     0.013 |       0.001 |      0.013 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.004 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-----------+-----------------+
| Clock       | Domain    | Constraint (ns) |
+-------------+-----------+-----------------+
| sys_clk_pin | CLK100MHZ |            10.0 |
+-------------+-----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| Top_Student                                    |     0.196 |
|   AC1                                          |    <0.001 |
|   Clk12hz                                      |    <0.001 |
|   Clk3hz                                       |    <0.001 |
|   Clk96hz                                      |    <0.001 |
|   Clk_btn                                      |    <0.001 |
|   How_to_play                                  |     0.082 |
|     Ccar1                                      |     0.004 |
|       U0                                       |     0.004 |
|         inst_blk_mem_gen                       |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                         |     0.004 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|     Ccar2                                      |     0.004 |
|       U0                                       |     0.004 |
|         inst_blk_mem_gen                       |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                         |     0.004 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|     Ccar3                                      |     0.004 |
|       U0                                       |     0.004 |
|         inst_blk_mem_gen                       |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                         |     0.004 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|     Ctrack1                                    |     0.004 |
|       U0                                       |     0.004 |
|         inst_blk_mem_gen                       |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                         |     0.004 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|     Ctrack2                                    |     0.004 |
|       U0                                       |     0.004 |
|         inst_blk_mem_gen                       |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                         |     0.004 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|     Finish                                     |    <0.001 |
|     Game                                       |     0.010 |
|       Marking                                  |    <0.001 |
|       Moving_Road                              |    <0.001 |
|         pixel_data_reg[0]                      |    <0.001 |
|         pixel_data_reg[13]                     |    <0.001 |
|         pixel_data_reg[14]                     |    <0.001 |
|         pixel_data_reg[1]                      |    <0.001 |
|         pixel_data_reg[4]                      |    <0.001 |
|         pixel_data_reg[6]                      |    <0.001 |
|       Norm_Tree1                               |    <0.001 |
|       Norm_Tree2                               |    <0.001 |
|       Norm_Tree3                               |    <0.001 |
|       Norm_Tree4                               |    <0.001 |
|       Pine_tree1                               |    <0.001 |
|       Pine_tree2                               |    <0.001 |
|       Pine_tree3                               |    <0.001 |
|       Pine_tree4                               |    <0.001 |
|     Random_Car                                 |    <0.001 |
|     Ready_Set_Go                               |    <0.001 |
|     Self_driven_Car                            |     0.010 |
|       Self_Landscape                           |     0.010 |
|         Marking                                |    <0.001 |
|         Norm_Tree1                             |    <0.001 |
|         Norm_Tree2                             |    <0.001 |
|         Norm_Tree3                             |    <0.001 |
|         Norm_Tree4                             |    <0.001 |
|         Pine_tree1                             |    <0.001 |
|         Pine_tree2                             |    <0.001 |
|         Pine_tree3                             |    <0.001 |
|         Pine_tree4                             |    <0.001 |
|       Self_driven                              |    <0.001 |
|     car                                        |    <0.001 |
|     clk12hz                                    |    <0.001 |
|     clk1hz                                     |    <0.001 |
|     clk24hz                                    |    <0.001 |
|     clk48hz                                    |    <0.001 |
|     clk6hz                                     |    <0.001 |
|     firework                                   |     0.015 |
|       U0                                       |     0.015 |
|         inst_blk_mem_gen                       |     0.015 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.015 |
|             valid.cstr                         |     0.015 |
|               bindec_a.bindec_inst_a           |    <0.001 |
|               has_mux_a.A                      |     0.002 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[10].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[11].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[12].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[13].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[14].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[15].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[16].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[17].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[18].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[19].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[20].ram.r                |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[21].ram.r                |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[22].ram.r                |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[3].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[4].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[5].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[6].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[7].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[8].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[9].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|     gg1                                        |     0.004 |
|       U0                                       |     0.004 |
|         inst_blk_mem_gen                       |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                         |     0.004 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|     oppcar0_0                                  |    <0.001 |
|     oppcar1_0                                  |    <0.001 |
|     oppcar2_0                                  |    <0.001 |
|     title                                      |     0.004 |
|       U0                                       |     0.004 |
|         inst_blk_mem_gen                       |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                         |     0.004 |
|               has_mux_a.A                      |    <0.001 |
|               ramloop[0].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[2].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|   OLED1                                        |     0.040 |
|   Score                                        |     0.003 |
|   Winnning_Flash                               |    <0.001 |
|   clk381                                       |    <0.001 |
|   ninety_bar                                   |     0.028 |
|   nolabel_line33                               |    <0.001 |
|     dff1                                       |    <0.001 |
|     dff2                                       |     0.000 |
|     nolabel_line44                             |    <0.001 |
|   nolabel_line45                               |    <0.001 |
|     dff1                                       |     0.000 |
|     dff2                                       |     0.000 |
|     nolabel_line44                             |    <0.001 |
|   nolabel_line47                               |    <0.001 |
|     dff1                                       |     0.000 |
|     dff2                                       |     0.000 |
|     nolabel_line44                             |    <0.001 |
|   nolabel_line48                               |    <0.001 |
|     dff1                                       |     0.000 |
|     dff2                                       |     0.000 |
|     nolabel_line44                             |    <0.001 |
|   sc1                                          |    <0.001 |
|   sc20k                                        |    <0.001 |
|   seven_segment                                |     0.000 |
|   sixteen_bar                                  |     0.006 |
|   volume1                                      |    <0.001 |
+------------------------------------------------+-----------+


