
module IF_ID (clk,reset,flush,instruction1_IF,instruction2_IF,
               ,instruction1_ID,instruction2_ID);

parameter PCbitsize=11;

input clk,reset,flush;

input [PCbitsize-1:0] PC_adderOut;
input [31:0] instruction1,instruction2;

output logic[PCbitsize-1:0] PC_plusEight;
output logic [31:0] first_instruction, second_instruction; 



always_ff @(posedge clk) begin 
	if (reset == 1 | flush == 1) begin
		
		instruction1_ID <= 0;
		instruction2_ID <= 0; 
	end

	else begin
		instruction1_ID <= instruction1_IF;
		instruction2_ID <= instruction2_IF; 
	end 
	
end

endmodule
