timestamp 1700649561
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8_hvt l=l w=w a1=as p1=ps a2=ad p2=pd
port "output" 4 594 1136 688 1226 m1
port "input" 2 -62 1104 -6 1192 m1
port "vdd" 0 158 2140 252 2190 m1
port "vss" 1 182 -60 264 -10 m1
node "a_118_26#" 240 4.02677 118 26 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_118_164#" 240 0.840836 118 164 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30_26#" 821 206.121 30 26 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7820 528 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_190_164#" 821 172.857 190 164 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7820 528 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_118_302#" 240 0.446506 118 302 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_118_440#" 240 0.269129 118 440 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30_302#" 821 147.933 30 302 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7820 528 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_190_440#" 821 136.744 190 440 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7820 528 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_118_578#" 240 0.178054 118 578 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_118_716#" 240 0.12593 118 716 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30_578#" 821 141.92 30 578 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7820 528 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_190_716#" 821 138.713 190 716 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7820 528 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_118_854#" 240 0.0935507 118 854 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_118_992#" 240 0.0721413 118 992 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30_854#" 821 145.389 30 854 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7820 528 10212 536 0 0 0 0 0 0 0 0 0 0
node "output" 565 359.639 594 1136 m1 0 0 0 0 0 0 0 0 4872 284 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 55846 2542 0 0 0 0 0 0 0 0 0 0
equiv "output" "hgu_nfet_hvt_stack_in_delay_0.output_stack"
equiv "output" "hgu_pfet_hvt_stack_in_delay_0.output_stack"
node "a_84_1307#" 1292 46.2471 84 1307 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7820 528 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_172_1445#" 1292 44.0733 172 1445 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7820 528 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_84_1583#" 1292 43.6691 84 1583 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7820 528 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_172_1721#" 1292 43.7052 172 1721 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7820 528 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_84_1859#" 1292 50.201 84 1859 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7820 528 10212 536 0 0 0 0 0 0 0 0 0 0
node "input" 5055 1138.04 -62 1104 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103800 6608 0 0 5188 420 21136 1004 0 0 0 0 0 0 0 0 0 0
equiv "input" "hgu_nfet_hvt_stack_in_delay_0.input_stack"
equiv "input" "hgu_pfet_hvt_stack_in_delay_0.input_stack"
node "vdd" 7972 1991.26 158 2140 m1 0 0 0 0 502836 3048 0 0 76692 3674 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 149269 5412 11278 574 0 0 0 0 0 0 0 0 0 0
equiv "vdd" "hgu_pfet_hvt_stack_in_delay_0.vdd"
substrate "vss" 0 0 182 -60 m1 0 0 0 0 0 0 0 0 4872 284 151424 6032 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 232465 7508 9620 504 0 0 0 0 0 0 0 0 0 0
equiv "vss" "hgu_nfet_hvt_stack_in_delay_0.vss"
cap "a_118_578#" "input" 0.851759
cap "a_190_716#" "input" 17.3387
cap "a_84_1583#" "a_172_1445#" 70.3566
cap "a_84_1859#" "a_172_1721#" 70.3566
cap "a_84_1859#" "vdd" 191.181
cap "output" "a_118_992#" 2.2654
cap "a_190_716#" "a_118_854#" 2.2654
cap "a_30_302#" "input" 17.4796
cap "output" "a_172_1445#" 32.1838
cap "a_118_992#" "input" 4.12855
cap "a_30_578#" "vdd" 0.0650831
cap "a_172_1445#" "a_84_1307#" 70.3566
cap "a_172_1445#" "input" 11.8687
cap "a_30_578#" "a_30_854#" 31.6127
cap "a_118_716#" "input" 1.41684
cap "a_190_440#" "a_30_578#" 38.8042
cap "a_190_440#" "a_190_164#" 31.6127
cap "a_118_26#" "input" 0.214837
cap "a_118_302#" "input" 0.386021
cap "a_30_26#" "vdd" 0.0062293
cap "a_190_716#" "vdd" 0.0459572
cap "a_84_1583#" "a_84_1307#" 31.6127
cap "a_30_302#" "a_118_440#" 2.2654
cap "a_84_1583#" "input" 11.7071
cap "a_30_302#" "vdd" 0.0105975
cap "a_190_716#" "a_30_854#" 38.8042
cap "output" "a_84_1307#" 70.3566
cap "output" "input" 52.7527
cap "a_190_440#" "a_118_578#" 2.2654
cap "a_190_440#" "a_190_716#" 31.6127
cap "a_172_1721#" "a_172_1445#" 31.6127
cap "a_172_1445#" "vdd" 105.942
cap "input" "a_84_1307#" 35.5838
cap "a_118_164#" "input" 0.282373
cap "a_118_992#" "a_30_854#" 2.2654
cap "a_190_440#" "a_30_302#" 38.8042
cap "a_118_854#" "input" 2.53995
cap "a_30_578#" "a_118_578#" 2.2654
cap "a_30_578#" "a_190_716#" 38.8042
cap "a_30_26#" "a_190_164#" 38.8042
cap "a_30_578#" "a_30_302#" 31.6127
cap "a_30_302#" "a_190_164#" 38.8042
cap "a_172_1721#" "a_84_1583#" 70.3566
cap "a_84_1583#" "vdd" 111.411
cap "a_30_578#" "a_118_716#" 2.2654
cap "output" "a_172_1721#" 0.237865
cap "output" "vdd" 90.1052
cap "a_118_440#" "input" 0.555039
cap "vdd" "a_84_1307#" 110.897
cap "a_172_1721#" "input" 11.1577
cap "vdd" "input" 238.224
cap "output" "a_30_854#" 38.8042
cap "a_30_854#" "input" 39.7445
cap "a_30_302#" "a_30_26#" 31.6127
cap "a_190_440#" "output" 0.30155
cap "a_190_440#" "input" 17.3387
cap "a_30_854#" "a_118_854#" 2.2654
cap "a_84_1859#" "a_84_1583#" 31.6127
cap "a_118_302#" "a_190_164#" 2.2654
cap "a_84_1859#" "input" 11.1964
cap "a_190_716#" "a_118_716#" 2.2654
cap "a_30_578#" "input" 17.643
cap "output" "a_190_164#" 0.157662
cap "a_118_26#" "a_30_26#" 2.2654
cap "a_190_164#" "input" 17.3387
cap "a_118_164#" "a_190_164#" 2.2654
cap "a_172_1721#" "vdd" 141.61
cap "a_30_302#" "a_118_302#" 2.2654
cap "a_30_854#" "vdd" 4.13923
cap "a_190_440#" "a_118_440#" 2.2654
cap "a_190_440#" "vdd" 0.030253
cap "a_30_26#" "input" 17.4169
cap "output" "a_190_716#" 32.3179
cap "a_30_26#" "a_118_164#" 2.2654
device msubckt sky130_fd_pr__nfet_01v8 160 26 161 27 l=30 w=84 "vss" "input" 60 0 "a_118_26#" 84 1764,126 "vss" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 88 26 89 27 l=30 w=84 "vss" "input" 60 0 "a_30_26#" 84 4872,284 "a_118_26#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 160 164 161 165 l=30 w=84 "vss" "input" 60 0 "a_118_164#" 84 1764,126 "a_190_164#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 88 164 89 165 l=30 w=84 "vss" "input" 60 0 "a_30_26#" 84 4872,284 "a_118_164#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 160 302 161 303 l=30 w=84 "vss" "input" 60 0 "a_118_302#" 84 1764,126 "a_190_164#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 88 302 89 303 l=30 w=84 "vss" "input" 60 0 "a_30_302#" 84 4872,284 "a_118_302#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 160 440 161 441 l=30 w=84 "vss" "input" 60 0 "a_118_440#" 84 1764,126 "a_190_440#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 88 440 89 441 l=30 w=84 "vss" "input" 60 0 "a_30_302#" 84 4872,284 "a_118_440#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 160 578 161 579 l=30 w=84 "vss" "input" 60 0 "a_118_578#" 84 1764,126 "a_190_440#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 88 578 89 579 l=30 w=84 "vss" "input" 60 0 "a_30_578#" 84 4872,284 "a_118_578#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 160 716 161 717 l=30 w=84 "vss" "input" 60 0 "a_118_716#" 84 1764,126 "a_190_716#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 88 716 89 717 l=30 w=84 "vss" "input" 60 0 "a_30_578#" 84 4872,284 "a_118_716#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 160 854 161 855 l=30 w=84 "vss" "input" 60 0 "a_118_854#" 84 1764,126 "a_190_716#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 88 854 89 855 l=30 w=84 "vss" "input" 60 0 "a_30_854#" 84 4872,284 "a_118_854#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 160 992 161 993 l=30 w=84 "vss" "input" 60 0 "a_118_992#" 84 1764,126 "output" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 88 992 89 993 l=30 w=84 "vss" "input" 60 0 "a_30_854#" 84 4872,284 "a_118_992#" 84 1764,126
device msubckt sky130_fd_pr__pfet_01v8_hvt 142 1307 143 1308 l=30 w=84 "vdd" "input" 60 0 "a_84_1307#" 84 4872,284 "output" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 142 1445 143 1446 l=30 w=84 "vdd" "input" 60 0 "a_84_1307#" 84 4872,284 "a_172_1445#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 142 1583 143 1584 l=30 w=84 "vdd" "input" 60 0 "a_84_1583#" 84 4872,284 "a_172_1445#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 142 1721 143 1722 l=30 w=84 "vdd" "input" 60 0 "a_84_1583#" 84 4872,284 "a_172_1721#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 142 1859 143 1860 l=30 w=84 "vdd" "input" 60 0 "a_84_1859#" 84 4872,284 "a_172_1721#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 142 1997 143 1998 l=30 w=84 "vdd" "input" 60 0 "a_84_1859#" 84 4872,284 "vdd" 84 4872,284
