GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv'
Analyzing Verilog file '/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv'
WARN  (EX3073) : Port 'mem_la_read' remains unconnected for this instance("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
Compiling module 'main'("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":3)
Extracting RAM for identifier 'memory'("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":40)
Compiling module 'riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)'("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":81)
Extracting RAM for identifier 'cpuregs'("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":222)
WARN  (EX2420) : Latch inferred for net 'mem_la_wdata[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (EX3101) : 'mem_la_wdata' inside always_comb block does not represent combinational logic("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":909)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":911)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":940)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":941)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":990)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":991)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1001)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1009)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1010)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1013)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1024)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1064)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1065)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1066)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1073)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1082)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1087)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1095)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1100)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1101)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1202)
WARN  (EX3791) : Expression size 33 truncated to fit in target size 32("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1327)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1332)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1334)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1334)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1351)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1351)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1397)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1431)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1441)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1475)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1569)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1655)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1832)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1838)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1916)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1916)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1921)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1931)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1931)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1956)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1956)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1973)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1973)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":1557)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":74)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":56)
WARN  (EX2565) : Input 'pcpi_wr' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[31]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[30]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[29]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[28]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[27]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[26]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[25]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[24]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[23]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[22]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[21]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[20]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[19]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[18]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[17]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[16]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[15]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[14]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[13]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[12]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[11]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[10]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[9]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[8]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_rd[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_wait' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'pcpi_ready' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[31]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[30]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[29]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[28]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[27]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[26]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[25]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[24]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[23]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[22]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[21]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[20]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[19]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[18]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[17]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[16]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[15]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[14]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[13]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[12]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[11]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[10]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[9]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[8]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
WARN  (EX2565) : Input 'irq[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/main.sv":38)
NOTE  (EX0101) : Current top module is "main"
WARN  (EX0211) : The output port "pcpi_insn[31]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[30]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[29]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[28]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[27]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[26]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[25]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[24]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[23]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[22]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[21]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[20]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[19]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[18]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[17]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[16]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[15]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[14]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[13]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[12]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[11]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[10]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[9]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[8]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[7]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[6]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[5]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[4]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[3]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[2]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[1]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
WARN  (EX0211) : The output port "pcpi_insn[0]" of module "riscx32(ENABLE_COUNTERS=1'b0,ENABLE_COUNTERS64=1'b0,ENABLE_REGS_16_31=1'b0,ENABLE_REGS_DUALPORT=1'b0,TWO_STAGE_SHIFT=1'b0,COMPRESSED_ISA=1'b1)" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":130)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[31]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[30]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[29]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[28]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[27]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[26]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[25]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[24]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[23]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[22]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[21]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[20]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[19]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[18]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[17]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[16]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wdata[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wstrb[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wstrb[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wstrb[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_la_wstrb[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[31]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[30]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[29]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[28]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[27]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[26]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[25]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[24]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[23]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[22]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[21]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[20]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[19]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[18]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[17]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[16]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
WARN  (DI0003) : Latch inferred for net 'mem_rdata_word[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/riscx32.sv":457)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/impl/gwsynthesis/project.vg" completed
[100%] Generate report file "/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/impl/gwsynthesis/project_syn.rpt.html" completed
GowinSynthesis finish
