<div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 58.0px;"/><col style="width: 63.0px;"/><col style="width: 196.0px;"/><col style="width: 414.0px;"/><col style="width: 91.0px;"/><col style="width: 75.0px;"/><col style="width: 172.0px;"/><col style="width: 212.0px;"/><col style="width: 1054.0px;"/></colgroup><tbody><tr><td class="confluenceTd">Count</td><td class="confluenceTd">Env</td><td class="confluenceTd">Config</td><td class="confluenceTd">Config</td><td class="confluenceTd">Owner </td><td class="confluenceTd">Status</td><td class="confluenceTd">Comments</td><td class="confluenceTd">Signature</td><td class="confluenceTd">Path</td></tr><tr><td colspan="9" data-highlight-colour="#36b37e" class="confluenceTd">Fsys_RC # 99%</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" class="confluenceTd">Failing sims:6</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd">fsys</td><td class="confluenceTd">hw_cfg_7 </td><td class="confluenceTd">concerto_fullsys_test_chiaiu_random_stash_0</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[HBFAIL]</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_15_2248/debug/fsys/hw_cfg_7/run/concerto_fullsys_test_chiaiu_random_stash_0/vcs.log</td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd">fsys</td><td class="confluenceTd">hw_cfg_44</td><td class="confluenceTd">concerto_fullsys_test_ace_random_all_ops_3</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">M_CMT_REQ have mismatched</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_15_2248/debug/fsys/hw_cfg_44/run/concerto_fullsys_test_ace_random_all_ops_3/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">fsys</td><td class="confluenceTd">hw_cfg_7</td><td class="confluenceTd">concerto_fullsys_test_aiu_random_all_ops_0</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">bin was hit for coverpoint values=&lt;0,146&gt;. The bin counter for the bin '\/dmi2_smi_agent_.....</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_15_2248/debug/fsys/hw_cfg_7/run/concerto_fullsys_test_aiu_random_all_ops_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">fsys</td><td class="confluenceTd">hw_cfg_14</td><td class="confluenceTd">concerto_fullsys_test_chiaiu_random_nondata_0</td><td class="confluenceTd"><p>Abdelkader</p><p>Satya</p></td><td data-highlight-colour="#ffe380" class="confluenceTd">ongoing</td><td class="confluenceTd"><div class="content-wrapper"><p>collision between MakeInv and MRD_Unic_Clean.</p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-7525" >
                <a href="https://arterisip.atlassian.net/browse/CONC-7525?src=confmacro" class="jira-issue-key">CONC-7525</a>
                            </span>
</p></div></td><td class="confluenceTd">for this cache hit is already in RTT. This should not be possible.</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_15_2248/debug/fsys/hw_cfg_14/run/concerto_fullsys_test_chiaiu_random_nondata_0/vcs.log</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" class="confluenceTd">Did Not Run: 2</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">fsys</td><td class="confluenceTd">hw_config_3                       </td><td class="confluenceTd">aiu_random_all_ops_long                       </td><td class="confluenceTd"><p>Chien</p><p>Abdelkader</p><p>Hema</p></td><td data-highlight-colour="#36b37e" class="confluenceTd">fixed</td><td class="confluenceTd">fixed in RC3</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">fsys</td><td class="confluenceTd">hw_cfg_38                         </td><td class="confluenceTd">aiu_random_all_ops_long                       </td><td class="confluenceTd"><p>Chien</p><p>Abdelkader</p><p>Hema</p></td><td data-highlight-colour="#36b37e" class="confluenceTd">fixed</td><td class="confluenceTd">fixed in RC3</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="9" data-highlight-colour="#36b37e" class="confluenceTd">DMI # 98%</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" class="confluenceTd">Failing sims: 57</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">23</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config5</td><td class="confluenceTd">dmi_test_dtwMrgMrd_only_0_3</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[dmi0:processRbReq] smi_rbid :0 matching Rbid Inflight CCMP protocol violation</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/dmi/config5/run/dmi_test_dtwMrgMrd_only_0_2/vcs.log</td></tr><tr><td class="confluenceTd">10</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config4</td><td class="confluenceTd">dmi_test_dmi_trans_actv_high_csr_test_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[dmi_trans_actv_test] TransActv is not correct TransActv 0 rtt_q size 1 wtt_q size 0</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/dmi/config4/run/dmi_test_dmi_trans_actv_high_csr_test_0/vcs.log</td></tr><tr><td class="confluenceTd">7</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config2</td><td class="confluenceTd">dmi_test_dtwMrgMrd_only_0_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[dmi0:processArChnl] Cache Addr matching AXI araddr not found in rtt queue</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/dmi/config2/run/dmi_test_dtwMrgMrd_only_0_0/vcs.log</td></tr><tr><td class="confluenceTd">4</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config7_snps0</td><td class="confluenceTd"> dmi_test_random__data_intervention_4</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[DMI BASE_TEST] wtt_q not  empty</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/dmi/config7_snps0/run/dmi_test_random__data_intervention_3/vcs.log</td></tr><tr><td class="confluenceTd">4</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config3</td><td class="confluenceTd">dmi_test_dtwMrgMrd_only_0_4</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[dmi0:processDtwRsp] for DtwMrgMrd DTR_rsp should be received before sending the DTW_rsp</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/dmi/config3/run/dmi_test_dtwMrgMrd_only_0_3/vcs.log</td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config3</td><td class="confluenceTd">dmi_test_dtwMrgMrd_only_2</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[dmi0:processRbuseReq]  RBusereq for rbid :b matching  multiple outstanding rbreq</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/dmi/config3/run/dmi_test_dtwMrgMrd_only_1/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config4</td><td class="confluenceTd">dmi_test_dtwMrgMrd_only_0_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[dmi0:processDtwRsp] Prtiority for smi_qos :0 Exp :7 Recd :3</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/dmi/config4/run/dmi_test_dtwMrgMrd_only_0_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config5</td><td class="confluenceTd">dmi_test_reuse_addr_ncrd_3</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[dmi0:write_ccp_ctrl_chnl] replay_q addr not matching with ccp packet</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/dmi/config5/run/dmi_test_reuse_addr_ncrd_2/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config7</td><td class="confluenceTd">dmi_test_dtwMrgMrd_only_0_4</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[dmi0:processCacheWr]  Above packet has no matching DTW</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/dmi/config7/run/dmi_test_dtwMrgMrd_only_0_3/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config7</td><td class="confluenceTd">dmi_test_random_warmp2_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">UVM timeout Elapsed time: 1:44:34</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/dmi/config7/run/dmi_test_random_warmp2_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config7</td><td class="confluenceTd">dmi_test_random__data_intervention_8</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[dmi0:processRbuseReq] Prtiority for smi_qos :10 Exp :10 Recd :1</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/dmi/config7/run/dmi_test_random__data_intervention_7/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config8</td><td class="confluenceTd">dmi_test_random_scp4_8</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[dmi0 SCB ERROR] read txn came on SP ctrl channel before the above old write transaction</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/dmi/config8/run/dmi_test_random_scp4_7/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config5</td><td class="confluenceTd">dmi_test_dtwMrgMrd_only_0_5</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[dmi0:processDtwRsp] smi_rmsg_id matching  multiple outstanding requests dtw wtt_q :2 rtt_q :0</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/dmi/config5/run/dmi_test_dtwMrgMrd_only_0_4/vcs.log</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" class="confluenceTd">Did Not Run: 4</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config3                               </td><td class="confluenceTd">resiliency_trans_prot_fault_ecc_hdr_corr_err               </td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config4                               </td><td class="confluenceTd">random_atomic_with_All                                     </td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config6                               </td><td class="confluenceTd">random_scp4                                                </td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">dmi</td><td class="confluenceTd">config8                               </td><td class="confluenceTd">random_scp4                                                </td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="9" data-highlight-colour="#36b37e" class="confluenceTd">IOAIU # 96%</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" class="confluenceTd">Failing sims: 249</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">219</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_22</td><td class="confluenceTd">bring_up_test_bring_up_test_350</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[FATAL] FAIL</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/ioaiu/hw_cfg_22/run/bring_up_test_bring_up_test_349/vcs.log</td></tr><tr><td class="confluenceTd">8</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_2_ioc_err </td><td class="confluenceTd">bring_up_test_csr_no_addr_hit_in_addr_map_test_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[FATAL] None of the targets are mapped to DMI or DII, Address:0x9c5aa6857dfa</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_csr_no_addr_hit_in_addr_map_test_0/vcs.log</td></tr><tr><td class="confluenceTd">4</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_2_ioc_err</td><td class="confluenceTd">bring_up_test_wrong_target_id_on_UPDrsp_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[HBFAIL] Heart Beat Failure Objection:</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_wrong_target_id_on_UPDrsp_0/vcs.log</td></tr><tr><td class="confluenceTd">4</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_7_all_ecc</td><td class="confluenceTd">resiliency_unitduplication_test_resiliency_unitduplic</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[fault_injector_checker] cerr_counter is reached to maximum but not stayed stable as counter va</td><td class="confluenceTd">lue Act:0, Exp:511              /scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/ioaiu/hw_cfg_7_all_ecc/run/resiliency_unitduplication_test_resiliency_unitduplication_0/vcs.log</td></tr><tr><td class="confluenceTd">3</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_2_ioc_err</td><td class="confluenceTd">bring_up_test_csr_uuedr_MemErrDetEn_uncorr_CCP_Tag_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[ncaiu0 SCB] Found no corresponding write address channel transactions for the above ACE write</td><td class="confluenceTd">response packet in advanc.....  /scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_csr_uuedr_MemErrDetEn_uncorr_CCP_Tag_0/vcs.log</td></tr><tr><td class="confluenceTd">3</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_2_ioc_err</td><td class="confluenceTd">bring_up_test_csr_cecr_ErrInt_corr_OTT_Data_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[CSR Ralgen Base Seq] Timeout! Polling ErrCount, poll_till=0xa fieldVal=0xb</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_csr_cecr_ErrInt_corr_OTT_Data_0/vcs.log</td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_2_ioc_err</td><td class="confluenceTd">bring_up_test_csr_addr_region_overlap_test_read_req_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[FATAL] Address:0x9de99cbc9840 maps to multiple memory regions</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_csr_addr_region_overlap_test_read_req_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">config_ace</td><td class="confluenceTd">bring_up_test_ace_rd_wr_snp_stress_13</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[SYSTEM BFM] TB Error: Unsupported Start State received in getEndStateForACE for CmdReq:eCmdWrU</td><td class="confluenceTd">nqFull Start_state: SysBf.....  /scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/ioaiu/config_ace/run/bring_up_test_ace_rd_wr_snp_stress_12/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_2_ioc_err</td><td class="confluenceTd">bring_up_test_csr_cecr_ErrInt_corr_CCP_Tag_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[CSR Ralgen Base Seq] Timeout! Polling ErrVld, poll_till=0x1 fieldVal=0x0</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_csr_cecr_ErrInt_corr_CCP_Tag_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_2_ioc_err</td><td class="confluenceTd">bring_up_test_csr_uuecr_sw_write_ott_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[ncaiu0 SCB2] ACE read data response is wrong. should be OKAY and received: SLVERR. OutstTxn #3</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_csr_uuecr_sw_write_ott_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_2_ioc_err</td><td class="confluenceTd">bring_up_test_csr_uuecr_sw_write_tag_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[ncaiu0 SCB] Cannot find a corresponding transaction for the above ACE read data packet in adva</td><td class="confluenceTd">nce copy                        /scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_csr_uuecr_sw_write_tag_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_2_ioc_err</td><td class="confluenceTd">bring_up_test_random_dtrreq_cmstatus_with_data_error_</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[ncaiu0 SCB] 1 ACE read data rresp field returned an SLVERR message which is not expected</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_random_dtrreq_cmstatus_with_data_error_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">ioaiu</td><td class="confluenceTd">hw_cfg_2_ioc_err</td><td class="confluenceTd">bring_up_test_random_dtrreq_cmstatus_with_non_data_er</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">(SIGSEGV) Bad handle or reference.</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/ioaiu/hw_cfg_2_ioc_err/run/bring_up_test_random_dtrreq_cmstatus_with_non_data_error_0/vcs.log</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" class="confluenceTd">Did Not Run:0</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="9" data-highlight-colour="#36b37e" class="confluenceTd">CHIAIU# 99%</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" class="confluenceTd">Failing sims: 21</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">3</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_config_two</td><td class="confluenceTd">chi_aiu_bringup_test_random_dbad_on_DTRreq_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[CHI-AIU0 SCB ERROR] CHI srsp packet mismatch. Expected:</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/chi_aiu/hw_config_two/run/chi_aiu_bringup_test_random_dbad_on_DTRreq_0/vcs.log</td></tr><tr><td class="confluenceTd">3</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_cfg_7_all_ecc</td><td class="confluenceTd">chi_aiu_bringup_test_wrong_target_id_on_DTRreq_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[assert_error] caiu0 tx_dp_2 caiu0 smi_msg_ready not asserted while smi_msg_valid is asserted t</td><td class="confluenceTd">imeout (15000 cycles)           /scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/chi_aiu/hw_cfg_7_all_ecc/run/chi_aiu_bringup_test_wrong_target_id_on_DTRreq_0/vcs.log</td></tr><tr><td class="confluenceTd">3</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_cfg_7_all_parity</td><td class="confluenceTd">chi_aiu_bringup_test_wrong_target_id_on_DTRreq_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[assert_error] caiu0 tx_dp_2 caiu0 smi_dp_ready not asserted while smi_dp_valid is asserted tim</td><td class="confluenceTd">eout (      15000 cycles)       /scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/chi_aiu/hw_cfg_7_all_parity/run/chi_aiu_bringup_test_wrong_target_id_on_DTRreq_0/vcs.log</td></tr><tr><td class="confluenceTd">3</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_config_two</td><td class="confluenceTd">chi_aiu_bringup_test_wrong_target_id_on_DTRrsp_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[assert_error] caiu0 tx_ndp_0 caiu0 smi_msg_ready not asserted while smi_msg_valid is asserted</td><td class="confluenceTd">timeout (15000 cycles)          /scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/chi_aiu/hw_config_two/run/chi_aiu_bringup_test_wrong_target_id_on_DTRrsp_0/vcs.log</td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_cfg_7_all_parity</td><td class="confluenceTd">chi_aiu_bringup_test_random_dbad_on_DTRreq_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[CHI-AIU0 SCB ERROR] resperr != 2'b10 for bad data in DTRreq, Data = 90dc3a345f86691956ab62e4ec</td><td class="confluenceTd">7f2479                          /scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/chi_aiu/hw_cfg_7_all_parity/run/chi_aiu_bringup_test_random_dbad_on_DTRreq_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_cfg_20</td><td class="confluenceTd">chi_aiu_bringup_test_random_unmapped_add_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[CHI-AIU0 SCB ERROR] Couldn't match RDATA txn to any pending txn. # of matches: 0x0</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/chi_aiu/hw_cfg_20/run/chi_aiu_bringup_test_random_unmapped_add_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_cfg_20</td><td class="confluenceTd">chi_aiu_qchannel_test_chi_aiu_qchannel_multiple_request_test_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[caiu0:print_m_ott_q] Command queue is not empty when rtl asserted QACCEPTn</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/chi_aiu/hw_cfg_20/run/chi_aiu_qchannel_test_chi_aiu_qchannel_multiple_request_test_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">config256bit</td><td class="confluenceTd">chi_aiu_bringup_test_default_knobs_195</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">UVM timeout Elapsed time: 0:01:57</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/chi_aiu/config256bit/run/chi_aiu_bringup_test_default_knobs_194/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_cfg_7_all_ecc</td><td class="confluenceTd">chi_aiu_bringup_test_random_dbad_on_DTRreq_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[CHI-AIU0 SCB ERROR] resperr != 2'b10 for bad data in DTRreq, Data = e9ffcbdb0e8a3cbc2798cdbf58</td><td class="confluenceTd">a238a3                          /scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/chi_aiu/hw_cfg_7_all_ecc/run/chi_aiu_bringup_test_random_dbad_on_DTRreq_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_cfg_7_all_ecc</td><td class="confluenceTd">chi_aiu_bringup_test_csr_addr_region_overlap_test_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[CSR Ralgen Base Seq] Timeout! Polling ErrVld, poll_till=0x1 fieldVal=0x0</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/chi_aiu/hw_cfg_7_all_ecc/run/chi_aiu_bringup_test_csr_addr_region_overlap_test_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_cfg_7_all_parity</td><td class="confluenceTd">chi_aiu_bringup_test_random_unmapped_add_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">UVM timeout Elapsed time: 0:06:46</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/chi_aiu/hw_cfg_7_all_parity/run/chi_aiu_bringup_test_random_unmapped_add_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">chi_aiu</td><td class="confluenceTd">hw_cfg_20</td><td class="confluenceTd">chi_aiu_bringup_test_csr_addr_region_overlap_test_1</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">UVM timeout Elapsed time: 0:01:47</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/chi_aiu/hw_cfg_20/run/chi_aiu_bringup_test_csr_addr_region_overlap_test_0/vcs.log</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" class="confluenceTd">Did Not Run:0</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td colspan="9" data-highlight-colour="#36b37e" class="confluenceTd">DCE # 97%</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" class="confluenceTd">Failing sims:118</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">97</td><td class="confluenceTd">dce</td><td class="confluenceTd">hw_cfg_41</td><td class="confluenceTd">dce_bringup_test_cmdreq_no_addrconflict_6</td><td class="confluenceTd"><br/></td><td class="confluenceTd">Fixed </td><td class="confluenceTd">Fixed this in RC3</td><td class="confluenceTd">[CSR Ralgen Base Seq] Timeout! Polling TransActv, poll_till=0x0 fieldVal=0x1</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/dce/hw_cfg_41/run/dce_bringup_test_cmdreq_no_addrconflict_5/vcs.log</td></tr><tr><td class="confluenceTd">16</td><td class="confluenceTd">dce</td><td class="confluenceTd">hw_cfg_3                              </td><td class="confluenceTd">dce_bringup_test_wr_stash_SNPrsp_data_error_4</td><td class="confluenceTd"><br/></td><td class="confluenceTd">Fixed </td><td class="confluenceTd">Fixed this in RC3</td><td class="confluenceTd">[do_compare] Above fields of smi_seq_item have mismatched for '{m_leaf_name:&quot;strreq_pkt&quot;, m_ins</td><td class="confluenceTd">t_id:32'h000017a3, use_uv.....  /scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/dce/hw_cfg_3/run/dce_bringup_test_wr_stash_SNPrsp_data_error_3/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">dce</td><td class="confluenceTd">hw_cfg_3                              </td><td class="confluenceTd">dce_bringup_test_allocops_w_updreqs_addrconflict_8</td><td class="confluenceTd">Hema</td><td class="confluenceTd">Fixed</td><td class="confluenceTd">TB dm_model fix was checked in on 03-17-21</td><td class="confluenceTd">[TAG SF] TB_Error unexpected call to pop from VB0 into recall flop when recall flop is not empt</td><td class="confluenceTd">y:  sf_type:TAGFILTER id:.....  /scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/dce/hw_cfg_3/run/dce_bringup_test_allocops_w_updreqs_addrconflict_7/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">dce</td><td class="confluenceTd">hw_cfg_7</td><td class="confluenceTd">dce_bringup_test_cmdreq_updreq_w_silent_78</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">[DCE SCB] @{ACT}: Received unexpected DM_CMT_REQ pkt: @ 33159.220 ns: access:DM_CMT_REQ cc:5297</td><td class="confluenceTd">0 attid:0x0 addr:44'hd98b.....  /scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/dce/hw_cfg_7/run/dce_bringup_test_cmdreq_updreq_w_silent_77/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">dce</td><td class="confluenceTd">hw_cfg_7</td><td class="confluenceTd">dce_bringup_test_allocops_w_updreqs_noaddrconflict_6</td><td class="confluenceTd"><br/></td><td class="confluenceTd">Fixed</td><td class="confluenceTd">Fixed this in RC3</td><td class="confluenceTd">[DCE CONTAINER] add: addr:0x1ce94b7b53c0 already present in outstanding addrq for agent:0</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/dce/hw_cfg_7/run/dce_bringup_test_allocops_w_updreqs_noaddrconflict_5/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">dce</td><td class="confluenceTd">hw_cfg_7</td><td class="confluenceTd">dce_bringup_test_csr_dirucecr_noDetEn_1</td><td class="confluenceTd">Hema</td><td class="confluenceTd">Fixed</td><td class="confluenceTd">TB issue. +error_test plusarg in test was missing. </td><td class="confluenceTd">Runsim signature error parse no results</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/dce/hw_cfg_7/run/dce_bringup_test_csr_dirucecr_noDetEn_0/vcs.log</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">dce</td><td class="confluenceTd">hw_cfg_40</td><td class="confluenceTd">dce_bringup_test_cmdreq_updreq_w_silent_69</td><td class="confluenceTd">Hema</td><td class="confluenceTd">Ongoing</td><td class="confluenceTd">Cannot reproduce. </td><td class="confluenceTd">[do_compare] Above fields of DM_LKP_RSP have mismatched</td><td class="confluenceTd">/scratch/dv_reg/regr_ncore3.0.1/regression/2021_03_16_1618/debug/dce/hw_cfg_40/run/dce_bringup_test_cmdreq_updreq_w_silent_68/vcs.log</td></tr><tr><td colspan="3" data-highlight-colour="#de350b" class="confluenceTd">Did Not Run: 13</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">8</td><td class="confluenceTd">dce</td><td class="confluenceTd">hw_cfg_3                              </td><td class="confluenceTd">reads_w_slow_dmi_rsp                                       </td><td class="confluenceTd">Chien</td><td class="confluenceTd">Ongoing</td><td class="confluenceTd"><div class="content-wrapper"><p>One of the test passed. Will try to get a failure to debug.</p><p><a class="confluence-userlink user-mention" data-account-id="624b381845ece00069cca8cb" href="https://arterisip.atlassian.net/wiki/people/624b381845ece00069cca8cb?ref=confluence" target="_blank" data-linked-resource-id="791056" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Chien Chen</a>I reduced the delay on the dmi_rsp port, and reduced num_itr of the tests and all tests passed.</p><p><br/></p></div></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">5</td><td class="confluenceTd">dce</td><td class="confluenceTd">hw_cfg_20                             </td><td class="confluenceTd">csr_timeout_error_test                                     </td><td class="confluenceTd">Hema</td><td class="confluenceTd"><br/></td><td class="confluenceTd">Please see my comments for RC3. Test case needs to handle empty queue.</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr></tbody></table></div>