[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920272 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920272 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920272 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13102565 heartbeat IPC: 0.9821 cumulative IPC: 0.9821 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22162431 heartbeat IPC: 1.104 cumulative IPC: 1.039 (Simulation time: 00 hr 03 min 05 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29993404 heartbeat IPC: 1.277 cumulative IPC: 1.108 (Simulation time: 00 hr 04 min 09 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 36055120 cumulative IPC: 1.109 (Simulation time: 00 hr 05 min 03 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 36055120 cumulative IPC: 1.109 (Simulation time: 00 hr 05 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.109 instructions: 40000000 cycles: 36055120
CPU 0 Branch Prediction Accuracy: 94.23% MPKI: 12.83 Average ROB Occupancy at Mispredict: 38.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 10.04
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331522 HIT:     329975 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331522 HIT:     329975 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 329.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875313 HIT:     832085 MISS:      43228 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711693 HIT:     679627 MISS:      32066 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43551 HIT:      35527 MISS:       8024 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116852 HIT:     116748 MISS:        104 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3217 HIT:        183 MISS:       3034 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 65.36 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4530525 HIT:    4117068 MISS:     413457 MSHR_MERGE:     106791
cpu0->cpu0_L1I LOAD         ACCESS:    4530525 HIT:    4117068 MISS:     413457 MSHR_MERGE:     106791
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.045 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14323148 HIT:   13711667 MISS:     611481 MSHR_MERGE:     159686
cpu0->cpu0_L1D LOAD         ACCESS:    7986035 HIT:    7493388 MISS:     492647 MSHR_MERGE:      87620
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6333649 HIT:    6218039 MISS:     115610 MSHR_MERGE:      72059
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3464 HIT:        240 MISS:       3224 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.77 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3970850 HIT:    3871031 MISS:      99819 MSHR_MERGE:      62743
cpu0->cpu0_ITLB LOAD         ACCESS:    3970850 HIT:    3871031 MISS:      99819 MSHR_MERGE:      62743
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.858 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13589508 HIT:   13212620 MISS:     376888 MSHR_MERGE:      82442
cpu0->cpu0_DTLB LOAD         ACCESS:   13589508 HIT:   13212620 MISS:     376888 MSHR_MERGE:      82442
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.629 cycles
cpu0->LLC TOTAL        ACCESS:      57087 HIT:      41465 MISS:      15622 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32066 HIT:      23372 MISS:       8694 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8024 HIT:       5208 MISS:       2816 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      13963 HIT:      11274 MISS:       2689 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3034 HIT:       1611 MISS:       1423 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 140.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        690
  ROW_BUFFER_MISS:      12243
  AVG DBUS CONGESTED CYCLE: 16.24
Channel 0 WQ ROW_BUFFER_HIT:        375
  ROW_BUFFER_MISS:       2251
  FULL:          0
Channel 0 REFRESHES ISSUED:       3004
