<?xml version="1.0" encoding="UTF-8" standalone="no" ?><toolSetting xmlns="http://actel.com/sweng/afi" component="top" xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1"><device VendorTechnology_Die="IS4X2M1LPLV" VendorTechnology_DieVoltage="1.2" VendorTechnology_Family="IGLOO" VendorTechnology_Package="qn132" VendorTechnology_Speed="STD"><advancedoptions IO_DEFT_STD="LVCMOS 1.2V" OPCONR="COM" RESTRICTPROBEPINS="1" TEMPR="COM" VCCI_1.2_VOLTR="COM" VCCI_1.5_VOLTR="COM" VCCI_1.8_VOLTR="COM" VCCI_2.5_VOLTR="COM" VCCI_3.3_VOLTR="COM" VOLTR="COM"/></device><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VIEWDRAWCONFIGURATOR" library="Tool" name="ViewDraw" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SYNTHESIZE_PS" library="Tool" name="Precision" state="0" vendor="Mentor" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SYNTHESIZE" library="Tool" name="Synthesize" state="6" vendor="Synopsys" version="1.0.102"><configuration><spirit:hwParameter spirit:name="LANGUAGE_SYSTEM_VLOG">false</spirit:hwParameter><spirit:hwParameter spirit:name="LANGUAGE_VERILOG_2001">false</spirit:hwParameter><spirit:hwParameter spirit:name="LANGUAGE_VHDL_2008">true</spirit:hwParameter></configuration><input_files><file><path>component\work\uart\uart.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1380682327</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\uart\uart_0\rtl\vhdl\core_obfuscated\Clock_gen.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1380682327</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\uart\uart_0\rtl\vhdl\core_obfuscated\components.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1380682327</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\uart\uart_0\rtl\vhdl\core_obfuscated\CoreUART.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1380682327</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\uart\uart_0\rtl\vhdl\core_obfuscated\fifo_256x8_igloo.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1380682327</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\uart\uart_0\rtl\vhdl\core_obfuscated\Rx_async.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1380682327</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\uart\uart_0\rtl\vhdl\core_obfuscated\Tx_async.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1380682327</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\char_rom.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1381100332</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\display.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1381076735</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\i2c.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1392174033</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\OLED_driver.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1379907034</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\top.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1381086835</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\display_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1381075179</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\top_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1381111102</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files><file><path>synthesis\top.edn</path><type>EDN</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1381111102</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></output_files><report_files><file><path>synthesis\synplify.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\top.srr</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\top.areasrr</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\run_options.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SOFTWAREIDE" library="Tool" name="SoftwareIDE" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SMARTDESIGNCONFIGURATOR" library="Tool" name="SmartDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="false" internal_name="SIM_PRESYNTH" library="Tool" name="RTLSimulation" state="7" vendor="Actel" version="1.0.100"><configuration/><input_files><file><path>hdl\i2c.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1379638508</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\OLED_driver.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1379123233</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\top.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1379638663</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\FIFO\FIFO.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1379134301</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="false" internal_name="SIM_POSTSYNTH" library="Tool" name="PostSynthesisSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files><file><path>synthesis\top.vhd</path><type>HDL</type><fileset>ANY_SIMULATION_FILESET</fileset><local>true</local><used>true</used><selectable>false</selectable><timestamp>1379725395</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>stimulus\test.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1379642830</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SDTB" library="Tool" name="SDTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="HDLTB" library="Tool" name="HDLTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="HDLEDITOR" library="Tool" name="HDL" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="FIRMWARECONFIGURATOR" library="Tool" name="FirmwareView" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITTIMING_PRESYNTH" library="Tool" name="TimingConstraints" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITIO_PRESYNTH" library="Tool" name="IOEditor" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="COMPILE" library="Tool" name="DesCompile" state="6" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="MERGEPDC">true</spirit:hwParameter><spirit:hwParameter spirit:name="MERGESDC">true</spirit:hwParameter></configuration><input_files><file><path>synthesis\top.edn</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1381111102</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\top_sdc.sdc</path><type>SDC_SYN</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1381111102</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files><file><path>designer\impl1\top.adb</path><type>ADB</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>1381111289</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></output_files><report_files><file><path>designer\impl1\top_compile_log.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_compile_report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PLACEROUTE" library="Tool" name="DesLayout" state="6" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="INCRPLACEANDROUTE">false</spirit:hwParameter><spirit:hwParameter spirit:name="TDPR">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files><file><path>designer\impl1\top_placeroute_log.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_place_and_route_report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_globalnet_report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_globalusage_report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_iobank_report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTSDF" library="Tool" name="BackAnnotation" state="11" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="false" internal_name="SIM_POSTLAYOUT" library="Tool" name="BackAnnotatedSimulation" state="11" vendor="Actel" version="1.0.100"><configuration/><input_files><file><path>designer\impl1\top_ba.vhd</path><type>HDL</type><fileset>ANY_SIMULATION_FILESET</fileset><local>true</local><used>true</used><selectable>false</selectable><timestamp>1380156817</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_ba.sdf</path><type>HDL</type><fileset>ANY_SIMULATION_FILESET</fileset><local>true</local><used>true</used><selectable>false</selectable><timestamp>1380156818</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\COREUART\5.2.2\coreparameters.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1380682327</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\COREUART\5.2.2\rtl\vhdl\test\common\misc.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1380677873</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\COREUART\5.2.2\rtl\vhdl\test\common\tbpack.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1380677873</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\COREUART\5.2.2\rtl\vhdl\test\common\textio.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1380677873</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\uart\testbench.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1380682329</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\uart\uart_0\rtl\vhdl\test\user\testbnch.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1380682327</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>stimulus\test.vhd</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1380153180</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTIBIS" library="Tool" name="ExportDesIBIS" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTPIN" library="Tool" name="ExportDesPin" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="PINRPT_BY_NAME">true</spirit:hwParameter><spirit:hwParameter spirit:name="PINRPT_BY_NUMBER">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VERIFYPOWER" library="Tool" name="AnalyzePower" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VERIFYTIMING" library="Tool" name="AnalyzeTiming" state="6" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files><file><path>designer\impl1\top_verifytiming_log.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_maxdelay_timing_report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_mindelay_timing_report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_maxdelay_timingviolations_report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\impl1\top_mindelay_timingviolations_report.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PUBLISHBLOCK" library="Tool" name="PublishDesignerBlock" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="LANGUAGE">verilog</spirit:hwParameter><spirit:hwParameter spirit:name="PLACEMENT">true</spirit:hwParameter><spirit:hwParameter spirit:name="REGION">true</spirit:hwParameter><spirit:hwParameter spirit:name="ROUTING">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="GENERATEPROGRAMMINGDATA" library="Tool" name="ProgrammingData" state="6" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files><file><path>designer\impl1\top.pdb</path><type>PROGRAMMING</type><fileset/><local>true</local><used>false</used><selectable>true</selectable><timestamp>1381111288</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></output_files><report_files><file><path>designer\impl1\top_prgdata_log.rpt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTPROGRAMMINGFILE" library="Tool" name="ExportProgrammingFile" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PROGRAMDEVICE" library="Tool" name="ProgramDevice" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files><file><path/><type>EFC</type><fileset>PROG_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="INSTRUMENTDESIGN" library="Tool" name="InstrumentDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITFLOORPLAN_POSTCOMPILE" library="Tool" name="FloorPlan" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITTIMING_POSTCOMPILE" library="Tool" name="TimingConstraints" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITIO_POSTCOMPILE" library="Tool" name="MVNIOEditor" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool></toolSetting>