#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Feb 12 13:53:31 2025
# Process ID         : 93129
# Current directory  : /home/ericbreh/Documents/school/cse293-final-project/eth_project
# Command line       : vivado
# Log file           : /home/ericbreh/Documents/school/cse293-final-project/eth_project/vivado.log
# Journal file       : /home/ericbreh/Documents/school/cse293-final-project/eth_project/vivado.jou
# Running On         : eduroam-169-233-179-194.ucsc.edu
# Platform           : Fedora
# Operating System   : Fedora Linux 41 (Workstation Edition)
# Processor Detail   : Intel(R) Core(TM) i7-10610U CPU @ 1.80GHz
# CPU Frequency      : 2400.093 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16367 MB
# Swap memory        : 8589 MB
# Total Virtual      : 24957 MB
# Available Virtual  : 20319 MB
#-----------------------------------------------------------
start_gui
open_project /home/ericbreh/Documents/school/cse293-final-project/eth_project/eth_project.xpr
INFO: [Project 1-313] Project file moved from '/home/ericbreh/school/cse293-final-project/eth_project' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory '/home/ericbreh/Documents/.Xilinx/Vivado/2024.2.1/xhub/board_store/xilinx_board_store', nor could it be found using path '/home/ericbreh/.Xilinx/Vivado/2024.2.1/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/ericbreh/Documents/school/cse293-final-project/eth_project/eth_project.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ericbreh/Documents/school/cse293-final-project/Toolbox/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ericbreh/Utils/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axis_uart_0_0
design_1_axis_snoop_debug_0_0
design_1_rmii_axis_0_0
design_1_axis_gpio_0_0
design_1_clk_wiz_0_0
design_1_proc_sys_reset_0_0

open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 8074.852 ; gain = 398.648 ; free physical = 2033 ; free virtual = 18643
open_bd_design {/home/ericbreh/Documents/school/cse293-final-project/eth_project/eth_project.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/ericbreh/Documents/school/cse293-final-project/eth_project/eth_project.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- fpgasforbeginners:toolbox:rmii_axis:1.0 - rmii_axis_0
Adding component instance block -- fpgasforbeginners:toolbox:axis_gpio:1.0 - axis_gpio_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- fpgasforbeginners:toolbox:axis_snoop_debug:1.0 - axis_snoop_debug_0
Adding component instance block -- fpgasforbeginners:toolbox:axis_uart:1.0 - axis_uart_0
Successfully read diagram <design_1> from block design file </home/ericbreh/Documents/school/cse293-final-project/eth_project/eth_project.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
