/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* RX */
#define RX__0__INTTYPE CYREG_PICU0_INTTYPE0
#define RX__0__MASK 0x01u
#define RX__0__PC CYREG_PRT0_PC0
#define RX__0__PORT 0u
#define RX__0__SHIFT 0u
#define RX__AG CYREG_PRT0_AG
#define RX__AMUX CYREG_PRT0_AMUX
#define RX__BIE CYREG_PRT0_BIE
#define RX__BIT_MASK CYREG_PRT0_BIT_MASK
#define RX__BYP CYREG_PRT0_BYP
#define RX__CTL CYREG_PRT0_CTL
#define RX__DM0 CYREG_PRT0_DM0
#define RX__DM1 CYREG_PRT0_DM1
#define RX__DM2 CYREG_PRT0_DM2
#define RX__DR CYREG_PRT0_DR
#define RX__INP_DIS CYREG_PRT0_INP_DIS
#define RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define RX__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RX__LCD_EN CYREG_PRT0_LCD_EN
#define RX__MASK 0x01u
#define RX__PORT 0u
#define RX__PRT CYREG_PRT0_PRT
#define RX__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RX__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RX__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RX__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RX__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RX__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RX__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RX__PS CYREG_PRT0_PS
#define RX__SHIFT 0u
#define RX__SLW CYREG_PRT0_SLW

/* TX */
#define TX__0__INTTYPE CYREG_PICU3_INTTYPE2
#define TX__0__MASK 0x04u
#define TX__0__PC CYREG_PRT3_PC2
#define TX__0__PORT 3u
#define TX__0__SHIFT 2u
#define TX__AG CYREG_PRT3_AG
#define TX__AMUX CYREG_PRT3_AMUX
#define TX__BIE CYREG_PRT3_BIE
#define TX__BIT_MASK CYREG_PRT3_BIT_MASK
#define TX__BYP CYREG_PRT3_BYP
#define TX__CTL CYREG_PRT3_CTL
#define TX__DM0 CYREG_PRT3_DM0
#define TX__DM1 CYREG_PRT3_DM1
#define TX__DM2 CYREG_PRT3_DM2
#define TX__DR CYREG_PRT3_DR
#define TX__INP_DIS CYREG_PRT3_INP_DIS
#define TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define TX__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define TX__LCD_EN CYREG_PRT3_LCD_EN
#define TX__MASK 0x04u
#define TX__PORT 3u
#define TX__PRT CYREG_PRT3_PRT
#define TX__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define TX__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define TX__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define TX__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define TX__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define TX__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define TX__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define TX__PS CYREG_PRT3_PS
#define TX__SHIFT 2u
#define TX__SLW CYREG_PRT3_SLW

/* LCD */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0u
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* ADC1 */
#define ADC1_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC1_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC1_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC1_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC1_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC1_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC1_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC1_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC1_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC1_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC1_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC1_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC1_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC1_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC1_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC1_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC1_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC1_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define ADC1_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE2
#define ADC1_Bypass__0__MASK 0x04u
#define ADC1_Bypass__0__PC CYREG_PRT0_PC2
#define ADC1_Bypass__0__PORT 0u
#define ADC1_Bypass__0__SHIFT 2u
#define ADC1_Bypass__AG CYREG_PRT0_AG
#define ADC1_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC1_Bypass__BIE CYREG_PRT0_BIE
#define ADC1_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC1_Bypass__BYP CYREG_PRT0_BYP
#define ADC1_Bypass__CTL CYREG_PRT0_CTL
#define ADC1_Bypass__DM0 CYREG_PRT0_DM0
#define ADC1_Bypass__DM1 CYREG_PRT0_DM1
#define ADC1_Bypass__DM2 CYREG_PRT0_DM2
#define ADC1_Bypass__DR CYREG_PRT0_DR
#define ADC1_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC1_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC1_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC1_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC1_Bypass__MASK 0x04u
#define ADC1_Bypass__PORT 0u
#define ADC1_Bypass__PRT CYREG_PRT0_PRT
#define ADC1_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC1_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC1_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC1_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC1_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC1_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC1_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC1_Bypass__PS CYREG_PRT0_PS
#define ADC1_Bypass__SHIFT 2u
#define ADC1_Bypass__SLW CYREG_PRT0_SLW
#define ADC1_In__0__INTTYPE CYREG_PICU3_INTTYPE0
#define ADC1_In__0__MASK 0x01u
#define ADC1_In__0__PC CYREG_PRT3_PC0
#define ADC1_In__0__PORT 3u
#define ADC1_In__0__SHIFT 0u
#define ADC1_In__AG CYREG_PRT3_AG
#define ADC1_In__AMUX CYREG_PRT3_AMUX
#define ADC1_In__BIE CYREG_PRT3_BIE
#define ADC1_In__BIT_MASK CYREG_PRT3_BIT_MASK
#define ADC1_In__BYP CYREG_PRT3_BYP
#define ADC1_In__CTL CYREG_PRT3_CTL
#define ADC1_In__DM0 CYREG_PRT3_DM0
#define ADC1_In__DM1 CYREG_PRT3_DM1
#define ADC1_In__DM2 CYREG_PRT3_DM2
#define ADC1_In__DR CYREG_PRT3_DR
#define ADC1_In__INP_DIS CYREG_PRT3_INP_DIS
#define ADC1_In__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define ADC1_In__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ADC1_In__LCD_EN CYREG_PRT3_LCD_EN
#define ADC1_In__MASK 0x01u
#define ADC1_In__PORT 3u
#define ADC1_In__PRT CYREG_PRT3_PRT
#define ADC1_In__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ADC1_In__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ADC1_In__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ADC1_In__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ADC1_In__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ADC1_In__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ADC1_In__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ADC1_In__PS CYREG_PRT3_PS
#define ADC1_In__SHIFT 0u
#define ADC1_In__SLW CYREG_PRT3_SLW
#define ADC1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC1_IRQ__INTC_MASK 0x01u
#define ADC1_IRQ__INTC_NUMBER 0u
#define ADC1_IRQ__INTC_PRIOR_NUM 7u
#define ADC1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC1_theACLK__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define ADC1_theACLK__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define ADC1_theACLK__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define ADC1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC1_theACLK__INDEX 0x03u
#define ADC1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC1_theACLK__PM_ACT_MSK 0x08u
#define ADC1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC1_theACLK__PM_STBY_MSK 0x08u

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB01_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB01_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB01_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB01_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB01_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB05_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB05_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB05_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB05_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB05_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB05_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB02_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB02_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB09_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB09_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB09_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB09_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB09_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB09_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB10_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x06u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x40u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x40u

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU6_INTTYPE6
#define Pin_1__0__MASK 0x40u
#define Pin_1__0__PC CYREG_PRT6_PC6
#define Pin_1__0__PORT 6u
#define Pin_1__0__SHIFT 6u
#define Pin_1__AG CYREG_PRT6_AG
#define Pin_1__AMUX CYREG_PRT6_AMUX
#define Pin_1__BIE CYREG_PRT6_BIE
#define Pin_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_1__BYP CYREG_PRT6_BYP
#define Pin_1__CTL CYREG_PRT6_CTL
#define Pin_1__DM0 CYREG_PRT6_DM0
#define Pin_1__DM1 CYREG_PRT6_DM1
#define Pin_1__DM2 CYREG_PRT6_DM2
#define Pin_1__DR CYREG_PRT6_DR
#define Pin_1__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_1__MASK 0x40u
#define Pin_1__PORT 6u
#define Pin_1__PRT CYREG_PRT6_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_1__PS CYREG_PRT6_PS
#define Pin_1__SHIFT 6u
#define Pin_1__SLW CYREG_PRT6_SLW

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x08u
#define isr_1__INTC_NUMBER 3u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_2 */
#define isr_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_2__INTC_MASK 0x10u
#define isr_2__INTC_NUMBER 4u
#define isr_2__INTC_PRIOR_NUM 7u
#define isr_2__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* rx_int */
#define rx_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define rx_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define rx_int__INTC_MASK 0x20u
#define rx_int__INTC_NUMBER 5u
#define rx_int__INTC_PRIOR_NUM 7u
#define rx_int__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define rx_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define rx_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* tx_int */
#define tx_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define tx_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define tx_int__INTC_MASK 0x40u
#define tx_int__INTC_NUMBER 6u
#define tx_int__INTC_PRIOR_NUM 7u
#define tx_int__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define tx_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define tx_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x05u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x20u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x20u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x02u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x04u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x04u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x04u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x10u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x10u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG7_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG7_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG7_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x07u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x80u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x80u

/* Motor_A */
#define Motor_A__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Motor_A__0__MASK 0x40u
#define Motor_A__0__PC CYREG_PRT3_PC6
#define Motor_A__0__PORT 3u
#define Motor_A__0__SHIFT 6u
#define Motor_A__AG CYREG_PRT3_AG
#define Motor_A__AMUX CYREG_PRT3_AMUX
#define Motor_A__BIE CYREG_PRT3_BIE
#define Motor_A__BIT_MASK CYREG_PRT3_BIT_MASK
#define Motor_A__BYP CYREG_PRT3_BYP
#define Motor_A__CTL CYREG_PRT3_CTL
#define Motor_A__DM0 CYREG_PRT3_DM0
#define Motor_A__DM1 CYREG_PRT3_DM1
#define Motor_A__DM2 CYREG_PRT3_DM2
#define Motor_A__DR CYREG_PRT3_DR
#define Motor_A__INP_DIS CYREG_PRT3_INP_DIS
#define Motor_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Motor_A__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Motor_A__LCD_EN CYREG_PRT3_LCD_EN
#define Motor_A__MASK 0x40u
#define Motor_A__PORT 3u
#define Motor_A__PRT CYREG_PRT3_PRT
#define Motor_A__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Motor_A__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Motor_A__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Motor_A__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Motor_A__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Motor_A__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Motor_A__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Motor_A__PS CYREG_PRT3_PS
#define Motor_A__SHIFT 6u
#define Motor_A__SLW CYREG_PRT3_SLW

/* Motor_B */
#define Motor_B__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Motor_B__0__MASK 0x80u
#define Motor_B__0__PC CYREG_PRT3_PC7
#define Motor_B__0__PORT 3u
#define Motor_B__0__SHIFT 7u
#define Motor_B__AG CYREG_PRT3_AG
#define Motor_B__AMUX CYREG_PRT3_AMUX
#define Motor_B__BIE CYREG_PRT3_BIE
#define Motor_B__BIT_MASK CYREG_PRT3_BIT_MASK
#define Motor_B__BYP CYREG_PRT3_BYP
#define Motor_B__CTL CYREG_PRT3_CTL
#define Motor_B__DM0 CYREG_PRT3_DM0
#define Motor_B__DM1 CYREG_PRT3_DM1
#define Motor_B__DM2 CYREG_PRT3_DM2
#define Motor_B__DR CYREG_PRT3_DR
#define Motor_B__INP_DIS CYREG_PRT3_INP_DIS
#define Motor_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Motor_B__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Motor_B__LCD_EN CYREG_PRT3_LCD_EN
#define Motor_B__MASK 0x80u
#define Motor_B__PORT 3u
#define Motor_B__PRT CYREG_PRT3_PRT
#define Motor_B__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Motor_B__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Motor_B__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Motor_B__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Motor_B__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Motor_B__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Motor_B__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Motor_B__PS CYREG_PRT3_PS
#define Motor_B__SHIFT 7u
#define Motor_B__SLW CYREG_PRT3_SLW

/* Counter_1 */
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Counter_1_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Counter_1_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Counter_1_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Counter_1_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Counter_1_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Counter_1_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Counter_1_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Counter_1_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Counter_1_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Counter_1_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Counter_1_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Counter_1_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Counter_1_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Counter_1_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Counter_1_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Counter_1_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Counter_1_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Counter_1_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Counter_1_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Counter_1_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Counter_1_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Counter_1_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Counter_1_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Counter_1_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B1_UDB06_A0
#define Counter_1_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B1_UDB06_A1
#define Counter_1_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Counter_1_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B1_UDB06_D0
#define Counter_1_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B1_UDB06_D1
#define Counter_1_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Counter_1_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B1_UDB06_F0
#define Counter_1_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B1_UDB06_F1
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Counter_1_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Counter_1_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Counter_1_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B1_UDB07_A0
#define Counter_1_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B1_UDB07_A1
#define Counter_1_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Counter_1_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B1_UDB07_D0
#define Counter_1_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B1_UDB07_D1
#define Counter_1_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Counter_1_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Counter_1_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B1_UDB07_F0
#define Counter_1_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B1_UDB07_F1
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Counter_1_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Counter_1_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Counter_1_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Counter_1_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Counter_1_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB07_ST

/* Shoulder_A */
#define Shoulder_A__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Shoulder_A__0__MASK 0x08u
#define Shoulder_A__0__PC CYREG_PRT3_PC3
#define Shoulder_A__0__PORT 3u
#define Shoulder_A__0__SHIFT 3u
#define Shoulder_A__AG CYREG_PRT3_AG
#define Shoulder_A__AMUX CYREG_PRT3_AMUX
#define Shoulder_A__BIE CYREG_PRT3_BIE
#define Shoulder_A__BIT_MASK CYREG_PRT3_BIT_MASK
#define Shoulder_A__BYP CYREG_PRT3_BYP
#define Shoulder_A__CTL CYREG_PRT3_CTL
#define Shoulder_A__DM0 CYREG_PRT3_DM0
#define Shoulder_A__DM1 CYREG_PRT3_DM1
#define Shoulder_A__DM2 CYREG_PRT3_DM2
#define Shoulder_A__DR CYREG_PRT3_DR
#define Shoulder_A__INP_DIS CYREG_PRT3_INP_DIS
#define Shoulder_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Shoulder_A__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Shoulder_A__LCD_EN CYREG_PRT3_LCD_EN
#define Shoulder_A__MASK 0x08u
#define Shoulder_A__PORT 3u
#define Shoulder_A__PRT CYREG_PRT3_PRT
#define Shoulder_A__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Shoulder_A__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Shoulder_A__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Shoulder_A__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Shoulder_A__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Shoulder_A__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Shoulder_A__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Shoulder_A__PS CYREG_PRT3_PS
#define Shoulder_A__SHIFT 3u
#define Shoulder_A__SLW CYREG_PRT3_SLW

/* Shoulder_B */
#define Shoulder_B__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Shoulder_B__0__MASK 0x10u
#define Shoulder_B__0__PC CYREG_PRT3_PC4
#define Shoulder_B__0__PORT 3u
#define Shoulder_B__0__SHIFT 4u
#define Shoulder_B__AG CYREG_PRT3_AG
#define Shoulder_B__AMUX CYREG_PRT3_AMUX
#define Shoulder_B__BIE CYREG_PRT3_BIE
#define Shoulder_B__BIT_MASK CYREG_PRT3_BIT_MASK
#define Shoulder_B__BYP CYREG_PRT3_BYP
#define Shoulder_B__CTL CYREG_PRT3_CTL
#define Shoulder_B__DM0 CYREG_PRT3_DM0
#define Shoulder_B__DM1 CYREG_PRT3_DM1
#define Shoulder_B__DM2 CYREG_PRT3_DM2
#define Shoulder_B__DR CYREG_PRT3_DR
#define Shoulder_B__INP_DIS CYREG_PRT3_INP_DIS
#define Shoulder_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Shoulder_B__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Shoulder_B__LCD_EN CYREG_PRT3_LCD_EN
#define Shoulder_B__MASK 0x10u
#define Shoulder_B__PORT 3u
#define Shoulder_B__PRT CYREG_PRT3_PRT
#define Shoulder_B__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Shoulder_B__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Shoulder_B__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Shoulder_B__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Shoulder_B__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Shoulder_B__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Shoulder_B__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Shoulder_B__PS CYREG_PRT3_PS
#define Shoulder_B__SHIFT 4u
#define Shoulder_B__SLW CYREG_PRT3_SLW

/* Shoulder_I */
#define Shoulder_I__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Shoulder_I__0__MASK 0x20u
#define Shoulder_I__0__PC CYREG_PRT3_PC5
#define Shoulder_I__0__PORT 3u
#define Shoulder_I__0__SHIFT 5u
#define Shoulder_I__AG CYREG_PRT3_AG
#define Shoulder_I__AMUX CYREG_PRT3_AMUX
#define Shoulder_I__BIE CYREG_PRT3_BIE
#define Shoulder_I__BIT_MASK CYREG_PRT3_BIT_MASK
#define Shoulder_I__BYP CYREG_PRT3_BYP
#define Shoulder_I__CTL CYREG_PRT3_CTL
#define Shoulder_I__DM0 CYREG_PRT3_DM0
#define Shoulder_I__DM1 CYREG_PRT3_DM1
#define Shoulder_I__DM2 CYREG_PRT3_DM2
#define Shoulder_I__DR CYREG_PRT3_DR
#define Shoulder_I__INP_DIS CYREG_PRT3_INP_DIS
#define Shoulder_I__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Shoulder_I__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Shoulder_I__LCD_EN CYREG_PRT3_LCD_EN
#define Shoulder_I__MASK 0x20u
#define Shoulder_I__PORT 3u
#define Shoulder_I__PRT CYREG_PRT3_PRT
#define Shoulder_I__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Shoulder_I__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Shoulder_I__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Shoulder_I__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Shoulder_I__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Shoulder_I__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Shoulder_I__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Shoulder_I__PS CYREG_PRT3_PS
#define Shoulder_I__SHIFT 5u
#define Shoulder_I__SLW CYREG_PRT3_SLW

/* QuadDec_Motor */
#define QuadDec_Motor_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_Motor_bQuadDec_Stsreg__0__POS 0
#define QuadDec_Motor_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_Motor_bQuadDec_Stsreg__1__POS 1
#define QuadDec_Motor_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define QuadDec_Motor_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define QuadDec_Motor_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_Motor_bQuadDec_Stsreg__2__POS 2
#define QuadDec_Motor_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_Motor_bQuadDec_Stsreg__3__POS 3
#define QuadDec_Motor_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_Motor_bQuadDec_Stsreg__MASK_REG CYREG_B1_UDB08_MSK
#define QuadDec_Motor_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define QuadDec_Motor_bQuadDec_Stsreg__STATUS_REG CYREG_B1_UDB08_ST
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB06_A0
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB06_A1
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB06_D0
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB06_D1
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB06_F0
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB06_F1
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB07_A0
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB07_A1
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB07_D0
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB07_D1
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB07_F0
#define QuadDec_Motor_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB07_F1
#define QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define QuadDec_Motor_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define QuadDec_Motor_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB04_ST
#define QuadDec_Motor_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec_Motor_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec_Motor_isr__INTC_MASK 0x02u
#define QuadDec_Motor_isr__INTC_NUMBER 1u
#define QuadDec_Motor_isr__INTC_PRIOR_NUM 7u
#define QuadDec_Motor_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define QuadDec_Motor_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec_Motor_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* GlitchFilter_1 */
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__A0_REG CYREG_B0_UDB00_A0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__A1_REG CYREG_B0_UDB00_A1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__D0_REG CYREG_B0_UDB00_D0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__D1_REG CYREG_B0_UDB00_D1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define GlitchFilter_1_genblk2_Counter0_DP_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__F0_REG CYREG_B0_UDB00_F0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__F1_REG CYREG_B0_UDB00_F1

/* Clock_Enc_Motor */
#define Clock_Enc_Motor__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_Enc_Motor__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_Enc_Motor__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_Enc_Motor__CFG2_SRC_SEL_MASK 0x07u
#define Clock_Enc_Motor__INDEX 0x00u
#define Clock_Enc_Motor__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_Enc_Motor__PM_ACT_MSK 0x01u
#define Clock_Enc_Motor__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_Enc_Motor__PM_STBY_MSK 0x01u

/* QuadDec_Shoulder */
#define QuadDec_Shoulder_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_Shoulder_bQuadDec_Stsreg__0__POS 0
#define QuadDec_Shoulder_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_Shoulder_bQuadDec_Stsreg__1__POS 1
#define QuadDec_Shoulder_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define QuadDec_Shoulder_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define QuadDec_Shoulder_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_Shoulder_bQuadDec_Stsreg__2__POS 2
#define QuadDec_Shoulder_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_Shoulder_bQuadDec_Stsreg__3__POS 3
#define QuadDec_Shoulder_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_Shoulder_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define QuadDec_Shoulder_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define QuadDec_Shoulder_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB02_A0
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB02_A1
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB02_D0
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB02_D1
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB02_F0
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB02_F1
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB03_A0
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB03_A1
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB03_D0
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB03_D1
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB03_F0
#define QuadDec_Shoulder_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB03_F1
#define QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define QuadDec_Shoulder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define QuadDec_Shoulder_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define QuadDec_Shoulder_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define QuadDec_Shoulder_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define QuadDec_Shoulder_isr__INTC_MASK 0x04u
#define QuadDec_Shoulder_isr__INTC_NUMBER 2u
#define QuadDec_Shoulder_isr__INTC_PRIOR_NUM 7u
#define QuadDec_Shoulder_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define QuadDec_Shoulder_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define QuadDec_Shoulder_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_Enc_Shoulder */
#define Clock_Enc_Shoulder__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_Enc_Shoulder__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_Enc_Shoulder__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_Enc_Shoulder__CFG2_SRC_SEL_MASK 0x07u
#define Clock_Enc_Shoulder__INDEX 0x01u
#define Clock_Enc_Shoulder__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_Enc_Shoulder__PM_ACT_MSK 0x02u
#define Clock_Enc_Shoulder__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_Enc_Shoulder__PM_STBY_MSK 0x02u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "IWP"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000001Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
