

================================================================
== Vitis HLS Report for 'full_compute'
================================================================
* Date:           Fri May 13 20:29:07 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HLS_CISR_Runtime_accel_v2
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|    6|    6|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    108|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    110|    -|
|Register         |        -|    -|     333|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     681|    929|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U44  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U45   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  348|  711|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_173_p2               |         +|   0|  0|  39|          32|           2|
    |add_ln76_fu_161_p2                |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage5_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage5_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_59                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln39_fu_137_p2               |      icmp|   0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 108|         102|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  37|          7|    1|          7|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                         |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_empty_reg_106              |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_slot_res_arr_loc_0_reg_94  |  14|          3|   32|         96|
    |row_len_slot_arr_blk_n                          |   9|          2|    1|          2|
    |slot_data_arr_col_index_blk_n                   |   9|          2|    1|          2|
    |slot_data_arr_value_blk_n                       |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 110|         23|   70|        209|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add_i_reg_248                                   |  32|   0|   32|          0|
    |ap_CS_fsm                                       |   6|   0|    6|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_reg_106              |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_slot_res_arr_loc_0_reg_94  |  32|   0|   32|          0|
    |icmp_ln39_reg_229                               |   1|   0|    1|          0|
    |inp_vec_load_reg_214                            |  32|   0|   32|          0|
    |matrix_val_reg_204                              |  32|   0|   32|          0|
    |max_row_id                                      |  32|   0|   32|          0|
    |mul_i_reg_243                                   |  32|   0|   32|          0|
    |slot_res_arr                                    |  32|   0|   32|          0|
    |slot_row_counter                                |  32|   0|   32|          0|
    |slot_row_counter_load_reg_224                   |  32|   0|   32|          0|
    |slot_row_id                                     |   3|   0|    3|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 333|   0|  333|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|             full_compute|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|             full_compute|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|             full_compute|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|             full_compute|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|             full_compute|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|             full_compute|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|             full_compute|  return value|
|row_len_slot_arr_dout            |   in|   32|     ap_fifo|         row_len_slot_arr|       pointer|
|row_len_slot_arr_empty_n         |   in|    1|     ap_fifo|         row_len_slot_arr|       pointer|
|row_len_slot_arr_read            |  out|    1|     ap_fifo|         row_len_slot_arr|       pointer|
|inp_vec_address0                 |  out|    3|   ap_memory|                  inp_vec|         array|
|inp_vec_ce0                      |  out|    1|   ap_memory|                  inp_vec|         array|
|inp_vec_q0                       |   in|   32|   ap_memory|                  inp_vec|         array|
|output_vec_address0              |  out|    3|   ap_memory|               output_vec|         array|
|output_vec_ce0                   |  out|    1|   ap_memory|               output_vec|         array|
|output_vec_we0                   |  out|    1|   ap_memory|               output_vec|         array|
|output_vec_d0                    |  out|   32|   ap_memory|               output_vec|         array|
|slot_data_arr_value_dout         |   in|   32|     ap_fifo|      slot_data_arr_value|       pointer|
|slot_data_arr_value_empty_n      |   in|    1|     ap_fifo|      slot_data_arr_value|       pointer|
|slot_data_arr_value_read         |  out|    1|     ap_fifo|      slot_data_arr_value|       pointer|
|slot_data_arr_col_index_dout     |   in|   32|     ap_fifo|  slot_data_arr_col_index|       pointer|
|slot_data_arr_col_index_empty_n  |   in|    1|     ap_fifo|  slot_data_arr_col_index|       pointer|
|slot_data_arr_col_index_read     |  out|    1|     ap_fifo|  slot_data_arr_col_index|       pointer|
+---------------------------------+-----+-----+------------+-------------------------+--------------+

