TimeQuest Timing Analyzer report for Final_Project
Mon Dec 07 22:22:34 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 20. Slow 1200mV 85C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 24. Slow 1200mV 85C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'VGA_CLK'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. Slow 1200mV 85C Model Metastability Summary
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 47. Slow 1200mV 0C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 48. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 50. Slow 1200mV 0C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 51. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 53. Slow 1200mV 0C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 54. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 55. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 57. Slow 1200mV 0C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'VGA_CLK'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Propagation Delay
 67. Minimum Propagation Delay
 68. Output Enable Times
 69. Minimum Output Enable Times
 70. Output Disable Times
 71. Minimum Output Disable Times
 72. Slow 1200mV 0C Model Metastability Summary
 73. Fast 1200mV 0C Model Setup Summary
 74. Fast 1200mV 0C Model Hold Summary
 75. Fast 1200mV 0C Model Recovery Summary
 76. Fast 1200mV 0C Model Removal Summary
 77. Fast 1200mV 0C Model Minimum Pulse Width Summary
 78. Fast 1200mV 0C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 79. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 80. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 81. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 82. Fast 1200mV 0C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 83. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 84. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 85. Fast 1200mV 0C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 86. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 87. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 88. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 89. Fast 1200mV 0C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'VGA_CLK'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 94. Setup Times
 95. Hold Times
 96. Clock to Output Times
 97. Minimum Clock to Output Times
 98. Propagation Delay
 99. Minimum Propagation Delay
100. Output Enable Times
101. Minimum Output Enable Times
102. Output Disable Times
103. Minimum Output Disable Times
104. Fast 1200mV 0C Model Metastability Summary
105. Multicorner Timing Analysis Summary
106. Setup Times
107. Hold Times
108. Clock to Output Times
109. Minimum Clock to Output Times
110. Propagation Delay
111. Minimum Propagation Delay
112. Board Trace Model Assignments
113. Input Transition Times
114. Signal Integrity Metrics (Slow 1200mv 0c Model)
115. Signal Integrity Metrics (Slow 1200mv 85c Model)
116. Signal Integrity Metrics (Fast 1200mv 0c Model)
117. Setup Transfers
118. Hold Transfers
119. Recovery Transfers
120. Removal Transfers
121. Report TCCS
122. Report RSKM
123. Unconstrained Paths
124. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; Final_Project                                      ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  22.2%      ;
;     Processor 3            ;  11.1%      ;
;     Processor 4            ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                         ;
+-------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                     ; Status ; Read at                  ;
+-------------------------------------------------------------------+--------+--------------------------+
; nios_system/synthesis/submodules/altera_reset_controller.sdc      ; OK     ; Mon Dec 07 22:22:26 2015 ;
; nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.sdc ; OK     ; Mon Dec 07 22:22:26 2015 ;
; Final_Project.sdc                                                 ; OK     ; Mon Dec 07 22:22:26 2015 ;
+-------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                 ;
+---------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; altera_reserved_tck                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { altera_reserved_tck }                   ;
; CLOCK_50                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; nios_system|sdram_pll|sd1|pll7|inclk[0] ; { nios_system|sdram_pll|sd1|pll7|clk[0] } ;
; nios_system|sdram_pll|sd1|pll7|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; nios_system|sdram_pll|sd1|pll7|inclk[0] ; { nios_system|sdram_pll|sd1|pll7|clk[1] } ;
; VGA_CLK                               ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLOCK_50                                ; { VGA_CLK }                               ;
+---------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                         ;
+-----------+-----------------+---------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                            ; Note ;
+-----------+-----------------+---------------------------------------+------+
; 26.95 MHz ; 26.95 MHz       ; CLOCK_50                              ;      ;
; 71.55 MHz ; 71.55 MHz       ; altera_reserved_tck                   ;      ;
; 83.94 MHz ; 83.94 MHz       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;      ;
+-----------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                             ;
+---------------------------------------+---------+---------------+
; Clock                                 ; Slack   ; End Point TNS ;
+---------------------------------------+---------+---------------+
; CLOCK_50                              ; -17.110 ; -958.881      ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; -16.766 ; -669.234      ;
; altera_reserved_tck                   ; 43.012  ; 0.000         ;
+---------------------------------------+---------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                            ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.283 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.402 ; 0.000         ;
; altera_reserved_tck                   ; 0.404 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 13.491 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 13.571 ; 0.000         ;
; altera_reserved_tck                   ; 47.676 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                         ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; altera_reserved_tck                   ; 1.004 ; 0.000         ;
; CLOCK_50                              ; 1.046 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 5.206 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary              ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 4.747  ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 9.695  ; 0.000         ;
; VGA_CLK                               ; 35.790 ; 0.000         ;
; altera_reserved_tck                   ; 49.559 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                             ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -17.110 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 37.462     ;
; -17.101 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 37.453     ;
; -17.041 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 37.393     ;
; -17.032 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 37.384     ;
; -16.985 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 37.337     ;
; -16.982 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.333      ; 37.333     ;
; -16.976 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 37.328     ;
; -16.973 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.333      ; 37.324     ;
; -15.194 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 35.128     ;
; -15.125 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 35.059     ;
; -15.069 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 35.003     ;
; -15.066 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 34.999     ;
; -14.740 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.674     ;
; -14.671 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.605     ;
; -14.615 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.549     ;
; -14.612 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 34.545     ;
; -14.607 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.541     ;
; -14.538 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.472     ;
; -14.500 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.434     ;
; -14.482 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.416     ;
; -14.479 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 34.412     ;
; -14.446 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.380     ;
; -14.431 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.365     ;
; -14.392 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.326     ;
; -14.388 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.322     ;
; -14.377 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.311     ;
; -14.375 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.309     ;
; -14.372 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 34.305     ;
; -14.341 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.275     ;
; -14.323 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.257     ;
; -14.321 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.255     ;
; -14.319 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.253     ;
; -14.318 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 34.251     ;
; -14.307 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 34.226     ;
; -14.305 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 34.224     ;
; -14.272 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.206     ;
; -14.267 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.201     ;
; -14.264 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 34.197     ;
; -14.263 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.197     ;
; -14.260 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 34.193     ;
; -14.238 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 34.157     ;
; -14.236 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 34.155     ;
; -14.218 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.152     ;
; -14.216 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.150     ;
; -14.213 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 34.146     ;
; -14.206 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.140     ;
; -14.197 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.131     ;
; -14.182 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 34.101     ;
; -14.181 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 34.099     ;
; -14.180 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 34.098     ;
; -14.180 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 34.099     ;
; -14.179 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 34.097     ;
; -14.177 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 34.095     ;
; -14.149 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.083     ;
; -14.137 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.071     ;
; -14.128 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.062     ;
; -14.112 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 34.030     ;
; -14.111 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 34.029     ;
; -14.093 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.027     ;
; -14.090 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 34.023     ;
; -14.081 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.015     ;
; -14.078 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 34.011     ;
; -14.072 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 34.006     ;
; -14.069 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 34.002     ;
; -14.056 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 33.974     ;
; -14.055 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 33.973     ;
; -14.053 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 33.970     ;
; -14.052 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 33.969     ;
; -14.000 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 33.937     ;
; -14.000 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 33.937     ;
; -13.985 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 33.919     ;
; -13.963 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 33.897     ;
; -13.931 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 33.868     ;
; -13.931 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 33.868     ;
; -13.916 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 33.850     ;
; -13.894 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 33.828     ;
; -13.875 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 33.812     ;
; -13.875 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 33.812     ;
; -13.872 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 33.808     ;
; -13.872 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 33.808     ;
; -13.862 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 33.782     ;
; -13.860 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 33.794     ;
; -13.857 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 33.777     ;
; -13.857 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 33.790     ;
; -13.851 ; blittera:blittera|counter[16]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 34.203     ;
; -13.842 ; blittera:blittera|counter[16]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.334      ; 34.194     ;
; -13.838 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 33.772     ;
; -13.835 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 33.768     ;
; -13.793 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 33.713     ;
; -13.788 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 33.708     ;
; -13.760 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 33.694     ;
; -13.737 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 33.657     ;
; -13.734 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 33.653     ;
; -13.732 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 33.652     ;
; -13.729 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 33.648     ;
; -13.691 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 33.625     ;
; -13.635 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 33.569     ;
; -13.632 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 33.565     ;
; -13.608 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.313      ; 33.939     ;
; -13.606 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.313      ; 33.937     ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                          ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -16.766 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.799     ; 33.985     ;
; -16.747 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.782     ; 33.983     ;
; -16.704 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.801     ; 33.921     ;
; -16.697 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.799     ; 33.916     ;
; -16.678 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.782     ; 33.914     ;
; -16.641 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.799     ; 33.860     ;
; -16.638 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.800     ; 33.856     ;
; -16.635 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.801     ; 33.852     ;
; -16.633 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.782     ; 33.869     ;
; -16.622 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.782     ; 33.858     ;
; -16.619 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 33.854     ;
; -16.589 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.808     ; 33.799     ;
; -16.583 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.806     ; 33.795     ;
; -16.579 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.801     ; 33.796     ;
; -16.576 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.802     ; 33.792     ;
; -16.564 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.782     ; 33.800     ;
; -16.539 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.832     ; 33.725     ;
; -16.520 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.808     ; 33.730     ;
; -16.516 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.782     ; 33.752     ;
; -16.514 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.806     ; 33.726     ;
; -16.508 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.782     ; 33.744     ;
; -16.506 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.799     ; 33.725     ;
; -16.505 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 33.740     ;
; -16.491 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.799     ; 33.710     ;
; -16.472 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.798     ; 33.692     ;
; -16.470 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.832     ; 33.656     ;
; -16.467 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.801     ; 33.684     ;
; -16.464 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.808     ; 33.674     ;
; -16.461 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.809     ; 33.670     ;
; -16.458 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.806     ; 33.670     ;
; -16.455 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.807     ; 33.666     ;
; -16.447 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.782     ; 33.683     ;
; -16.437 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.799     ; 33.656     ;
; -16.422 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.799     ; 33.641     ;
; -16.418 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.843     ; 33.593     ;
; -16.414 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.832     ; 33.600     ;
; -16.411 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.833     ; 33.596     ;
; -16.403 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.798     ; 33.623     ;
; -16.398 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.815     ; 33.601     ;
; -16.398 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.801     ; 33.615     ;
; -16.391 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.782     ; 33.627     ;
; -16.388 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 33.623     ;
; -16.381 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.799     ; 33.600     ;
; -16.378 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.800     ; 33.596     ;
; -16.366 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.799     ; 33.585     ;
; -16.363 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.800     ; 33.581     ;
; -16.356 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.799     ; 33.575     ;
; -16.354 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.833     ; 33.539     ;
; -16.350 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.798     ; 33.570     ;
; -16.349 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.843     ; 33.524     ;
; -16.347 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.798     ; 33.567     ;
; -16.344 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.799     ; 33.563     ;
; -16.342 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.801     ; 33.559     ;
; -16.339 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.802     ; 33.555     ;
; -16.329 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.815     ; 33.532     ;
; -16.293 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.843     ; 33.468     ;
; -16.291 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.815     ; 33.494     ;
; -16.290 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.844     ; 33.464     ;
; -16.287 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.799     ; 33.506     ;
; -16.285 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.833     ; 33.470     ;
; -16.281 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.798     ; 33.501     ;
; -16.273 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.815     ; 33.476     ;
; -16.270 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.816     ; 33.472     ;
; -16.262 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.811     ; 33.469     ;
; -16.256 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.838     ; 33.436     ;
; -16.231 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.799     ; 33.450     ;
; -16.229 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.833     ; 33.414     ;
; -16.228 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.800     ; 33.446     ;
; -16.226 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.834     ; 33.410     ;
; -16.225 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.798     ; 33.445     ;
; -16.222 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.815     ; 33.425     ;
; -16.222 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.799     ; 33.441     ;
; -16.193 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.811     ; 33.400     ;
; -16.187 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.838     ; 33.367     ;
; -16.184 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.221     ; 32.981     ;
; -16.177 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.800     ; 33.395     ;
; -16.174 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.815     ; 33.377     ;
; -16.166 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.815     ; 33.369     ;
; -16.163 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.816     ; 33.365     ;
; -16.154 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.807     ; 33.365     ;
; -16.146 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.831     ; 33.333     ;
; -16.137 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.811     ; 33.344     ;
; -16.134 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.812     ; 33.340     ;
; -16.131 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.838     ; 33.311     ;
; -16.128 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.839     ; 33.307     ;
; -16.117 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.833     ; 33.302     ;
; -16.115 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.221     ; 32.912     ;
; -16.114 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.832     ; 33.300     ;
; -16.105 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.815     ; 33.308     ;
; -16.077 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.831     ; 33.264     ;
; -16.059 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.221     ; 32.856     ;
; -16.056 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -3.222     ; 32.852     ;
; -16.053 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.800     ; 33.271     ;
; -16.049 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.815     ; 33.252     ;
; -16.048 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.833     ; 33.233     ;
; -16.046 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.816     ; 33.248     ;
; -16.045 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.832     ; 33.231     ;
; -16.030 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.807     ; 33.241     ;
; -16.023 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.831     ; 33.210     ;
; -16.021 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.831     ; 33.208     ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.012 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 7.080      ;
; 43.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 6.667      ;
; 43.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 6.637      ;
; 44.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 6.049      ;
; 44.070 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 6.028      ;
; 44.095 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 6.005      ;
; 44.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 5.835      ;
; 44.320 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 5.771      ;
; 44.416 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 5.676      ;
; 44.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 5.547      ;
; 44.694 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 5.397      ;
; 44.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.059      ; 5.308      ;
; 44.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 5.278      ;
; 44.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 5.184      ;
; 45.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.097      ; 5.066      ;
; 45.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 4.803      ;
; 45.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 4.769      ;
; 45.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 4.495      ;
; 45.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 4.411      ;
; 45.897 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 4.209      ;
; 47.024 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 3.074      ;
; 47.057 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 3.040      ;
; 47.061 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 3.032      ;
; 47.207 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.067      ; 2.878      ;
; 47.234 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.077      ; 2.861      ;
; 47.252 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 2.845      ;
; 47.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 2.713      ;
; 47.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.063      ; 2.674      ;
; 47.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.078      ; 2.685      ;
; 47.490 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.079      ; 2.607      ;
; 47.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 2.431      ;
; 47.841 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.071      ; 2.248      ;
; 47.896 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.069      ; 2.191      ;
; 48.160 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 1.946      ;
; 49.123 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 0.982      ;
; 91.539 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.401      ;
; 91.545 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.395      ;
; 91.546 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.394      ;
; 91.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.388      ;
; 91.556 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.384      ;
; 91.560 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.380      ;
; 91.606 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.334      ;
; 91.880 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.060      ;
; 91.883 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.057      ;
; 91.884 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.056      ;
; 91.885 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.055      ;
; 91.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.051      ;
; 91.892 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.048      ;
; 91.893 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.047      ;
; 91.895 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.045      ;
; 91.896 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.044      ;
; 92.229 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.713      ;
; 92.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.707      ;
; 92.236 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.706      ;
; 92.242 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.700      ;
; 92.246 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.696      ;
; 92.250 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.692      ;
; 92.254 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.695      ;
; 92.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.687      ;
; 92.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.687      ;
; 92.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.686      ;
; 92.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.658      ;
; 92.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.646      ;
; 92.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.511      ;
; 92.435 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.505      ;
; 92.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.504      ;
; 92.442 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.498      ;
; 92.446 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.494      ;
; 92.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.490      ;
; 92.494 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.446      ;
; 92.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.372      ;
; 92.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.369      ;
; 92.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.368      ;
; 92.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.367      ;
; 92.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.363      ;
; 92.582 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.360      ;
; 92.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.359      ;
; 92.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.357      ;
; 92.586 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.356      ;
; 92.770 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.170      ;
; 92.773 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.167      ;
; 92.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.166      ;
; 92.775 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.165      ;
; 92.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.161      ;
; 92.782 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.158      ;
; 92.783 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.157      ;
; 92.785 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.155      ;
; 92.786 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.154      ;
; 92.847 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.351     ; 6.820      ;
; 92.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.387     ; 6.720      ;
; 92.922 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.021      ;
; 92.925 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.018      ;
; 92.925 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.018      ;
; 92.926 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.017      ;
; 92.928 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.015      ;
; 92.944 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.007      ;
; 92.952 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.008      ;
; 92.952 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.008      ;
; 92.952 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.008      ;
; 92.952 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.008      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 0.943      ;
; 0.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 0.993      ;
; 0.333 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 0.996      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 0.998      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 0.990      ;
; 0.347 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                          ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.018      ;
; 0.350 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                          ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.021      ;
; 0.352 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.017      ;
; 0.353 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                          ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.024      ;
; 0.357 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                          ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.028      ;
; 0.358 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                          ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.014      ;
; 0.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.026      ;
; 0.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.023      ;
; 0.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.029      ;
; 0.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.037      ;
; 0.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.453      ; 1.040      ;
; 0.365 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.030      ;
; 0.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 1.021      ;
; 0.368 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                          ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.039      ;
; 0.372 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                                                ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.030      ;
; 0.372 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                          ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.028      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.038      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.039      ;
; 0.375 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                                                ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.033      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 1.054      ;
; 0.380 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                          ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.051      ;
; 0.381 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                                                                                                                                                                                           ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.051      ;
; 0.382 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[10]                                                                                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg0                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.046      ;
; 0.384 ; burst_control:burst|sdram_master:master|state.BURST_READ                                                                                                                                                                                                                                                                                   ; burst_control:burst|sdram_master:master|state.BURST_READ                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                           ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.054      ;
; 0.384 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.047      ;
; 0.385 ; blittera:blittera|counter[15]                                                                                                                                                                                                                                                                                                              ; blittera:blittera|counter[15]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.387 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                                                                                                                                                                                           ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.057      ;
; 0.390 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                           ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.060      ;
; 0.391 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                                                ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.049      ;
; 0.391 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[8]                                                                                                                                                                                                                                                ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.053      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.064      ;
; 0.393 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                           ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_address_reg0                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.486      ; 1.101      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a44~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.056      ;
; 0.394 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.059      ;
; 0.394 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.059      ;
; 0.400 ; burst_control:burst|sdram_master:master|state.WAIT                                                                                                                                                                                                                                                                                         ; burst_control:burst|sdram_master:master|state.WAIT                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; blittera:blittera|counter[8]                                                                                                                                                                                                                                                                                                               ; blittera:blittera|counter[8]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; blittera:blittera|counter[12]                                                                                                                                                                                                                                                                                                              ; blittera:blittera|counter[12]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; blittera:blittera|counter[3]                                                                                                                                                                                                                                                                                                               ; blittera:blittera|counter[3]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; blittera:blittera|counter[9]                                                                                                                                                                                                                                                                                                               ; blittera:blittera|counter[9]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; blittera:blittera|counter[10]                                                                                                                                                                                                                                                                                                              ; blittera:blittera|counter[10]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; blittera:blittera|counter[11]                                                                                                                                                                                                                                                                                                              ; blittera:blittera|counter[11]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                                                ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg0                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.061      ;
; 0.401 ; burst_control:burst|state.BLITTER_READ                                                                                                                                                                                                                                                                                                     ; burst_control:burst|state.BLITTER_READ                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; burst_control:burst|state.BLITTER_WRITE                                                                                                                                                                                                                                                                                                    ; burst_control:burst|state.BLITTER_WRITE                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; blittera:blittera|counter[5]                                                                                                                                                                                                                                                                                                               ; blittera:blittera|counter[5]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; blittera:blittera|counter[7]                                                                                                                                                                                                                                                                                                               ; blittera:blittera|counter[7]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; blittera:blittera|state.READ                                                                                                                                                                                                                                                                                                               ; blittera:blittera|state.READ                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; burst_control:burst|frame_address[1]                                                                                                                                                                                                                                                                                                       ; burst_control:burst|frame_address[1]                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.687      ;
; 0.402 ; burst_control:burst|v_state.VGA_READ                                                                                                                                                                                                                                                                                                       ; burst_control:burst|v_state.VGA_READ                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                                                    ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                                                                    ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                                                                   ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                                                                    ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                                                                    ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                                                                    ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                                                                    ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                                                                    ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                                                                    ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                                                                    ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                                                                    ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[13]                                                                                                                                                                                                                                                                                                              ; blittera:blittera|counter[13]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[14]                                                                                                                                                                                                                                                                                                              ; blittera:blittera|counter[14]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[16]                                                                                                                                                                                                                                                                                                              ; blittera:blittera|counter[16]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[17]                                                                                                                                                                                                                                                                                                              ; blittera:blittera|counter[17]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[18]                                                                                                                                                                                                                                                                                                              ; blittera:blittera|counter[18]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[2]                                                                                                                                                                                                                                                                                                               ; blittera:blittera|counter[2]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[4]                                                                                                                                                                                                                                                                                                               ; blittera:blittera|counter[4]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[6]                                                                                                                                                                                                                                                                                                               ; blittera:blittera|counter[6]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[1]                                                                                                                                                                                                                                                                                                               ; blittera:blittera|counter[1]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|counter[0]                                                                                                                                                                                                                                                                                                               ; blittera:blittera|counter[0]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|a_fefifo_jaf:fifo_state|b_full                                                                                                                                                                                               ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|a_fefifo_jaf:fifo_state|b_full                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; blittera:blittera|state.WAIT                                                                                                                                                                                                                                                                                                               ; blittera:blittera|state.WAIT                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                            ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                        ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[8]                                                                                                                                                                                                                                                ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg0                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.064      ;
; 0.403 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                             ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                             ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|read                                                                                                                                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|read                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                             ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                           ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                        ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                              ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                               ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.428 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.431 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.441 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.708      ;
; 0.443 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.710      ;
; 0.465 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.732      ;
; 0.471 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.483 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.750      ;
; 0.491 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.493 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.760      ;
; 0.552 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[39]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[3]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.552 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[36]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[0]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.591 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[26]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[26]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.856      ;
; 0.592 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[31]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[31]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.857      ;
; 0.592 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[24]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[24]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.857      ;
; 0.592 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[10]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[10]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.857      ;
; 0.593 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[18]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[18]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.859      ;
; 0.593 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[17]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[17]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.859      ;
; 0.594 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[25]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[25]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.859      ;
; 0.594 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[15]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[15]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.859      ;
; 0.594 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[13]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[13]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.859      ;
; 0.600 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.617 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[29]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[29]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.882      ;
; 0.618 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[21]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[21]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.884      ;
; 0.618 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[19]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[19]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.884      ;
; 0.618 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[14]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[14]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.883      ;
; 0.619 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[7]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[7]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.884      ;
; 0.620 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[30]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[30]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.885      ;
; 0.620 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[28]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[28]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.885      ;
; 0.620 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[12]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[12]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.885      ;
; 0.621 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[8]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[8]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.886      ;
; 0.622 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[9]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[9]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.887      ;
; 0.635 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.902      ;
; 0.639 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.906      ;
; 0.639 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.906      ;
; 0.641 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.909      ;
; 0.657 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.660 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.662 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.665 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.932      ;
; 0.667 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.933      ;
; 0.680 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.946      ;
; 0.680 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.947      ;
; 0.683 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.949      ;
; 0.689 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.956      ;
; 0.714 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.981      ;
; 0.715 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[17]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[17]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.981      ;
; 0.717 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[25]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[25]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.982      ;
; 0.717 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.984      ;
; 0.718 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000010000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.984      ;
; 0.719 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.985      ;
; 0.721 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.987      ;
; 0.722 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.989      ;
; 0.726 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.732 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.999      ;
; 0.743 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.009      ;
; 0.743 ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.010      ;
; 0.744 ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.011      ;
; 0.745 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.011      ;
; 0.748 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[16]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[16]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.014      ;
; 0.753 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[18]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[18]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.019      ;
; 0.763 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.766 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.032      ;
; 0.778 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 1.046      ;
; 0.784 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.051      ;
; 0.790 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.790 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.802 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.068      ;
; 0.802 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[8]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[8]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.067      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.674      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.674      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.704      ;
; 0.422 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|ir_out[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 0.703      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.686      ;
; 0.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.687      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.711      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.694      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.491 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.266      ; 6.717      ;
; 13.491 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.266      ; 6.717      ;
; 13.491 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.266      ; 6.717      ;
; 13.491 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.266      ; 6.717      ;
; 13.491 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.266      ; 6.717      ;
; 13.491 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.266      ; 6.717      ;
; 13.491 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.266      ; 6.717      ;
; 13.491 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.266      ; 6.717      ;
; 13.671 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[8]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 6.323      ;
; 13.671 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[6]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 6.323      ;
; 13.671 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[5]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 6.323      ;
; 13.671 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[4]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 6.323      ;
; 13.671 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[1]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 6.323      ;
; 13.671 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[0]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 6.323      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.277      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.277      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.279      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|read_latency_shift_reg[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.279      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.279      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.277      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|read_latency_shift_reg[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.277      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.277      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_address:otg_hpi_address|data_out[1]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 6.277      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_address:otg_hpi_address|data_out[0]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.279      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.279      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.279      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.279      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.279      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.279      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 6.279      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.282      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.282      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.282      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.282      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.282      ;
; 13.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.282      ;
; 13.681 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|read_latency_shift_reg[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 6.272      ;
; 13.681 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_xy_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 6.272      ;
; 13.681 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_xy_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 6.272      ;
; 13.681 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 6.272      ;
; 13.681 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_to_hw_s1_translator|read_latency_shift_reg[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 6.272      ;
; 13.681 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_to_hw_s1_agent_rsp_fifo|mem_used[1]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 6.272      ;
; 13.681 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 6.272      ;
; 13.681 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|read_latency_shift_reg[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 6.272      ;
; 13.681 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 6.272      ;
; 13.681 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.266      ;
; 13.681 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.266      ;
; 13.681 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.266      ;
; 13.681 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.266      ;
; 13.681 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.266      ;
; 13.681 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 6.266      ;
; 13.681 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 6.258      ;
; 13.682 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.282      ;
; 13.682 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.282      ;
; 13.682 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.282      ;
; 13.682 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.282      ;
; 13.682 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[0]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.282      ;
; 13.682 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.282      ;
; 13.682 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[1]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 6.294      ;
; 13.682 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[27]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 6.294      ;
; 13.682 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[0]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 6.294      ;
; 13.682 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.282      ;
; 13.682 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[0]                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.282      ;
; 13.682 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.282      ;
; 13.682 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[0]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.282      ;
; 13.682 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|av_readdata_pre[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 6.282      ;
; 13.682 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.285      ;
; 13.682 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.285      ;
; 13.682 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.285      ;
; 13.682 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.285      ;
; 13.682 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.285      ;
; 13.682 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.285      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.277      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.277      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.279      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.279      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 6.275      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|wait_latency_counter[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 6.275      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|wait_latency_counter[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 6.275      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.279      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.279      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|read_latency_shift_reg[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.277      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.277      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.277      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|read_latency_shift_reg[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.279      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|read_latency_shift_reg[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 6.275      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_num_s1_agent_rsp_fifo|mem_used[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 6.275      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_num_s1_agent_rsp_fifo|mem_used[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 6.275      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|read_latency_shift_reg[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.279      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 6.277      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.271      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.271      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.271      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.271      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.271      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 6.271      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 6.285      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[3]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 6.285      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[3]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 6.285      ;
; 13.683 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 6.285      ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                          ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 13.571 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[22]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.283     ; 6.041      ;
; 13.571 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[20]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.286     ; 6.038      ;
; 13.571 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[19]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.286     ; 6.038      ;
; 13.571 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[16]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.283     ; 6.041      ;
; 13.576 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[3]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.165     ; 6.164      ;
; 13.576 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[17]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 6.026      ;
; 13.579 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[22]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.172     ; 6.154      ;
; 13.579 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[20]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.175     ; 6.151      ;
; 13.579 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.175     ; 6.151      ;
; 13.579 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.172     ; 6.154      ;
; 13.584 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.182     ; 6.139      ;
; 13.584 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[18]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.278     ; 6.033      ;
; 13.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[23]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 6.015      ;
; 13.592 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[18]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 6.146      ;
; 13.597 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[21]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.314     ; 5.984      ;
; 13.599 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.178     ; 6.128      ;
; 13.605 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[21]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.203     ; 6.097      ;
; 13.606 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[29]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 6.063      ;
; 13.606 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[0]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.276     ; 6.013      ;
; 13.608 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[30]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.222     ; 6.065      ;
; 13.608 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[28]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.222     ; 6.065      ;
; 13.608 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[7]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.222     ; 6.065      ;
; 13.609 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[6]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.234     ; 6.052      ;
; 13.609 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[5]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.234     ; 6.052      ;
; 13.613 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.177     ; 6.115      ;
; 13.613 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[4]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.177     ; 6.115      ;
; 13.614 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 6.176      ;
; 13.614 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.165     ; 6.126      ;
; 13.614 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[10]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 6.176      ;
; 13.614 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[9]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.165     ; 6.126      ;
; 13.614 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 6.177      ;
; 13.615 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[8]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 6.131      ;
; 13.615 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[6]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 6.131      ;
; 13.616 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 6.178      ;
; 13.616 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 6.178      ;
; 13.616 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[7]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 6.178      ;
; 13.616 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 6.178      ;
; 13.616 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[12]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.247     ; 6.032      ;
; 13.616 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[10]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.247     ; 6.032      ;
; 13.617 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[6]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 6.165      ;
; 13.617 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[5]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 6.165      ;
; 13.617 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[5]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 6.135      ;
; 13.617 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[12]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 6.135      ;
; 13.617 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[3]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.256     ; 6.022      ;
; 13.617 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[14]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.276     ; 6.002      ;
; 13.618 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[24]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.259     ; 6.018      ;
; 13.618 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[15]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.259     ; 6.018      ;
; 13.618 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[11]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.288     ; 5.989      ;
; 13.618 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[9]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.259     ; 6.018      ;
; 13.618 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[8]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.259     ; 6.018      ;
; 13.624 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 6.145      ;
; 13.624 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[10]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 6.145      ;
; 13.624 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[25]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.222     ; 6.049      ;
; 13.624 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[27]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.222     ; 6.049      ;
; 13.624 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[26]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.222     ; 6.049      ;
; 13.625 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.165     ; 6.115      ;
; 13.625 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[3]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.145     ; 6.135      ;
; 13.625 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[31]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.229     ; 6.041      ;
; 13.626 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 6.131      ;
; 13.626 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 6.131      ;
; 13.626 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[11]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.177     ; 6.102      ;
; 13.626 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[9]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 6.131      ;
; 13.626 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[8]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 6.131      ;
; 13.626 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[4]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.231     ; 6.038      ;
; 13.626 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[2]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.231     ; 6.038      ;
; 13.628 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[2]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.184     ; 6.093      ;
; 13.628 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.184     ; 6.093      ;
; 13.630 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[7]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.145     ; 6.130      ;
; 13.632 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[27]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 6.162      ;
; 13.632 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 6.162      ;
; 13.632 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 6.162      ;
; 13.632 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[1]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.252     ; 6.011      ;
; 13.633 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 6.154      ;
; 13.633 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[11]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 6.124      ;
; 13.633 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[13]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.264     ; 5.998      ;
; 13.634 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[4]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 6.151      ;
; 13.634 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[2]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 6.151      ;
; 13.640 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 6.124      ;
; 13.641 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 6.111      ;
; 13.805 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_16 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.186     ; 5.885      ;
; 13.805 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_19 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.189     ; 5.882      ;
; 13.805 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_20 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.189     ; 5.882      ;
; 13.805 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_22 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.186     ; 5.885      ;
; 13.810 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_17 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.196     ; 5.870      ;
; 13.818 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_18 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.181     ; 5.877      ;
; 13.825 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_23 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.192     ; 5.859      ;
; 13.831 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_21 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.217     ; 5.828      ;
; 13.840 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.179     ; 5.857      ;
; 13.840 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_29 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 5.907      ;
; 13.842 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_7  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 5.909      ;
; 13.842 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_28 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 5.909      ;
; 13.842 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_30 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 5.909      ;
; 13.843 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_5  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 5.896      ;
; 13.843 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_6  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 5.896      ;
; 13.850 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_10 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 5.876      ;
; 13.850 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_12 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 5.876      ;
; 13.851 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_3  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 5.866      ;
; 13.851 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_14 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.179     ; 5.846      ;
; 13.852 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_8  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.162     ; 5.862      ;
; 13.852 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_9  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.162     ; 5.862      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 2.418      ;
; 47.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 2.418      ;
; 48.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 1.921      ;
; 94.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 5.287      ;
; 94.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 5.287      ;
; 94.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 5.287      ;
; 94.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 5.287      ;
; 94.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 5.287      ;
; 94.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 5.287      ;
; 94.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 5.287      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 5.285      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 5.285      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 5.285      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 5.287      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 5.287      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 5.287      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 5.285      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 5.285      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 5.284      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 5.284      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 5.283      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 5.283      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 5.283      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 5.283      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 5.284      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 5.284      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 5.284      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 5.284      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 5.284      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 5.278      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 5.278      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 5.278      ;
; 94.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 5.278      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.276      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 5.281      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 5.281      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 5.281      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 5.281      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 5.281      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 5.281      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 5.280      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 5.280      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 5.280      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 5.280      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 5.280      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 5.280      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 5.280      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.276      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.276      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.276      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.276      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.276      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 5.276      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 5.277      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 5.277      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 5.277      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 5.277      ;
; 94.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 5.277      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 5.282      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 5.282      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 5.282      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 5.282      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 5.282      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 5.282      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 5.281      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 5.281      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 5.281      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 5.281      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 5.281      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 5.280      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 5.280      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 5.280      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 5.280      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 5.280      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 5.280      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 5.277      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 5.277      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 5.277      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 5.277      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 5.277      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 5.277      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 5.278      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 5.279      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 5.278      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 5.278      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 5.278      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 5.278      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 5.279      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 5.278      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 5.278      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 5.282      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 5.282      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 5.281      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 5.280      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 5.280      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 5.280      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 5.280      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 5.280      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 5.280      ;
; 94.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 5.281      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.269      ;
; 1.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.502      ;
; 1.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.502      ;
; 1.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.502      ;
; 1.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.502      ;
; 1.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.502      ;
; 1.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.502      ;
; 1.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.502      ;
; 1.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.502      ;
; 1.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.502      ;
; 1.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.502      ;
; 1.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.502      ;
; 1.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.502      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.657      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.657      ;
; 1.392 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.657      ;
; 1.412 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.676      ;
; 1.412 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.676      ;
; 1.412 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.676      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.694      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.694      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.694      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.694      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.694      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.694      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.694      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.694      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.694      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.694      ;
; 1.708 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.966      ;
; 1.721 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.989      ;
; 1.721 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.989      ;
; 1.721 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.989      ;
; 1.721 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.989      ;
; 1.721 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.989      ;
; 1.721 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.989      ;
; 1.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.036      ;
; 1.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.036      ;
; 1.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.036      ;
; 1.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.036      ;
; 1.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.036      ;
; 1.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.036      ;
; 1.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.036      ;
; 1.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.036      ;
; 1.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.036      ;
; 1.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.036      ;
; 1.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.036      ;
; 1.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.036      ;
; 1.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.036      ;
; 1.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.036      ;
; 1.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.036      ;
; 1.764 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.036      ;
; 1.792 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.052      ;
; 1.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.242      ;
; 1.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.242      ;
; 1.972 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.242      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.281      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.281      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.281      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.281      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.281      ;
; 2.010 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.281      ;
; 2.034 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.297      ;
; 2.034 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.297      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.288      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.296      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.296      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.296      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.296      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.296      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.296      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.296      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.296      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.288      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.296      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.296      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.296      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.296      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.296      ;
; 2.036 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.296      ;
; 2.049 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.303      ;
; 2.049 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.303      ;
; 2.049 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.303      ;
; 2.049 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.303      ;
; 2.049 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.303      ;
; 2.049 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.303      ;
; 2.049 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.303      ;
; 2.049 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.303      ;
; 2.049 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.303      ;
; 2.049 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.303      ;
; 2.049 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.303      ;
; 2.049 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.303      ;
; 2.049 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.303      ;
; 4.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.542      ; 5.035      ;
; 4.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.542      ; 5.035      ;
; 4.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.542      ; 5.035      ;
; 4.671 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.158      ; 5.015      ;
; 4.671 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.158      ; 5.015      ;
; 4.671 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.158      ; 5.015      ;
; 4.671 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.158      ; 5.015      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.046 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.313      ;
; 1.490 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.758      ;
; 1.490 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.758      ;
; 1.490 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.758      ;
; 1.490 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[9]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.758      ;
; 1.490 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[8]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.758      ;
; 1.490 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[10]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.758      ;
; 1.490 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.758      ;
; 1.490 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.758      ;
; 1.490 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.758      ;
; 1.490 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.758      ;
; 1.490 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.758      ;
; 1.490 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.758      ;
; 1.490 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.758      ;
; 1.490 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.758      ;
; 1.490 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.758      ;
; 1.532 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.806      ;
; 1.532 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.806      ;
; 1.532 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.806      ;
; 1.532 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.806      ;
; 1.532 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.806      ;
; 1.532 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.806      ;
; 1.532 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.806      ;
; 1.532 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.806      ;
; 1.532 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.806      ;
; 1.532 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.806      ;
; 1.532 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.806      ;
; 1.558 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.831      ;
; 1.558 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.831      ;
; 1.558 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.831      ;
; 1.558 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.831      ;
; 1.558 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.831      ;
; 1.558 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[6]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.831      ;
; 1.558 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[7]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.831      ;
; 1.558 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[5]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.831      ;
; 1.558 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.831      ;
; 1.558 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.831      ;
; 1.558 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[10]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.831      ;
; 1.558 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.831      ;
; 1.561 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.833      ;
; 1.561 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.833      ;
; 1.561 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.833      ;
; 1.561 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.833      ;
; 1.561 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.833      ;
; 1.561 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.833      ;
; 1.561 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.833      ;
; 1.561 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.833      ;
; 1.561 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.833      ;
; 1.561 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[3]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.833      ;
; 1.561 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[4]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.833      ;
; 1.561 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[2]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.833      ;
; 1.561 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.833      ;
; 5.152 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[9]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.616      ; 5.954      ;
; 5.153 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[7]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.615      ; 5.954      ;
; 5.153 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[3]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.615      ; 5.954      ;
; 5.153 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[2]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.615      ; 5.954      ;
; 5.163 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[15]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.607      ; 5.956      ;
; 5.163 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[19]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.607      ; 5.956      ;
; 5.163 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[18]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.607      ; 5.956      ;
; 5.163 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[17]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.607      ; 5.956      ;
; 5.163 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[16]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.607      ; 5.956      ;
; 5.163 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[14]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.607      ; 5.956      ;
; 5.163 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[13]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.607      ; 5.956      ;
; 5.163 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[12]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.607      ; 5.956      ;
; 5.163 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[11]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.607      ; 5.956      ;
; 5.163 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[10]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.607      ; 5.956      ;
; 5.584 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[8]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 5.954      ;
; 5.584 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[6]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 5.954      ;
; 5.584 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[5]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 5.954      ;
; 5.584 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[4]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 5.954      ;
; 5.584 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 5.954      ;
; 5.584 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 5.954      ;
; 5.608 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_otg_hpi_address:sprite_num|data_out[0]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.150      ; 5.944      ;
; 5.608 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_otg_hpi_address:sprite_num|data_out[1]                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.150      ; 5.944      ;
; 5.608 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[20]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 5.932      ;
; 5.608 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 5.932      ;
; 5.608 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 5.932      ;
; 5.608 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 5.932      ;
; 5.609 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|saved_grant[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 5.906      ;
; 5.609 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|saved_grant[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 5.906      ;
; 5.609 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 5.906      ;
; 5.609 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 5.906      ;
; 5.609 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 5.904      ;
; 5.609 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 5.904      ;
; 5.609 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 5.910      ;
; 5.609 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 5.910      ;
; 5.609 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 5.910      ;
; 5.609 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 5.910      ;
; 5.609 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 5.912      ;
; 5.609 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 5.904      ;
; 5.609 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 5.904      ;
; 5.609 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 5.904      ;
; 5.609 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_exception                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.127      ; 5.922      ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 5.206 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 5.480      ;
; 5.206 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 5.480      ;
; 5.206 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 5.479      ;
; 5.206 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 5.480      ;
; 5.206 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 5.479      ;
; 5.206 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 5.479      ;
; 5.206 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 5.479      ;
; 5.206 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 5.479      ;
; 5.206 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 5.480      ;
; 5.206 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 5.480      ;
; 5.206 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 5.479      ;
; 5.206 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 5.479      ;
; 5.206 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 5.480      ;
; 5.206 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 5.479      ;
; 5.206 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 5.480      ;
; 5.206 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 5.479      ;
; 5.206 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 5.480      ;
; 5.206 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 5.479      ;
; 5.207 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 5.481      ;
; 5.207 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 5.481      ;
; 5.207 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.477      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.478      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 5.469      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 5.469      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 5.469      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 5.469      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[22]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 5.469      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[21]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 5.472      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[20]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 5.472      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 5.472      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[18]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 5.472      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 5.472      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 5.472      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[5]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 5.475      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[4]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 5.475      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[3]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 5.475      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[2]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 5.475      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[1]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 5.475      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[0]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 5.476      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.477      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.477      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.477      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.477      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.477      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 5.480      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 5.480      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 5.480      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.477      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.479      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.479      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.479      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.479      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.479      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000010                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.479      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.479      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.477      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.479      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.478      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000010000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.478      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 5.480      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.479      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.479      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.477      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.479      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.478      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.478      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.478      ;
; 5.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.478      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.466      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.466      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.466      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.466      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[27]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.466      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 5.467      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 5.467      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 5.467      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 5.467      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[11]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 5.467      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[10]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 5.461      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[9]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 5.461      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[8]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 5.461      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[7]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 5.461      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[6]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.065      ; 5.461      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.478      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.478      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.478      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.478      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.478      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.478      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.478      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.478      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.478      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.478      ;
; 5.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 5.478      ;
; 5.393 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_21                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.030     ; 5.493      ;
; 5.395 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_23                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.004     ; 5.521      ;
; 5.399 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_18                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.007      ; 5.536      ;
; 5.401 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_31                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.007      ; 5.538      ;
; 5.401 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_13                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.029     ; 5.502      ;
; 5.402 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_1                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.016     ; 5.516      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.747 ; 4.967        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_controller:vgasync_instance|clkdiv                                                                                                                                                                                                                                                                ;
; 4.793 ; 5.144        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[6]                                                                                                                                                                                                                                                                            ;
; 4.793 ; 5.144        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[7]                                                                                                                                                                                                                                                                            ;
; 4.793 ; 5.144        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[7]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.793 ; 5.144        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[7]~_Duplicate_2                                                                                                                                                                                                                                                               ;
; 4.793 ; 5.144        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[7]~_Duplicate_3                                                                                                                                                                                                                                                               ;
; 4.793 ; 5.144        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[7]~_Duplicate_4                                                                                                                                                                                                                                                               ;
; 4.823 ; 5.043        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                    ;
; 4.823 ; 5.043        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                                                                                                    ;
; 4.823 ; 5.043        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                 ;
; 4.823 ; 5.043        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                 ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|frame_address[7]                                                                                                                                                                                                                                                                  ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                                                                                                    ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                                                                                               ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                               ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                               ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                               ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|frame_address[12]                                                                                                                                                                                                                                                                 ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|frame_address[13]                                                                                                                                                                                                                                                                 ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|frame_address[14]                                                                                                                                                                                                                                                                 ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|frame_address[15]                                                                                                                                                                                                                                                                 ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|frame_address[16]                                                                                                                                                                                                                                                                 ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|frame_address[17]                                                                                                                                                                                                                                                                 ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|frame_address[18]                                                                                                                                                                                                                                                                 ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                           ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                           ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                           ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                           ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                          ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                          ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[0]                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[14]                                                                                                                                    ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[1]                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                       ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[0]                                                                                                                                              ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[1]                                                                                                                                              ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[13]                                                                                                                                                    ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[17]                                                                                                                                                    ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|packet_in_progress                                                                                                                                                      ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[0]                                                                                                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[16]                                                                                                                                                                                        ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[17]                                                                                                                                                                                        ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[1]                                                                                                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[22]                                                                                                                                                                                        ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[23]                                                                                                                                                                                        ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[3]                                                                                                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[4]                                                                                                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[6]                                                                                                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[7]                                                                                                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|readdata[11]                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|readdata[12]                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|readdata[23]                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|readdata[24]                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|readdata[29]                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|readdata[4]                                                                                                          ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|writedata[16]                                                                                                        ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|writedata[17]                                                                                                        ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|writedata[18]                                                                                                        ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|writedata[1]                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|writedata[22]                                                                                                        ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|writedata[23]                                                                                                        ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|writedata[24]                                                                                                        ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|writedata[31]                                                                                                        ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|writedata[4]                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|writedata[5]                                                                                                         ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sdram_pll:sdram_pll|nios_system_sdram_pll_stdsync_sv6:stdsync2|nios_system_sdram_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                               ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sdram_pll:sdram_pll|nios_system_sdram_pll_stdsync_sv6:stdsync2|nios_system_sdram_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                               ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sdram_pll:sdram_pll|nios_system_sdram_pll_stdsync_sv6:stdsync2|nios_system_sdram_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                               ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                    ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sdram_pll:sdram_pll|prev_reset                                                                                                                                                                                                                                    ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sw_to_hw:sw_to_hw|data_out[2]                                                                                                                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                           ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                          ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                           ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                           ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                           ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                           ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                           ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                               ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                               ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                ;
; 4.833 ; 5.053        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_keycode:keycode|data_out[14]                                                                                                                                                                                                                                      ;
; 4.833 ; 5.053        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_keycode:keycode|data_out[2]                                                                                                                                                                                                                                       ;
; 4.833 ; 5.053        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                      ;
; 4.833 ; 5.053        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[14]                                                                                                                                                      ;
; 4.833 ; 5.053        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[2]                                                                                                                                                       ;
; 4.833 ; 5.053        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[15]                                                                                                                                    ;
; 4.833 ; 5.053        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[20]                                                                                                                                    ;
; 4.833 ; 5.053        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[23]                                                                                                                                    ;
; 4.833 ; 5.053        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[24]                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[38] ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52] ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[40] ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[45] ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[44] ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50] ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[42] ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[36] ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[37] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[38] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[14]                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[15]                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[16]                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[17]                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[18]                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[19]                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[1]                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[20]                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[21]                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[22]                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[23]                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[4]                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[9]                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[10]                                                                           ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[11]                                                                           ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[24]                                                                           ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_rnw                                                                                ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[37] ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[39] ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[43] ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[40] ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43] ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[61] ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[0]                                                                            ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[12]                                                                           ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[13]                                                                           ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[2]                                                                            ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[41] ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[36] ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[41] ;
; 9.713 ; 9.933        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[3]                                                                            ;
; 9.713 ; 9.933        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[6]                                                                            ;
; 9.713 ; 9.933        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[7]                                                                            ;
; 9.713 ; 9.933        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[8]                                                                            ;
; 9.713 ; 9.933        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                                ;
; 9.713 ; 9.933        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                  ;
; 9.713 ; 9.933        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                  ;
; 9.713 ; 9.933        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                ;
; 9.713 ; 9.933        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                ;
; 9.713 ; 9.933        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                 ;
; 9.713 ; 9.933        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                 ;
; 9.713 ; 9.933        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                 ;
; 9.713 ; 9.933        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                               ;
; 9.713 ; 9.933        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                               ;
; 9.713 ; 9.933        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[39] ;
; 9.713 ; 9.933        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                           ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[5]                                                                            ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                  ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                               ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                               ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                               ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address  ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                               ;
; 9.714 ; 9.934        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                  ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[16]                                                                           ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[17]                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'VGA_CLK'                                ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 35.790 ; 40.000       ; 4.210          ; Port Rate ; VGA_CLK ; Rise       ; VGA_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.559 ; 49.794       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a84~portb_address_reg0                                                        ;
; 49.560 ; 49.795       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a22~portb_address_reg0                                                        ;
; 49.560 ; 49.795       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a36~portb_address_reg0                                                        ;
; 49.560 ; 49.795       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a40~portb_address_reg0                                                        ;
; 49.560 ; 49.795       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a66~portb_address_reg0                                                        ;
; 49.560 ; 49.795       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a80~portb_address_reg0                                                        ;
; 49.561 ; 49.796       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.561 ; 49.796       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a82~portb_address_reg0                                                        ;
; 49.562 ; 49.797       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a12~portb_address_reg0                                                        ;
; 49.562 ; 49.797       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a2~portb_address_reg0                                                         ;
; 49.562 ; 49.797       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a78~portb_address_reg0                                                        ;
; 49.563 ; 49.798       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a10~portb_address_reg0                                                        ;
; 49.563 ; 49.798       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a18~portb_address_reg0                                                        ;
; 49.563 ; 49.798       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a50~portb_address_reg0                                                        ;
; 49.563 ; 49.798       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a56~portb_address_reg0                                                        ;
; 49.563 ; 49.798       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a72~portb_address_reg0                                                        ;
; 49.563 ; 49.798       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a8~portb_address_reg0                                                         ;
; 49.564 ; 49.799       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a48~portb_address_reg0                                                        ;
; 49.565 ; 49.800       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a60~portb_address_reg0                                                        ;
; 49.566 ; 49.801       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a6~portb_address_reg0                                                         ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a14~portb_address_reg0                                                        ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a26~portb_address_reg0                                                        ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a28~portb_address_reg0                                                        ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a34~portb_address_reg0                                                        ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~portb_address_reg0                                                        ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a44~portb_address_reg0                                                        ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a46~portb_address_reg0                                                        ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a52~portb_address_reg0                                                        ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a58~portb_address_reg0                                                        ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a62~portb_address_reg0                                                        ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a64~portb_address_reg0                                                        ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a68~portb_address_reg0                                                        ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a74~portb_address_reg0                                                        ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a76~portb_address_reg0                                                        ;
; 49.568 ; 49.803       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a24~portb_address_reg0                                                        ;
; 49.568 ; 49.803       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a32~portb_address_reg0                                                        ;
; 49.568 ; 49.803       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a4~portb_address_reg0                                                         ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a16~portb_address_reg0                                                        ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a30~portb_address_reg0                                                        ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a54~portb_address_reg0                                                        ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a70~portb_address_reg0                                                        ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a20~portb_address_reg0                                                        ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a38~portb_address_reg0                                                        ;
; 49.625 ; 49.845       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                    ;
; 49.625 ; 49.845       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                        ;
; 49.626 ; 49.846       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                              ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                              ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                              ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                              ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                              ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                              ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                              ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                              ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                              ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                              ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                              ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                              ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                              ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                              ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                              ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                              ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                              ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                              ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                              ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                              ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                              ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                              ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                              ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                              ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                              ;
; 49.672 ; 49.860       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                              ;
; 49.673 ; 49.861       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                              ;
; 49.674 ; 49.862       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; 4.972 ; 5.478 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; 4.972 ; 5.478 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 2.287 ; 2.712 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 1.404 ; 1.761 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 1.689 ; 2.012 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 1.858 ; 2.249 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 1.995 ; 2.316 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 2.047 ; 2.447 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 1.779 ; 2.169 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 1.571 ; 1.941 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 2.032 ; 2.405 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 2.087 ; 2.446 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 2.287 ; 2.712 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 1.692 ; 2.069 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 1.916 ; 2.264 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 2.257 ; 2.641 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 1.819 ; 2.212 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 2.040 ; 2.408 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 1.677 ; 2.054 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; 4.619 ; 4.607 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; 8.930 ; 9.082 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.384 ; 1.488 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.336 ; 1.440 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.332 ; 1.436 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.311 ; 1.415 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.346 ; 1.450 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.301 ; 1.405 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.324 ; 1.428 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.334 ; 1.438 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.302 ; 1.406 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.329 ; 1.433 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.339 ; 1.443 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.357 ; 1.461 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.358 ; 1.462 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.337 ; 1.441 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.384 ; 1.488 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.366 ; 1.470 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.359 ; 1.463 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.308 ; 1.412 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.318 ; 1.422 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.323 ; 1.427 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.331 ; 1.435 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.321 ; 1.425 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.349 ; 1.453 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.318 ; 1.422 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.304 ; 1.408 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.299 ; 1.403 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.262 ; 1.366 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.292 ; 1.396 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.292 ; 1.396 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.272 ; 1.376 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.276 ; 1.380 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.302 ; 1.406 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.319 ; 1.423 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; -2.299 ; -2.785 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; -2.299 ; -2.785 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; -0.957 ; -1.291 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; -0.957 ; -1.291 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; -1.232 ; -1.534 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; -1.409 ; -1.785 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; -1.524 ; -1.824 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; -1.575 ; -1.950 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; -1.317 ; -1.683 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; -1.132 ; -1.488 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; -1.559 ; -1.910 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; -1.613 ; -1.949 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; -1.820 ; -2.229 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; -1.235 ; -1.588 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; -1.450 ; -1.776 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; -1.791 ; -2.160 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; -1.358 ; -1.726 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; -1.568 ; -1.912 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; -1.220 ; -1.573 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.213 ; -0.244 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; -2.995 ; -3.138 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.628 ; -0.732 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.703 ; -0.807 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.698 ; -0.802 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.677 ; -0.781 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.713 ; -0.817 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.667 ; -0.771 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.690 ; -0.794 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.700 ; -0.804 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.667 ; -0.771 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.695 ; -0.799 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.705 ; -0.809 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.724 ; -0.828 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.726 ; -0.830 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.704 ; -0.808 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.751 ; -0.855 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.733 ; -0.837 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.725 ; -0.829 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.674 ; -0.778 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.685 ; -0.789 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.690 ; -0.794 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.698 ; -0.802 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.688 ; -0.792 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.717 ; -0.821 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.684 ; -0.788 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.671 ; -0.775 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.665 ; -0.769 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.628 ; -0.732 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.658 ; -0.762 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.658 ; -0.762 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.637 ; -0.741 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.641 ; -0.745 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.667 ; -0.771 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.685 ; -0.789 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 17.864 ; 17.824 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 15.128 ; 15.049 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 16.601 ; 16.756 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 14.941 ; 14.858 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 14.431 ; 14.458 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 15.885 ; 15.745 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 17.864 ; 17.824 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 17.514 ; 17.531 ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 15.386 ; 15.525 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 15.386 ; 15.525 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 13.100 ; 13.113 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 15.000 ; 14.734 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 13.425 ; 13.430 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 15.101 ; 14.949 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 14.846 ; 14.945 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 15.281 ; 15.297 ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 17.219 ; 17.100 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 15.691 ; 15.841 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 15.370 ; 15.558 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 14.877 ; 14.828 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 15.999 ; 15.968 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 17.219 ; 17.100 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 14.016 ; 14.048 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 15.308 ; 15.289 ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 19.050 ; 18.868 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 15.568 ; 15.371 ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 16.132 ; 15.830 ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 19.050 ; 18.868 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 16.953 ; 16.756 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 16.051 ; 15.792 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 18.554 ; 18.472 ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 17.886 ; 17.947 ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 17.668 ; 17.651 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 17.668 ; 17.651 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 17.042 ; 17.078 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 15.051 ; 15.037 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 15.779 ; 15.591 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 13.977 ; 13.919 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 15.502 ; 15.358 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 15.154 ; 15.154 ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 18.174 ; 18.295 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 15.533 ; 15.308 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 18.174 ; 18.295 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 15.007 ; 14.824 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 14.945 ; 14.903 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 15.466 ; 15.444 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 14.170 ; 14.193 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 15.554 ; 15.590 ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 15.383 ; 15.386 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 13.557 ; 13.631 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 14.498 ; 14.550 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 13.484 ; 13.505 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 13.349 ; 13.455 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 14.117 ; 13.912 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 15.383 ; 15.386 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 14.167 ; 14.118 ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 15.197 ; 15.190 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 13.253 ; 13.244 ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 13.855 ; 13.870 ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 14.567 ; 14.445 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 14.374 ; 14.239 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 15.197 ; 15.190 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 15.063 ; 15.062 ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 12.926 ; 12.982 ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 44.038 ; 44.007 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 14.288 ; 14.226 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 30.843 ; 30.927 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 31.286 ; 31.165 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 32.090 ; 32.231 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 30.852 ; 30.770 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 32.000 ; 31.979 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 38.659 ; 38.641 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 42.089 ; 42.060 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 41.904 ; 41.703 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 44.038 ; 44.007 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 41.435 ; 41.336 ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 41.310 ; 41.281 ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 42.262 ; 42.284 ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 42.527 ; 42.419 ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 42.319 ; 42.344 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 43.867 ; 43.949 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 41.550 ; 41.497 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 42.000 ; 41.889 ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 10.657 ; 10.709 ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 10.657 ; 10.709 ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 8.654  ; 8.629  ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 9.395  ; 9.481  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 9.341  ; 9.345  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 7.712  ; 7.696  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 7.527  ; 7.532  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 7.540  ; 7.551  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 7.759  ; 7.749  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 7.768  ; 7.786  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 8.290  ; 8.315  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 7.196  ; 7.213  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 8.647  ; 8.648  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 8.527  ; 8.581  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 8.602  ; 8.584  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 8.019  ; 7.998  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 8.732  ; 8.830  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 9.310  ; 9.295  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 9.215  ; 9.149  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 9.341  ; 9.345  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 8.745  ; 8.807  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 9.435  ; 9.507  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 7.246  ; 7.257  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 7.477  ; 7.442  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.421 ; 15.058 ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.352  ; 3.325  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.283  ; 3.256  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.183  ; 3.153  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.293  ; 3.266  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.308  ; 3.281  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.220  ; 3.190  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.244  ; 3.214  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.312  ; 3.285  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.306  ; 3.279  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.266  ; 3.236  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.334  ; 3.307  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.318  ; 3.291  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.349  ; 3.322  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.193  ; 3.163  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.349  ; 3.322  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.300  ; 3.273  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.369  ; 3.342  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.399  ; 3.372  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.316  ; 3.289  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.382  ; 3.355  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.366  ; 3.339  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.372  ; 3.345  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.389  ; 3.362  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.399  ; 3.372  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.392  ; 3.365  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.344  ; 3.317  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.354  ; 3.327  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.395  ; 3.368  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.313  ; 3.286  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.375  ; 3.348  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.388  ; 3.361  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.254  ; 3.224  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.374  ; 3.347  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.325  ; 3.298  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.349  ; 3.322  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.341  ; 3.314  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.331  ; 3.304  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.302  ; 3.275  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.335  ; 3.308  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.308  ; 3.281  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.351  ; 3.324  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.381  ; 3.354  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.381  ; 3.354  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.362  ; 3.335  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.358  ; 3.331  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.392  ; 3.365  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.394  ; 3.367  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.316  ; 3.289  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.295  ; 3.268  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.189 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.205 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 9.868  ; 9.919  ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 10.542 ; 10.481 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 12.058 ; 12.149 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 10.405 ; 10.291 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 9.868  ; 9.919  ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 11.263 ; 11.173 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 13.204 ; 13.211 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 12.831 ; 12.880 ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 9.831  ; 9.809  ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 11.983 ; 12.135 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 9.831  ; 9.809  ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 11.622 ; 11.336 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 10.104 ; 10.060 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 11.713 ; 11.736 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 11.483 ; 11.646 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 11.911 ; 11.953 ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 10.390 ; 10.433 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 11.996 ; 12.103 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 11.698 ; 11.841 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 11.262 ; 11.124 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 12.279 ; 12.214 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 13.452 ; 13.429 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 10.390 ; 10.433 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 11.595 ; 11.613 ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 11.319 ; 11.155 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 11.319 ; 11.155 ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 11.829 ; 11.592 ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 14.684 ; 14.572 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 12.631 ; 12.486 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 11.805 ; 11.630 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 14.185 ; 14.164 ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 13.570 ; 13.624 ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 10.443 ; 10.362 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 13.948 ; 13.937 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 13.404 ; 13.394 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 11.441 ; 11.433 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 12.153 ; 11.975 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 10.443 ; 10.362 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 11.868 ; 11.734 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 11.562 ; 11.554 ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 10.428 ; 10.431 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 11.680 ; 11.428 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 14.270 ; 14.354 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 11.214 ; 11.069 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 11.116 ; 11.038 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 11.688 ; 11.633 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 10.428 ; 10.431 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 11.666 ; 11.736 ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 9.586  ; 9.575  ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 9.788  ; 9.829  ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 10.776 ; 10.688 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 9.586  ; 9.575  ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 9.588  ; 9.659  ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 10.187 ; 10.130 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 11.421 ; 11.544 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 10.208 ; 10.191 ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 9.734  ; 9.813  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 10.048 ; 10.023 ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 10.662 ; 10.639 ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 11.304 ; 11.208 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 11.124 ; 10.981 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 11.976 ; 11.877 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 11.837 ; 11.783 ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 9.734  ; 9.813  ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 9.495  ; 9.555  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 11.104 ; 11.078 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 9.974  ; 10.041 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 11.099 ; 11.029 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 11.015 ; 11.070 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 9.948  ; 9.864  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 11.073 ; 10.997 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 9.709  ; 9.684  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 10.636 ; 10.744 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 11.574 ; 11.417 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 13.017 ; 13.039 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 9.495  ; 9.555  ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 9.815  ; 9.828  ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 10.137 ; 10.276 ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 10.513 ; 10.460 ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 11.652 ; 11.811 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 12.164 ; 12.365 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 10.366 ; 10.270 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 10.047 ; 10.076 ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 8.356  ; 8.330  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 10.325 ; 10.379 ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 8.356  ; 8.330  ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 9.066  ; 9.150  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 6.952  ; 6.968  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 7.448  ; 7.432  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 7.270  ; 7.274  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 7.284  ; 7.293  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 7.493  ; 7.482  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 7.502  ; 7.518  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 8.003  ; 8.026  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 6.952  ; 6.968  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 8.343  ; 8.342  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 8.230  ; 8.282  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 8.303  ; 8.284  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 7.744  ; 7.723  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 8.429  ; 8.522  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 8.982  ; 8.968  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 8.893  ; 8.829  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 9.013  ; 9.016  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 8.441  ; 8.499  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 9.105  ; 9.175  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 7.003  ; 7.015  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 7.225  ; 7.190  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.015 ; 12.655 ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.702  ; 2.673  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.867  ; 2.841  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.801  ; 2.775  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.702  ; 2.673  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.878  ; 2.852  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.811  ; 2.785  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.825  ; 2.799  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.737  ; 2.708  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.761  ; 2.732  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.829  ; 2.803  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.823  ; 2.797  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.781  ; 2.752  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.850  ; 2.824  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.835  ; 2.809  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.712  ; 2.683  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.712  ; 2.683  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.864  ; 2.838  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.817  ; 2.791  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.884  ; 2.858  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.771  ; 2.742  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.833  ; 2.807  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.877  ; 2.851  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.898  ; 2.872  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.883  ; 2.857  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.888  ; 2.862  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.905  ; 2.879  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.915  ; 2.889  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.907  ; 2.881  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.860  ; 2.834  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.870  ; 2.844  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.912  ; 2.886  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.831  ; 2.805  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.892  ; 2.866  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.905  ; 2.879  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.771  ; 2.742  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.890  ; 2.864  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.841  ; 2.815  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.831  ; 2.805  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.866  ; 2.840  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.858  ; 2.832  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.848  ; 2.822  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.820  ; 2.794  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.851  ; 2.825  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.825  ; 2.799  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.830  ; 2.804  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.867  ; 2.841  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.897  ; 2.871  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.897  ; 2.871  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.877  ; 2.851  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.873  ; 2.847  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.907  ; 2.881  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.910  ; 2.884  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.833  ; 2.807  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.814  ; 2.788  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.646 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.663 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 9.478 ;    ;    ; 9.961 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 9.148 ;    ;    ; 9.611 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                               ;
+---------------+------------+--------+--------+------------+---------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------+------------+--------+--------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 9.540  ; 9.463  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.960  ; 9.883  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 9.906  ; 9.829  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.960  ; 9.883  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 9.906  ; 9.829  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 9.540  ; 9.463  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 9.540  ; 9.463  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 10.305 ; 10.228 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 9.801  ; 9.719  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 9.577  ; 9.500  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 9.577  ; 9.500  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 9.562  ; 9.485  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 9.562  ; 9.485  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 9.894  ; 9.817  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 9.543  ; 9.466  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 9.928  ; 9.851  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 9.894  ; 9.817  ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 3.105  ; 3.023  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 3.195  ; 3.118  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 3.220  ; 3.143  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 3.241  ; 3.164  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 3.215  ; 3.138  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 3.241  ; 3.164  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 3.238  ; 3.161  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 3.238  ; 3.161  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 3.251  ; 3.174  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 3.213  ; 3.136  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 3.213  ; 3.136  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 3.224  ; 3.147  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 3.182  ; 3.105  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 3.224  ; 3.147  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 3.207  ; 3.130  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 3.105  ; 3.023  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 3.213  ; 3.136  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 3.214  ; 3.137  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 3.203  ; 3.126  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 3.218  ; 3.141  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 3.210  ; 3.133  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 3.210  ; 3.133  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 3.181  ; 3.104  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 3.214  ; 3.137  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 3.207  ; 3.130  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 3.213  ; 3.136  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 3.250  ; 3.173  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 3.250  ; 3.173  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 3.250  ; 3.173  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 3.251  ; 3.174  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 3.247  ; 3.170  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 3.251  ; 3.174  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 3.243  ; 3.166  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                     ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 9.212 ; 9.135 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.615 ; 9.538 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 9.564 ; 9.487 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.615 ; 9.538 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 9.564 ; 9.487 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 9.212 ; 9.135 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 9.212 ; 9.135 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 9.946 ; 9.869 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 9.459 ; 9.377 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 9.248 ; 9.171 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 9.248 ; 9.171 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 9.233 ; 9.156 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 9.233 ; 9.156 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 9.552 ; 9.475 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 9.214 ; 9.137 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 9.585 ; 9.508 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 9.552 ; 9.475 ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 2.624 ; 2.542 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 2.714 ; 2.637 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 2.738 ; 2.661 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 2.759 ; 2.682 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 2.734 ; 2.657 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 2.759 ; 2.682 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 2.756 ; 2.679 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 2.756 ; 2.679 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 2.768 ; 2.691 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 2.731 ; 2.654 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 2.731 ; 2.654 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 2.743 ; 2.666 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 2.702 ; 2.625 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 2.743 ; 2.666 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 2.726 ; 2.649 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 2.624 ; 2.542 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 2.731 ; 2.654 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 2.732 ; 2.655 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 2.722 ; 2.645 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 2.737 ; 2.660 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 2.729 ; 2.652 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 2.729 ; 2.652 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 2.701 ; 2.624 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 2.732 ; 2.655 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 2.726 ; 2.649 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 2.731 ; 2.654 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 2.768 ; 2.691 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 2.768 ; 2.691 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 2.768 ; 2.691 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 2.768 ; 2.691 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 2.764 ; 2.687 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 2.768 ; 2.691 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 2.761 ; 2.684 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                    ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 9.509     ; 9.586     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.934     ; 10.011    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 9.874     ; 9.951     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.934     ; 10.011    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 9.874     ; 9.951     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 9.509     ; 9.586     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 9.509     ; 9.586     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 10.269    ; 10.346    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 9.761     ; 9.843     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 9.550     ; 9.627     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 9.550     ; 9.627     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 9.534     ; 9.611     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 9.534     ; 9.611     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 9.857     ; 9.934     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 9.512     ; 9.589     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 9.896     ; 9.973     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 9.857     ; 9.934     ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 3.091     ; 3.173     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 3.186     ; 3.263     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 3.211     ; 3.288     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 3.232     ; 3.309     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 3.206     ; 3.283     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 3.232     ; 3.309     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 3.229     ; 3.306     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 3.229     ; 3.306     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 3.242     ; 3.319     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 3.215     ; 3.292     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 3.173     ; 3.250     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 3.215     ; 3.292     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 3.198     ; 3.275     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 3.091     ; 3.173     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 3.205     ; 3.282     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 3.194     ; 3.271     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 3.209     ; 3.286     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 3.201     ; 3.278     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 3.201     ; 3.278     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 3.172     ; 3.249     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 3.205     ; 3.282     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 3.198     ; 3.275     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 3.241     ; 3.318     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 3.241     ; 3.318     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 3.241     ; 3.318     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 3.242     ; 3.319     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 3.238     ; 3.315     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 3.242     ; 3.319     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 3.234     ; 3.311     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                            ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 9.179     ; 9.256     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.587     ; 9.664     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 9.530     ; 9.607     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.587     ; 9.664     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 9.530     ; 9.607     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 9.179     ; 9.256     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 9.179     ; 9.256     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 9.909     ; 9.986     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 9.417     ; 9.499     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 9.219     ; 9.296     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 9.219     ; 9.296     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 9.203     ; 9.280     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 9.203     ; 9.280     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 9.513     ; 9.590     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 9.181     ; 9.258     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 9.550     ; 9.627     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 9.513     ; 9.590     ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 2.608     ; 2.690     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 2.703     ; 2.780     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 2.727     ; 2.804     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 2.748     ; 2.825     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 2.723     ; 2.800     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 2.748     ; 2.825     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 2.745     ; 2.822     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 2.745     ; 2.822     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 2.757     ; 2.834     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 2.720     ; 2.797     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 2.720     ; 2.797     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 2.732     ; 2.809     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 2.691     ; 2.768     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 2.732     ; 2.809     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 2.715     ; 2.792     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 2.608     ; 2.690     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 2.720     ; 2.797     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 2.721     ; 2.798     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 2.711     ; 2.788     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 2.726     ; 2.803     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 2.718     ; 2.795     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 2.718     ; 2.795     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 2.690     ; 2.767     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 2.721     ; 2.798     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 2.715     ; 2.792     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 2.720     ; 2.797     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 2.757     ; 2.834     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 2.757     ; 2.834     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 2.757     ; 2.834     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 2.757     ; 2.834     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 2.753     ; 2.830     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 2.757     ; 2.834     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 2.750     ; 2.827     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 32.643 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                          ;
+-----------+-----------------+---------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                            ; Note ;
+-----------+-----------------+---------------------------------------+------+
; 29.82 MHz ; 29.82 MHz       ; CLOCK_50                              ;      ;
; 79.29 MHz ; 79.29 MHz       ; altera_reserved_tck                   ;      ;
; 91.15 MHz ; 91.15 MHz       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;      ;
+-----------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                              ;
+---------------------------------------+---------+---------------+
; Clock                                 ; Slack   ; End Point TNS ;
+---------------------------------------+---------+---------------+
; CLOCK_50                              ; -13.530 ; -716.718      ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; -13.094 ; -506.556      ;
; altera_reserved_tck                   ; 43.694  ; 0.000         ;
+---------------------------------------+---------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                             ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.290 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.352 ; 0.000         ;
; altera_reserved_tck                   ; 0.356 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                          ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 14.137 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 14.209 ; 0.000         ;
; altera_reserved_tck                   ; 47.957 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                          ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; altera_reserved_tck                   ; 0.911 ; 0.000         ;
; CLOCK_50                              ; 0.955 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 4.691 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary               ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 4.794  ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 9.684  ; 0.000         ;
; VGA_CLK                               ; 35.790 ; 0.000         ;
; altera_reserved_tck                   ; 49.487 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                              ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.530 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.308      ; 33.857     ;
; -13.530 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.308      ; 33.857     ;
; -13.515 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.308      ; 33.842     ;
; -13.515 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.308      ; 33.842     ;
; -13.489 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.307      ; 33.815     ;
; -13.474 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.307      ; 33.800     ;
; -13.430 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.308      ; 33.757     ;
; -13.415 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.308      ; 33.742     ;
; -11.789 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 31.733     ;
; -11.789 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 31.733     ;
; -11.748 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 31.691     ;
; -11.689 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 31.633     ;
; -11.369 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 31.313     ;
; -11.369 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 31.313     ;
; -11.328 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 31.271     ;
; -11.269 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 31.213     ;
; -11.261 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 31.205     ;
; -11.261 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 31.205     ;
; -11.220 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 31.163     ;
; -11.196 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 31.140     ;
; -11.196 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 31.140     ;
; -11.161 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 31.105     ;
; -11.155 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 31.098     ;
; -11.121 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 31.065     ;
; -11.121 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 31.065     ;
; -11.096 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 31.040     ;
; -11.080 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 31.023     ;
; -11.076 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 31.020     ;
; -11.076 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 31.020     ;
; -11.054 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.998     ;
; -11.054 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.998     ;
; -11.035 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 30.978     ;
; -11.021 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.965     ;
; -11.021 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.965     ;
; -11.021 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.965     ;
; -11.013 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 30.956     ;
; -10.980 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 30.923     ;
; -10.976 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.920     ;
; -10.958 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 30.889     ;
; -10.958 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 30.889     ;
; -10.956 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 30.887     ;
; -10.956 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 30.887     ;
; -10.954 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.898     ;
; -10.921 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.865     ;
; -10.917 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 30.847     ;
; -10.915 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 30.845     ;
; -10.910 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.854     ;
; -10.910 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.854     ;
; -10.908 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.852     ;
; -10.908 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.852     ;
; -10.905 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.849     ;
; -10.905 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.849     ;
; -10.869 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 30.812     ;
; -10.867 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 30.810     ;
; -10.864 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 30.807     ;
; -10.858 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 30.789     ;
; -10.856 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 30.787     ;
; -10.853 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 30.783     ;
; -10.853 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 30.783     ;
; -10.852 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 30.782     ;
; -10.852 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 30.782     ;
; -10.812 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 30.741     ;
; -10.811 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 30.740     ;
; -10.810 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.754     ;
; -10.808 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.752     ;
; -10.805 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.749     ;
; -10.753 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 30.683     ;
; -10.752 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 30.682     ;
; -10.715 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 30.661     ;
; -10.715 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 30.661     ;
; -10.715 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 30.661     ;
; -10.715 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 30.661     ;
; -10.705 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 30.650     ;
; -10.705 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 30.650     ;
; -10.674 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 30.619     ;
; -10.674 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 30.619     ;
; -10.673 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.617     ;
; -10.673 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.617     ;
; -10.664 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.608     ;
; -10.632 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 30.575     ;
; -10.621 ; blittera:blittera|counter[16]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.308      ; 30.948     ;
; -10.615 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 30.561     ;
; -10.615 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 30.561     ;
; -10.606 ; blittera:blittera|counter[16]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.308      ; 30.933     ;
; -10.605 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 30.550     ;
; -10.573 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 30.505     ;
; -10.573 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.517     ;
; -10.573 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 30.505     ;
; -10.568 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 30.500     ;
; -10.568 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 30.500     ;
; -10.532 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 30.463     ;
; -10.527 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 30.458     ;
; -10.504 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.448     ;
; -10.504 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.448     ;
; -10.473 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 30.405     ;
; -10.468 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 30.400     ;
; -10.463 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 30.406     ;
; -10.404 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 30.348     ;
; -10.351 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 30.659     ;
; -10.351 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.289      ; 30.659     ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                           ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -13.094 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.413     ; 30.700     ;
; -13.094 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.413     ; 30.700     ;
; -13.093 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.685     ;
; -13.093 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.685     ;
; -13.056 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.648     ;
; -13.056 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.648     ;
; -13.053 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.414     ; 30.658     ;
; -13.052 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.428     ; 30.643     ;
; -13.031 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.434     ; 30.616     ;
; -13.029 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.434     ; 30.614     ;
; -13.015 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.428     ; 30.606     ;
; -12.994 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.413     ; 30.600     ;
; -12.993 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.585     ;
; -12.988 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.435     ; 30.572     ;
; -12.977 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.413     ; 30.583     ;
; -12.977 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.413     ; 30.583     ;
; -12.956 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.548     ;
; -12.936 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.414     ; 30.541     ;
; -12.931 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.434     ; 30.516     ;
; -12.913 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.434     ; 30.498     ;
; -12.913 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.434     ; 30.498     ;
; -12.877 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.413     ; 30.483     ;
; -12.872 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.435     ; 30.456     ;
; -12.869 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.413     ; 30.475     ;
; -12.869 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.413     ; 30.475     ;
; -12.855 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.459     ; 30.415     ;
; -12.855 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.459     ; 30.415     ;
; -12.845 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.437     ;
; -12.845 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.437     ;
; -12.838 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.430     ;
; -12.838 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.430     ;
; -12.830 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.426     ; 30.423     ;
; -12.830 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.426     ; 30.423     ;
; -12.828 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.414     ; 30.433     ;
; -12.824 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.416     ;
; -12.824 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.416     ;
; -12.814 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.460     ; 30.373     ;
; -12.813 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.434     ; 30.398     ;
; -12.804 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.428     ; 30.395     ;
; -12.797 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.428     ; 30.388     ;
; -12.789 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.381     ;
; -12.785 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.469     ; 30.335     ;
; -12.785 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.469     ; 30.335     ;
; -12.783 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.428     ; 30.374     ;
; -12.774 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.446     ; 30.347     ;
; -12.774 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.446     ; 30.347     ;
; -12.769 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.413     ; 30.375     ;
; -12.755 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.459     ; 30.315     ;
; -12.745 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.337     ;
; -12.744 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.470     ; 30.293     ;
; -12.738 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.330     ;
; -12.735 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.459     ; 30.295     ;
; -12.735 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.459     ; 30.295     ;
; -12.733 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.447     ; 30.305     ;
; -12.730 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.426     ; 30.323     ;
; -12.724 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.316     ;
; -12.722 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.426     ; 30.315     ;
; -12.722 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.426     ; 30.315     ;
; -12.694 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.460     ; 30.253     ;
; -12.685 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.469     ; 30.235     ;
; -12.683 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.275     ;
; -12.683 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.275     ;
; -12.681 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.273     ;
; -12.674 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.446     ; 30.247     ;
; -12.656 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.446     ; 30.229     ;
; -12.656 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.446     ; 30.229     ;
; -12.645 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.434     ; 30.230     ;
; -12.642 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.428     ; 30.233     ;
; -12.635 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.440     ; 30.214     ;
; -12.635 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.459     ; 30.195     ;
; -12.635 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.440     ; 30.214     ;
; -12.634 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.814     ; 29.839     ;
; -12.632 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.814     ; 29.837     ;
; -12.622 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.426     ; 30.215     ;
; -12.615 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.447     ; 30.187     ;
; -12.613 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.466     ; 30.166     ;
; -12.613 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.466     ; 30.166     ;
; -12.594 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.441     ; 30.172     ;
; -12.591 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.815     ; 29.795     ;
; -12.583 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.175     ;
; -12.583 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.175     ;
; -12.572 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.467     ; 30.124     ;
; -12.556 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.446     ; 30.129     ;
; -12.549 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.446     ; 30.122     ;
; -12.549 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.446     ; 30.122     ;
; -12.545 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.434     ; 30.130     ;
; -12.535 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.440     ; 30.114     ;
; -12.534 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.814     ; 29.739     ;
; -12.531 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.459     ; 30.091     ;
; -12.531 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.459     ; 30.091     ;
; -12.523 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.459     ; 30.083     ;
; -12.523 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.459     ; 30.083     ;
; -12.513 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.466     ; 30.066     ;
; -12.508 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.447     ; 30.080     ;
; -12.490 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.460     ; 30.049     ;
; -12.483 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.427     ; 30.075     ;
; -12.482 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.460     ; 30.041     ;
; -12.476 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.459     ; 30.036     ;
; -12.476 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.459     ; 30.036     ;
; -12.449 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.446     ; 30.022     ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.694 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 6.469      ;
; 44.069 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 6.101      ;
; 44.099 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 6.063      ;
; 44.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 5.533      ;
; 44.643 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 5.527      ;
; 44.670 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 5.492      ;
; 44.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 5.358      ;
; 44.834 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 5.328      ;
; 45.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 5.162      ;
; 45.099 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 5.063      ;
; 45.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 4.969      ;
; 45.224 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 4.938      ;
; 45.253 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 4.909      ;
; 45.326 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 4.836      ;
; 45.458 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 4.728      ;
; 45.672 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 4.496      ;
; 45.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 4.463      ;
; 45.996 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 4.166      ;
; 46.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 4.003      ;
; 46.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.860      ;
; 47.370 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.798      ;
; 47.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.780      ;
; 47.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 2.769      ;
; 47.526 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 2.632      ;
; 47.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.581      ;
; 47.612 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.556      ;
; 47.668 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 2.495      ;
; 47.727 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.438      ;
; 47.737 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 2.415      ;
; 47.815 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.353      ;
; 47.989 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 2.188      ;
; 48.086 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 2.071      ;
; 48.145 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 2.014      ;
; 48.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 1.748      ;
; 49.299 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 0.876      ;
; 92.210 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.740      ;
; 92.211 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.739      ;
; 92.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.738      ;
; 92.218 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.732      ;
; 92.222 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.728      ;
; 92.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.724      ;
; 92.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.686      ;
; 92.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.441      ;
; 92.511 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.439      ;
; 92.512 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.438      ;
; 92.513 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.437      ;
; 92.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.433      ;
; 92.520 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.430      ;
; 92.521 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.429      ;
; 92.524 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.426      ;
; 92.525 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.425      ;
; 92.865 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.094      ;
; 92.869 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.090      ;
; 92.869 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.090      ;
; 92.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.089      ;
; 92.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 7.070      ;
; 92.904 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.048      ;
; 92.905 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.047      ;
; 92.906 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.046      ;
; 92.912 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.040      ;
; 92.916 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.036      ;
; 92.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.032      ;
; 92.958 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.994      ;
; 93.025 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.925      ;
; 93.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.924      ;
; 93.027 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.923      ;
; 93.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.917      ;
; 93.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.913      ;
; 93.041 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.909      ;
; 93.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.871      ;
; 93.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.749      ;
; 93.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.747      ;
; 93.206 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.746      ;
; 93.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.745      ;
; 93.211 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.741      ;
; 93.214 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.738      ;
; 93.215 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.737      ;
; 93.218 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.734      ;
; 93.219 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.733      ;
; 93.324 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.626      ;
; 93.326 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.624      ;
; 93.327 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.623      ;
; 93.328 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.622      ;
; 93.332 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.618      ;
; 93.335 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.615      ;
; 93.336 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.614      ;
; 93.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.611      ;
; 93.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.610      ;
; 93.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.308     ; 6.342      ;
; 93.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.343     ; 6.227      ;
; 93.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.503      ;
; 93.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.503      ;
; 93.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.503      ;
; 93.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.503      ;
; 93.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.503      ;
; 93.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.503      ;
; 93.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.503      ;
; 93.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.503      ;
; 93.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.503      ;
; 93.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.503      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.290 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a20~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 0.880      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a30~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.928      ;
; 0.337 ; burst_control:burst|sdram_master:master|state.BURST_READ                                                                                                                                                                                                                                              ; burst_control:burst|sdram_master:master|state.BURST_READ                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; blittera:blittera|counter[15]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[15]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a30~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 0.933      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a30~porta_address_reg0                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.925      ;
; 0.341 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                        ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.936      ;
; 0.348 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.951      ;
; 0.349 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                        ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.946      ;
; 0.350 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[10]                                                                                                                                                                                                          ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg0                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.946      ;
; 0.350 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.953      ;
; 0.353 ; burst_control:burst|sdram_master:master|state.WAIT                                                                                                                                                                                                                                                    ; burst_control:burst|sdram_master:master|state.WAIT                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|frame_address[1]                                                                                                                                                                                                                                                                  ; burst_control:burst|frame_address[1]                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[8]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[8]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[12]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[12]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[3]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[3]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[9]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[9]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[10]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[10]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[11]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[11]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|v_state.VGA_READ                                                                                                                                                                                                                                                                  ; burst_control:burst|v_state.VGA_READ                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[13]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[13]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[14]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[14]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[16]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[16]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[17]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[17]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[18]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[18]                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[2]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[2]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[4]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[4]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[5]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[5]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[6]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[6]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[7]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[7]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[1]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[1]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|counter[0]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[0]                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.956      ;
; 0.354 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                              ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; burst_control:burst|state.BLITTER_READ                                                                                                                                                                                                                                                                ; burst_control:burst|state.BLITTER_READ                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; burst_control:burst|state.BLITTER_WRITE                                                                                                                                                                                                                                                               ; burst_control:burst|state.BLITTER_WRITE                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|a_fefifo_jaf:fifo_state|b_full                                                                                                                                                          ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|a_fefifo_jaf:fifo_state|b_full                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; blittera:blittera|state.WAIT                                                                                                                                                                                                                                                                          ; blittera:blittera|state.WAIT                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; blittera:blittera|state.READ                                                                                                                                                                                                                                                                          ; blittera:blittera|state.READ                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|read                                                                                                                 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|read                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                  ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                   ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                  ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.957      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; communicator:com|blitter_done                                                                                                                                                                                                                                                                         ; communicator:com|blitter_done                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                          ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                          ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                              ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                              ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                  ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                      ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                                                                     ; nios_system:nios_system|nios_system_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                    ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                    ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                           ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                            ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                         ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|break_on_reset         ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|break_on_reset         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|resetlatch             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|resetlatch             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                  ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; communicator:com|state.READ_SPRITE2                                                                                                                                                                                                                                                                   ; communicator:com|state.READ_SPRITE2                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; communicator:com|state.WAIT                                                                                                                                                                                                                                                                           ; communicator:com|state.WAIT                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; communicator:com|state.FINISHED_SPRITE                                                                                                                                                                                                                                                                ; communicator:com|state.FINISHED_SPRITE                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; communicator:com|state.WRITE_SPRITE                                                                                                                                                                                                                                                                   ; communicator:com|state.WRITE_SPRITE                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                           ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|monitor_go             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|monitor_go             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a20~porta_datain_reg0                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 0.946      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                               ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.394 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.639      ;
; 0.394 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.639      ;
; 0.396 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.641      ;
; 0.397 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.642      ;
; 0.400 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.645      ;
; 0.419 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.664      ;
; 0.432 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.677      ;
; 0.436 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.681      ;
; 0.444 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.689      ;
; 0.452 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.697      ;
; 0.505 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[39]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[3]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.505 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[36]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[0]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.545 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[26]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[26]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.789      ;
; 0.546 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[31]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[31]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.789      ;
; 0.546 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[25]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[25]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.790      ;
; 0.546 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[24]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[24]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.790      ;
; 0.546 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[10]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[10]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.789      ;
; 0.546 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.791      ;
; 0.547 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[18]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[18]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.790      ;
; 0.547 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[17]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[17]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.790      ;
; 0.547 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[15]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[15]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.790      ;
; 0.549 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[13]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[13]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.567 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[29]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[29]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.810      ;
; 0.568 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[14]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[14]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.811      ;
; 0.569 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[21]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[21]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.812      ;
; 0.569 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[7]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[7]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.812      ;
; 0.570 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[30]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[30]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.813      ;
; 0.570 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[28]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[28]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.813      ;
; 0.570 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[19]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[19]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.813      ;
; 0.570 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[12]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[12]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.813      ;
; 0.570 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[8]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[8]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.813      ;
; 0.572 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[9]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[9]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.815      ;
; 0.583 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.828      ;
; 0.586 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.831      ;
; 0.590 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.835      ;
; 0.593 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.838      ;
; 0.596 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.841      ;
; 0.599 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.844      ;
; 0.601 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.846      ;
; 0.603 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.848      ;
; 0.603 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.848      ;
; 0.607 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.852      ;
; 0.608 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.853      ;
; 0.620 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.865      ;
; 0.629 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.874      ;
; 0.629 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.873      ;
; 0.639 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.883      ;
; 0.650 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.895      ;
; 0.651 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.896      ;
; 0.657 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.902      ;
; 0.666 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.911      ;
; 0.667 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.912      ;
; 0.667 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[25]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[25]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.911      ;
; 0.667 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[17]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[17]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.910      ;
; 0.668 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000010000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.913      ;
; 0.670 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.915      ;
; 0.672 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.916      ;
; 0.675 ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.920      ;
; 0.676 ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.921      ;
; 0.687 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.932      ;
; 0.688 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.933      ;
; 0.697 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.942      ;
; 0.702 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[16]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[16]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.945      ;
; 0.704 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[18]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[18]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.947      ;
; 0.705 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 0.951      ;
; 0.714 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.959      ;
; 0.714 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.959      ;
; 0.716 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.961      ;
; 0.724 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 0.970      ;
; 0.740 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[61]            ; nios_system:nios_system|nios_system_sdram:sdram|active_rnw                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.985      ;
; 0.742 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.987      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.597      ;
; 0.368 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.608      ;
; 0.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.608      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.622      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.623      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.647      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.630      ;
; 0.390 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.646      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.630      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.635      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.653      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.638      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.137 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 6.048      ;
; 14.137 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 6.048      ;
; 14.137 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 6.048      ;
; 14.137 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 6.048      ;
; 14.137 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 6.048      ;
; 14.137 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 6.048      ;
; 14.137 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 6.048      ;
; 14.137 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.234      ; 6.048      ;
; 14.337 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[8]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 5.671      ;
; 14.337 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[6]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 5.671      ;
; 14.337 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[5]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 5.671      ;
; 14.337 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[4]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 5.671      ;
; 14.337 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 5.671      ;
; 14.337 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 5.671      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[31]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.653      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[22]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.657      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[23]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.657      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[24]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.657      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[25]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 5.657      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[26]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 5.652      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[27]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 5.652      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[28]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 5.652      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[29]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 5.652      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[17]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 5.652      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[16]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 5.652      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[4]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.653      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[5]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.653      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[30]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.653      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[7]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.653      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[17]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.648      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.648      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[9]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.648      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[14]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.648      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[10]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.648      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[8]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.648      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[15]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.648      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.648      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[8]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.648      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[6]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.648      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[30]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.655      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[31]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 5.653      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[4]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.648      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[10]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.648      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[7]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.648      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[5]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 5.648      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[20]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.655      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[21]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.655      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[22]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.655      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[23]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.655      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[24]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.655      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[25]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.655      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[26]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.655      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[28]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.655      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[29]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.655      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[6]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 5.644      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[4]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 5.644      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 5.644      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 5.644      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[3]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 5.644      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[2]                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 5.644      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[7]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 5.651      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[9]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 5.651      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[8]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 5.651      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[5]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 5.651      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[6]                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 5.651      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[11]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 5.652      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[14]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 5.651      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[12]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 5.651      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[13]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 5.651      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[19]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 5.651      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[17]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 5.651      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[20]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.655      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[18]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 5.651      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[21]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.655      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[22]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.655      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[23]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.655      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[24]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.655      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[25]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.017     ; 5.655      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[15]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 5.651      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[16]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 5.651      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[11]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 5.651      ;
; 14.347 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[10]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 5.651      ;
; 14.348 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.645      ;
; 14.348 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_valid                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.645      ;
; 14.348 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|wait_latency_counter[0]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.621      ;
; 14.348 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|wait_latency_counter[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.621      ;
; 14.348 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|saved_grant[1]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.623      ;
; 14.348 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|saved_grant[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.623      ;
; 14.348 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.623      ;
; 14.348 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.623      ;
; 14.348 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.626      ;
; 14.348 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.626      ;
; 14.348 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.621      ;
; 14.348 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|wait_latency_counter[0]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.621      ;
; 14.348 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|wait_latency_counter[1]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.621      ;
; 14.348 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|read_latency_shift_reg[0]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.621      ;
; 14.348 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.621      ;
; 14.348 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.626      ;
; 14.348 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 5.626      ;
; 14.348 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[14]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.636      ;
+--------+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                          ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 14.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[22]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.266     ; 5.425      ;
; 14.209 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[16]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.266     ; 5.425      ;
; 14.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[20]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.269     ; 5.421      ;
; 14.210 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[19]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.269     ; 5.421      ;
; 14.212 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[17]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.276     ; 5.412      ;
; 14.224 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[18]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.260     ; 5.416      ;
; 14.227 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[23]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.272     ; 5.401      ;
; 14.233 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[21]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.297     ; 5.370      ;
; 14.237 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[0]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.265     ; 5.398      ;
; 14.240 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[3]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.151     ; 5.518      ;
; 14.242 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[22]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 5.508      ;
; 14.242 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.159     ; 5.508      ;
; 14.243 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[20]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.162     ; 5.504      ;
; 14.243 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.162     ; 5.504      ;
; 14.245 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.169     ; 5.495      ;
; 14.247 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[30]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.212     ; 5.441      ;
; 14.247 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[29]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.214     ; 5.439      ;
; 14.247 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[28]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.212     ; 5.441      ;
; 14.247 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[7]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.212     ; 5.441      ;
; 14.247 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[6]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 5.430      ;
; 14.247 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[5]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 5.430      ;
; 14.248 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[3]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.244     ; 5.408      ;
; 14.248 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[12]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 5.416      ;
; 14.248 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[10]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 5.416      ;
; 14.249 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[24]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.248     ; 5.403      ;
; 14.249 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[15]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.248     ; 5.403      ;
; 14.249 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[14]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.265     ; 5.386      ;
; 14.249 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[9]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.248     ; 5.403      ;
; 14.249 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[8]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.248     ; 5.403      ;
; 14.251 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[11]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.278     ; 5.371      ;
; 14.257 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[18]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 5.499      ;
; 14.258 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[25]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.211     ; 5.431      ;
; 14.258 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[27]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.211     ; 5.431      ;
; 14.258 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[26]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.211     ; 5.431      ;
; 14.258 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[4]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.219     ; 5.423      ;
; 14.258 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[2]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.219     ; 5.423      ;
; 14.260 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.165     ; 5.484      ;
; 14.263 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[1]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.240     ; 5.397      ;
; 14.263 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[31]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.219     ; 5.418      ;
; 14.265 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[13]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.253     ; 5.382      ;
; 14.266 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[21]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.190     ; 5.453      ;
; 14.269 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.171     ; 5.469      ;
; 14.269 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[4]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.171     ; 5.469      ;
; 14.270 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 5.481      ;
; 14.270 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[9]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 5.481      ;
; 14.271 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[8]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 5.486      ;
; 14.271 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[6]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 5.486      ;
; 14.272 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[5]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 5.491      ;
; 14.272 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[12]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 5.491      ;
; 14.280 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 5.524      ;
; 14.280 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 5.522      ;
; 14.280 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 5.524      ;
; 14.280 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[7]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 5.524      ;
; 14.280 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[6]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 5.513      ;
; 14.280 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[5]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 5.513      ;
; 14.280 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[10]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 5.522      ;
; 14.280 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 5.524      ;
; 14.280 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 5.523      ;
; 14.281 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 5.499      ;
; 14.281 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[10]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 5.499      ;
; 14.281 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[3]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 5.491      ;
; 14.282 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 5.486      ;
; 14.282 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 5.486      ;
; 14.282 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 5.469      ;
; 14.282 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[9]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 5.486      ;
; 14.282 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[8]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 5.486      ;
; 14.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[2]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.178     ; 5.448      ;
; 14.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.178     ; 5.448      ;
; 14.284 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[11]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.171     ; 5.454      ;
; 14.288 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[11]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 5.480      ;
; 14.289 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[7]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 5.483      ;
; 14.291 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[27]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 5.514      ;
; 14.291 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 5.514      ;
; 14.291 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 5.514      ;
; 14.291 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[4]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 5.506      ;
; 14.291 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[2]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 5.506      ;
; 14.296 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 5.501      ;
; 14.296 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 5.480      ;
; 14.298 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 5.465      ;
; 14.407 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_16 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.171     ; 5.301      ;
; 14.407 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_22 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.171     ; 5.301      ;
; 14.408 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_19 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.174     ; 5.297      ;
; 14.408 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_20 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.174     ; 5.297      ;
; 14.410 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_17 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.181     ; 5.288      ;
; 14.422 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_18 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.165     ; 5.292      ;
; 14.425 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_23 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.177     ; 5.277      ;
; 14.431 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_21 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.202     ; 5.246      ;
; 14.435 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.170     ; 5.274      ;
; 14.445 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_5  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 5.306      ;
; 14.445 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_6  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 5.306      ;
; 14.445 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_7  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 5.317      ;
; 14.445 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_28 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 5.317      ;
; 14.445 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_29 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 5.315      ;
; 14.445 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_30 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 5.317      ;
; 14.446 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_3  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 5.284      ;
; 14.446 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_10 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 5.292      ;
; 14.446 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_12 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 5.292      ;
; 14.447 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_8  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 5.279      ;
; 14.447 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_9  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 5.279      ;
; 14.447 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_14 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.170     ; 5.262      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 2.206      ;
; 47.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 2.206      ;
; 48.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 1.730      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.775      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.775      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.775      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.774      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.774      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.774      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.774      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.774      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 4.777      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 4.777      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 4.777      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 4.777      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 4.777      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 4.777      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 4.777      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 4.772      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 4.772      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 4.772      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 4.772      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 4.772      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 4.772      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.775      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.775      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.768      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.768      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.768      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.768      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 4.770      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 4.770      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 4.770      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 4.770      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 4.770      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 4.770      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.771      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.771      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.771      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.771      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.771      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.771      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.771      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.773      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.773      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.773      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.773      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.773      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.773      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.773      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.773      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.773      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.773      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.773      ;
; 95.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.773      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.774      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.774      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.774      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.774      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.774      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.774      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 4.777      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 4.777      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 4.777      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.768      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.774      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.774      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.773      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.773      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.773      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.773      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.774      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.774      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.774      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.774      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.774      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 4.771      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 4.771      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.774      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.774      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.773      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.773      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.773      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.773      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.773      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.773      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.774      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.770      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.770      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.770      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.773      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.773      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.773      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.773      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.773      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 4.773      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.772      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.772      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.772      ;
; 95.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.772      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.151      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.380      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.380      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.380      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.380      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.380      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.380      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.380      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.380      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.380      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.380      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.380      ;
; 1.141 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.380      ;
; 1.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.510      ;
; 1.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.510      ;
; 1.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.510      ;
; 1.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.544      ;
; 1.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.544      ;
; 1.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.544      ;
; 1.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.554      ;
; 1.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.554      ;
; 1.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.554      ;
; 1.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.554      ;
; 1.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.554      ;
; 1.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.554      ;
; 1.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.554      ;
; 1.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.554      ;
; 1.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.554      ;
; 1.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.554      ;
; 1.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.788      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.825      ;
; 1.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.861      ;
; 1.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.861      ;
; 1.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.861      ;
; 1.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.861      ;
; 1.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.861      ;
; 1.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.861      ;
; 1.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.861      ;
; 1.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.861      ;
; 1.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.861      ;
; 1.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.861      ;
; 1.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.861      ;
; 1.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.861      ;
; 1.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.861      ;
; 1.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.861      ;
; 1.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.861      ;
; 1.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.861      ;
; 1.624 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.860      ;
; 1.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.025      ;
; 1.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.025      ;
; 1.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.025      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.078      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.078      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.078      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.078      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.078      ;
; 1.831 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.078      ;
; 1.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.087      ;
; 1.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.087      ;
; 1.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.086      ;
; 1.860 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.086      ;
; 1.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.097      ;
; 1.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.097      ;
; 1.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.097      ;
; 1.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.097      ;
; 1.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.097      ;
; 1.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.097      ;
; 1.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.097      ;
; 1.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.097      ;
; 1.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.097      ;
; 1.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.097      ;
; 1.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.097      ;
; 1.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.097      ;
; 1.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.097      ;
; 1.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.097      ;
; 1.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.104      ;
; 1.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.104      ;
; 1.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.104      ;
; 1.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.104      ;
; 1.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.104      ;
; 1.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.104      ;
; 1.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.104      ;
; 1.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.104      ;
; 1.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.104      ;
; 1.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.104      ;
; 1.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.104      ;
; 1.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.104      ;
; 1.876 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.104      ;
; 3.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.497      ; 4.541      ;
; 3.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.497      ; 4.541      ;
; 3.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.497      ; 4.541      ;
; 4.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 4.521      ;
; 4.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 4.521      ;
; 4.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 4.521      ;
; 4.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.145      ; 4.521      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.955 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[3]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.198      ;
; 0.955 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.198      ;
; 1.355 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.599      ;
; 1.355 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.599      ;
; 1.355 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.599      ;
; 1.355 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[9]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.599      ;
; 1.355 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[8]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.599      ;
; 1.355 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[10]                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.599      ;
; 1.355 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.599      ;
; 1.355 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.599      ;
; 1.355 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[9]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.599      ;
; 1.355 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.599      ;
; 1.355 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.599      ;
; 1.355 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.599      ;
; 1.355 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.599      ;
; 1.355 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.599      ;
; 1.355 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.599      ;
; 1.394 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.645      ;
; 1.394 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.645      ;
; 1.394 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[4]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.645      ;
; 1.394 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[7]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.645      ;
; 1.394 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.645      ;
; 1.394 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.645      ;
; 1.394 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[6]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.645      ;
; 1.394 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.645      ;
; 1.394 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.645      ;
; 1.394 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.645      ;
; 1.394 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.645      ;
; 1.425 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.674      ;
; 1.425 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.674      ;
; 1.425 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.674      ;
; 1.425 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.674      ;
; 1.425 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.674      ;
; 1.425 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[6]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.674      ;
; 1.425 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[7]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.674      ;
; 1.425 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[5]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.674      ;
; 1.425 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[5]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.674      ;
; 1.425 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[2]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.674      ;
; 1.425 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[10]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.674      ;
; 1.425 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[8]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.674      ;
; 1.426 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[1]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.675      ;
; 1.426 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[0]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.675      ;
; 1.426 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.675      ;
; 1.426 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.675      ;
; 1.426 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.675      ;
; 1.426 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.675      ;
; 1.426 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.675      ;
; 1.426 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.675      ;
; 1.426 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.675      ;
; 1.426 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[3]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.675      ;
; 1.426 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[4]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.675      ;
; 1.426 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[2]                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.675      ;
; 1.426 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.675      ;
; 4.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[7]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.569      ; 5.420      ;
; 4.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[9]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.569      ; 5.420      ;
; 4.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.569      ; 5.420      ;
; 4.680 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.569      ; 5.420      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[15]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.560      ; 5.422      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[19]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.560      ; 5.422      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[18]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.560      ; 5.422      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[17]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.560      ; 5.422      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[16]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.560      ; 5.422      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[14]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.560      ; 5.422      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[13]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.560      ; 5.422      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[12]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.560      ; 5.422      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[11]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.560      ; 5.422      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[10]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.560      ; 5.422      ;
; 5.075 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[8]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 5.420      ;
; 5.075 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 5.420      ;
; 5.075 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[5]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 5.420      ;
; 5.075 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 5.420      ;
; 5.075 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 5.420      ;
; 5.075 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 5.420      ;
; 5.096 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_otg_hpi_address:sprite_num|data_out[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.144      ; 5.411      ;
; 5.096 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_otg_hpi_address:sprite_num|data_out[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.144      ; 5.411      ;
; 5.097 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 5.377      ;
; 5.097 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[20]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 5.399      ;
; 5.097 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 5.399      ;
; 5.097 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 5.399      ;
; 5.097 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 5.399      ;
; 5.097 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_exception                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 5.387      ;
; 5.097 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_shift_rot                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 5.389      ;
; 5.097 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_logic                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 5.387      ;
; 5.097 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_shift_rot_right                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 5.387      ;
; 5.097 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_force_src2_zero                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 5.387      ;
; 5.097 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_wrctl_inst                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.388      ;
; 5.097 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_uncond_cti_non_br                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 5.387      ;
; 5.097 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_break                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 5.390      ;
; 5.097 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_src_imm5_shift_rot                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 5.387      ;
; 5.097 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.123      ; 5.391      ;
; 5.097 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_cnt[4]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.123      ; 5.391      ;
; 5.097 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_cnt[3]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.123      ; 5.391      ;
; 5.097 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_cnt[2]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.123      ; 5.391      ;
; 5.097 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_cnt[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.123      ; 5.391      ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.938      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.929      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.929      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.929      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.929      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[22]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.929      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[0]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.936      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.937      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.937      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.937      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.937      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.937      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.940      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.940      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.940      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.937      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.939      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.939      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.939      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000010                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.939      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.939      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.937      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.938      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000010000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.938      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.940      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.939      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.937      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.939      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.938      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.937      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.937      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.937      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.937      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.937      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.937      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.937      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.937      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.937      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.937      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.937      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.938      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.938      ;
; 4.691 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.938      ;
; 4.692 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[5]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.935      ;
; 4.692 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[4]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.935      ;
; 4.692 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[3]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.935      ;
; 4.692 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[2]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.935      ;
; 4.692 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[1]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.935      ;
; 4.692 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.939      ;
; 4.692 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.939      ;
; 4.692 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.939      ;
; 4.692 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.939      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.926      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.926      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.926      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.926      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[27]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 4.926      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[21]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.932      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[20]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.932      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.932      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[18]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.932      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.932      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 4.932      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.943      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.943      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.942      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.940      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.943      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.942      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.942      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.942      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.942      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.943      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.943      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.942      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.942      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.943      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.942      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.943      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.942      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.943      ;
; 4.694 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.942      ;
; 4.695 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.944      ;
; 4.695 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.944      ;
; 4.697 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.930      ;
; 4.697 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.930      ;
; 4.697 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.930      ;
; 4.697 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.930      ;
; 4.697 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[11]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.930      ;
; 4.697 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[10]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 4.924      ;
; 4.697 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[9]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 4.924      ;
; 4.697 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[8]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 4.924      ;
; 4.697 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[7]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 4.924      ;
; 4.697 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[6]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 4.924      ;
; 4.883 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_21                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.037     ; 4.962      ;
; 4.886 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_23                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.011     ; 4.991      ;
; 4.888 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_18                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.002      ; 5.006      ;
; 4.890 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_13                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.031     ; 4.975      ;
; 4.891 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_31                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.004      ; 5.011      ;
; 4.891 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_1                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.018     ; 4.989      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.794 ; 5.012        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                            ;
; 4.794 ; 5.012        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                                                                                                                                            ;
; 4.794 ; 5.012        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                         ;
; 4.794 ; 5.012        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                         ;
; 4.796 ; 5.126        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[6]                                                                                                                                                                                                                                                                                                                    ;
; 4.796 ; 5.126        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[7]                                                                                                                                                                                                                                                                                                                    ;
; 4.796 ; 5.126        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ;
; 4.796 ; 5.126        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[7]~_Duplicate_2                                                                                                                                                                                                                                                                                                       ;
; 4.796 ; 5.126        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[7]~_Duplicate_3                                                                                                                                                                                                                                                                                                       ;
; 4.796 ; 5.126        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[7]~_Duplicate_4                                                                                                                                                                                                                                                                                                       ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                            ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                                                                                                                                            ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                                                                                                                                            ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                             ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                                                                                                                                                                            ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[79]                                                                                                                                                                                                                                                                                            ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                             ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                                                                                                                                             ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                         ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                                                         ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                                                                                         ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                                                                                                                                         ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                          ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                          ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                          ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                                                                                                                                       ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][79]                                                                                                                                                                                                       ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                        ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                        ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff   ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff   ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff   ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff   ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff    ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff    ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff    ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ;
; 4.800 ; 5.018        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[10]                                                                                                                                                                                                                                                                          ;
; 4.800 ; 5.018        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[11]                                                                                                                                                                                                                                                                          ;
; 4.800 ; 5.018        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[12]                                                                                                                                                                                                                                                                          ;
; 4.800 ; 5.018        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[13]                                                                                                                                                                                                                                                                          ;
; 4.800 ; 5.018        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[14]                                                                                                                                                                                                                                                                          ;
; 4.800 ; 5.018        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[15]                                                                                                                                                                                                                                                                          ;
; 4.800 ; 5.018        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[16]                                                                                                                                                                                                                                                                          ;
; 4.800 ; 5.018        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[17]                                                                                                                                                                                                                                                                          ;
; 4.800 ; 5.018        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[18]                                                                                                                                                                                                                                                                          ;
; 4.800 ; 5.018        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[19]                                                                                                                                                                                                                                                                          ;
; 4.800 ; 5.018        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                                                                                                                                            ;
; 4.800 ; 5.018        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                             ;
; 4.800 ; 5.018        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                             ;
; 4.800 ; 5.018        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                          ;
; 4.800 ; 5.018        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                          ;
; 4.800 ; 5.018        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                        ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[2]                                                                                                                                                                                                                                                                           ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[3]                                                                                                                                                                                                                                                                           ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[7]                                                                                                                                                                                                                                                                           ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[9]                                                                                                                                                                                                                                                                           ;
; 4.803 ; 5.021        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|counter[15]                                                                                                                                                                                                                                                                                                                 ;
; 4.806 ; 5.024        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|sdram_master:master|state.BURST_READ                                                                                                                                                                                                                                                                                      ;
; 4.806 ; 5.024        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|sdram_master:master|state.BURST_WAIT                                                                                                                                                                                                                                                                                      ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                                                                                                                                            ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                                                                                                                                       ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                       ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                       ;
; 4.813 ; 5.031        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                       ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|frame_address[7]                                                                                                                                                                                                                                                                                                          ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                     ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                     ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                     ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                      ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                      ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                      ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                      ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                      ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[10]                                                                                                                                                                                                                                ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[11]                                                                                                                                                                                                                                ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[26]                                                                                                                                                                                                                                ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[27]                                                                                                                                                                                                                                ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[9]                                                                                                                                                                                                                                 ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                            ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]                                                                                                                                                                                                                                                                                            ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                         ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][64]                                                                                                                                                                                                       ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][72]                                                                                                                                                                                                       ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                       ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][64]                                                                                                                                                                                                       ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][72]                                                                                                                                                                                                       ;
; 4.814 ; 5.032        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.684 ; 9.902        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57]             ;
; 9.686 ; 9.904        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[40]             ;
; 9.687 ; 9.905        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[38]             ;
; 9.687 ; 9.905        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[45]             ;
; 9.687 ; 9.905        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48]             ;
; 9.687 ; 9.905        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51]             ;
; 9.687 ; 9.905        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52]             ;
; 9.687 ; 9.905        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54]             ;
; 9.687 ; 9.905        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55]             ;
; 9.687 ; 9.905        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56]             ;
; 9.687 ; 9.905        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58]             ;
; 9.687 ; 9.905        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59]             ;
; 9.687 ; 9.905        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60]             ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[36]             ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57]             ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[37]             ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46]             ;
; 9.692 ; 9.910        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[40]             ;
; 9.692 ; 9.910        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43]             ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[42]             ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[44]             ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50]             ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[38]             ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45]             ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48]             ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51]             ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52]             ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54]             ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55]             ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56]             ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58]             ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59]             ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60]             ;
; 9.695 ; 9.913        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47]             ;
; 9.695 ; 9.913        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49]             ;
; 9.695 ; 9.913        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53]             ;
; 9.696 ; 9.914        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47]             ;
; 9.696 ; 9.914        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49]             ;
; 9.696 ; 9.914        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53]             ;
; 9.702 ; 9.920        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[42]             ;
; 9.702 ; 9.920        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[44]             ;
; 9.702 ; 9.920        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50]             ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[10]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[11]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[14]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[15]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[16]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[17]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[18]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[19]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[1]                                                                                        ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[20]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[21]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[22]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[23]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[24]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[4]                                                                                        ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[9]                                                                                        ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_rnw                                                                                            ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[37]             ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[39]             ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[41]             ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[43]             ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46]             ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[41]             ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[61]             ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[0]                                                                                        ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[12]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[13]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[2]                                                                                        ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[3]                                                                                        ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[6]                                                                                        ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[7]                                                                                        ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[8]                                                                                        ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_cs_n                                                                                           ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[22]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[23]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[24]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[25]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[26]                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[22]~_Duplicate_1                                                                               ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]~_Duplicate_1                                                                               ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]~_Duplicate_1                                                                               ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]~_Duplicate_1                                                                               ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]~_Duplicate_1                                                                               ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                                     ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000010000                                                                                     ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[4]              ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[5]              ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[6]              ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[7]              ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[36]             ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[39]             ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[4]              ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[5]              ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[6]              ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'VGA_CLK'                                 ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 35.790 ; 40.000       ; 4.210          ; Port Rate ; VGA_CLK ; Rise       ; VGA_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.487 ; 49.720       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                                                                 ;
; 49.487 ; 49.720       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                                  ;
; 49.487 ; 49.720       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                                                                 ;
; 49.487 ; 49.720       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a78~portb_address_reg0                                                                                                                                                                 ;
; 49.488 ; 49.721       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                  ;
; 49.488 ; 49.721       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                                                                 ;
; 49.488 ; 49.721       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a40~portb_address_reg0                                                                                                                                                                 ;
; 49.488 ; 49.721       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a56~portb_address_reg0                                                                                                                                                                 ;
; 49.488 ; 49.721       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a66~portb_address_reg0                                                                                                                                                                 ;
; 49.488 ; 49.721       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                                                                  ;
; 49.489 ; 49.722       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a10~portb_address_reg0                                                                                                                                                                 ;
; 49.489 ; 49.722       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a12~portb_address_reg0                                                                                                                                                                 ;
; 49.489 ; 49.722       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a48~portb_address_reg0                                                                                                                                                                 ;
; 49.489 ; 49.722       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a50~portb_address_reg0                                                                                                                                                                 ;
; 49.489 ; 49.722       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a82~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a52~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a54~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a60~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a62~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a68~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                                  ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a70~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a84~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a14~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a20~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a24~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a38~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a44~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a46~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a58~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a64~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a80~portb_address_reg0                                                                                                                                                                 ;
; 49.492 ; 49.725       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a22~portb_address_reg0                                                                                                                                                                 ;
; 49.492 ; 49.725       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a26~portb_address_reg0                                                                                                                                                                 ;
; 49.492 ; 49.725       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a28~portb_address_reg0                                                                                                                                                                 ;
; 49.492 ; 49.725       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a32~portb_address_reg0                                                                                                                                                                 ;
; 49.492 ; 49.725       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a34~portb_address_reg0                                                                                                                                                                 ;
; 49.492 ; 49.725       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~portb_address_reg0                                                                                                                                                                 ;
; 49.492 ; 49.725       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                                                                  ;
; 49.492 ; 49.725       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a74~portb_address_reg0                                                                                                                                                                 ;
; 49.492 ; 49.725       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a76~portb_address_reg0                                                                                                                                                                 ;
; 49.493 ; 49.726       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a30~portb_address_reg0                                                                                                                                                                 ;
; 49.566 ; 49.784       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ;
; 49.566 ; 49.784       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                 ;
; 49.566 ; 49.784       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                               ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                                                       ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                                                        ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                       ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                                                        ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                                                        ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                                        ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                                                        ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                                                       ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                                        ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                                                       ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                                                       ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                       ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                                                       ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                        ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                                                        ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                                                       ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                       ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                       ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                                                       ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                                                       ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                                                        ;
; 49.607 ; 49.793       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                        ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                         ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ;
; 49.608 ; 49.794       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; 4.474 ; 4.854 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; 4.474 ; 4.854 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 2.029 ; 2.315 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 1.212 ; 1.444 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 1.473 ; 1.669 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 1.634 ; 1.896 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 1.762 ; 1.942 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 1.815 ; 2.056 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 1.559 ; 1.808 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 1.361 ; 1.616 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 1.798 ; 2.024 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 1.846 ; 2.053 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 2.029 ; 2.315 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 1.484 ; 1.719 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 1.695 ; 1.893 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 1.998 ; 2.251 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 1.604 ; 1.857 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 1.808 ; 2.026 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 1.472 ; 1.705 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; 4.397 ; 4.574 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; 8.674 ; 8.827 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.207 ; 1.290 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.159 ; 1.242 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.154 ; 1.237 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.133 ; 1.216 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.168 ; 1.251 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.123 ; 1.206 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.147 ; 1.230 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.157 ; 1.240 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.126 ; 1.209 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.152 ; 1.235 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.162 ; 1.245 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.180 ; 1.263 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.182 ; 1.265 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.160 ; 1.243 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.207 ; 1.290 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.189 ; 1.272 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.182 ; 1.265 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.130 ; 1.213 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.140 ; 1.223 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.144 ; 1.227 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.153 ; 1.236 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.143 ; 1.226 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.171 ; 1.254 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.140 ; 1.223 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.126 ; 1.209 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.122 ; 1.205 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.085 ; 1.168 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.115 ; 1.198 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.115 ; 1.198 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.096 ; 1.179 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.098 ; 1.181 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.126 ; 1.209 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.143 ; 1.226 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; -2.087 ; -2.389 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; -2.087 ; -2.389 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; -0.814 ; -1.027 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; -0.814 ; -1.027 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; -1.066 ; -1.245 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; -1.234 ; -1.484 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; -1.342 ; -1.505 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; -1.393 ; -1.615 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; -1.148 ; -1.377 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; -0.971 ; -1.214 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; -1.376 ; -1.583 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; -1.423 ; -1.612 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; -1.613 ; -1.886 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; -1.077 ; -1.293 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; -1.280 ; -1.460 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; -1.582 ; -1.823 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; -1.193 ; -1.426 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; -1.388 ; -1.587 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; -1.064 ; -1.279 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.323 ; -0.430 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; -3.005 ; -3.256 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.518 ; -0.601 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.594 ; -0.677 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.588 ; -0.671 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.567 ; -0.650 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.602 ; -0.685 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.557 ; -0.640 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.581 ; -0.664 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.591 ; -0.674 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.559 ; -0.642 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.586 ; -0.669 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.596 ; -0.679 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.614 ; -0.697 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.617 ; -0.700 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.594 ; -0.677 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.641 ; -0.724 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.624 ; -0.707 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.616 ; -0.699 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.564 ; -0.647 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.575 ; -0.658 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.578 ; -0.661 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.587 ; -0.670 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.577 ; -0.660 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.607 ; -0.690 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.574 ; -0.657 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.561 ; -0.644 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.556 ; -0.639 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.518 ; -0.601 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.548 ; -0.631 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.548 ; -0.631 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.529 ; -0.612 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.531 ; -0.614 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.559 ; -0.642 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.576 ; -0.659 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 16.328 ; 16.099 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 13.848 ; 13.661 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 15.135 ; 15.140 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 13.675 ; 13.481 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 13.201 ; 13.135 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 14.551 ; 14.294 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 16.328 ; 16.099 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 15.882 ; 16.095 ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 14.090 ; 14.054 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 14.090 ; 14.054 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 11.987 ; 11.894 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 13.749 ; 13.345 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 12.280 ; 12.176 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 13.847 ; 13.527 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 13.512 ; 13.466 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 13.775 ; 13.931 ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 15.819 ; 15.373 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 14.378 ; 14.345 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 14.093 ; 14.092 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 13.630 ; 13.436 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 14.679 ; 14.451 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 15.819 ; 15.373 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 12.830 ; 12.739 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 13.864 ; 14.009 ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 17.420 ; 17.041 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 14.274 ; 13.943 ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 14.773 ; 14.357 ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 17.420 ; 17.041 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 15.545 ; 15.208 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 14.696 ; 14.225 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 17.042 ; 16.755 ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 16.222 ; 16.476 ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 16.215 ; 15.983 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 16.215 ; 15.983 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 15.604 ; 15.470 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 13.781 ; 13.633 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 14.455 ; 14.141 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 12.768 ; 12.625 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 14.194 ; 13.937 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 13.733 ; 13.860 ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 16.632 ; 16.515 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 14.232 ; 13.873 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 16.632 ; 16.515 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 13.744 ; 13.449 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 13.694 ; 13.547 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 14.174 ; 14.036 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 12.962 ; 12.881 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 14.119 ; 14.293 ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 14.023 ; 13.876 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 12.381 ; 12.377 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 13.275 ; 13.208 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 12.317 ; 12.258 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 12.194 ; 12.215 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 12.905 ; 12.582 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 14.023 ; 13.876 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 12.851 ; 12.912 ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 13.911 ; 13.775 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 12.101 ; 12.020 ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 12.662 ; 12.590 ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 13.318 ; 13.110 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 13.146 ; 12.929 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 13.911 ; 13.775 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 13.784 ; 13.653 ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 11.721 ; 11.845 ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 39.823 ; 39.616 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 13.109 ; 12.774 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 27.902 ; 27.850 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 28.308 ; 28.052 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 29.070 ; 29.034 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 27.890 ; 27.709 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 28.959 ; 28.785 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 34.971 ; 34.841 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 38.151 ; 37.914 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 37.939 ; 37.612 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 39.823 ; 39.616 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 37.519 ; 37.285 ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 37.321 ; 37.185 ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 38.214 ; 38.082 ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 38.456 ; 38.214 ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 38.257 ; 38.147 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 39.653 ; 39.511 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 37.523 ; 37.381 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 37.976 ; 37.735 ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 9.668  ; 9.536  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 9.668  ; 9.536  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 7.867  ; 7.747  ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 8.437  ; 8.655  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 8.533  ; 8.376  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 7.002  ; 6.900  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 6.826  ; 6.757  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 6.836  ; 6.774  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 7.044  ; 6.949  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 7.058  ; 6.975  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 7.536  ; 7.456  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 6.510  ; 6.460  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 7.854  ; 7.755  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 7.765  ; 7.694  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 7.846  ; 7.695  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 7.296  ; 7.175  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 7.944  ; 7.927  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 8.504  ; 8.337  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 8.427  ; 8.209  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 8.533  ; 8.376  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 7.953  ; 7.910  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 8.471  ; 8.678  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 6.511  ; 6.553  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 6.762  ; 6.718  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.333 ; 13.864 ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.081  ; 3.054  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.068  ; 3.041  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.000  ; 2.973  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.887  ; 2.883  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.081  ; 3.054  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.010  ; 2.983  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.026  ; 2.999  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.923  ; 2.919  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.949  ; 2.945  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.029  ; 3.002  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.023  ; 2.996  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.970  ; 2.966  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.051  ; 3.024  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.036  ; 3.009  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.068  ; 3.041  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.897  ; 2.893  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.068  ; 3.041  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.017  ; 2.990  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.088  ; 3.061  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.116  ; 3.089  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.033  ; 3.006  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.079  ; 3.052  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.100  ; 3.073  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.085  ; 3.058  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.090  ; 3.063  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.106  ; 3.079  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.116  ; 3.089  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.108  ; 3.081  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.061  ; 3.034  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.071  ; 3.044  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.113  ; 3.086  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.030  ; 3.003  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.093  ; 3.066  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.106  ; 3.079  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.957  ; 2.953  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.091  ; 3.064  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.043  ; 3.016  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.032  ; 3.005  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.069  ; 3.042  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.060  ; 3.033  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.050  ; 3.023  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.020  ; 2.993  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.053  ; 3.026  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.026  ; 2.999  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.031  ; 3.004  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.069  ; 3.042  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.099  ; 3.072  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.099  ; 3.072  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.078  ; 3.051  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.076  ; 3.049  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.108  ; 3.081  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.111  ; 3.084  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.035  ; 3.008  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.013  ; 2.986  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.173 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.172 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 8.962  ; 8.913  ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 9.583  ; 9.409  ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 10.909 ; 10.850 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 9.431  ; 9.268  ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 8.962  ; 8.913  ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 10.291 ; 10.019 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 12.036 ; 11.784 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 11.527 ; 11.773 ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 8.953  ; 8.822  ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 10.934 ; 10.908 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 8.953  ; 8.822  ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 10.577 ; 10.205 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 9.199  ; 9.048  ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 10.715 ; 10.523 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 10.406 ; 10.378 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 10.645 ; 10.827 ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 9.493  ; 9.354  ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 10.962 ; 10.891 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 10.698 ; 10.658 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 10.235 ; 10.029 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 11.239 ; 10.982 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 12.348 ; 12.038 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 9.493  ; 9.354  ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 10.433 ; 10.611 ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 10.309 ; 10.025 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 10.309 ; 10.025 ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 10.782 ; 10.418 ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 13.373 ; 13.049 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 11.523 ; 11.235 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 10.741 ; 10.481 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 13.015 ; 12.723 ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 12.210 ; 12.419 ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 9.454  ; 9.331  ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 12.746 ; 12.558 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 12.230 ; 12.070 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 10.415 ; 10.308 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 11.072 ; 10.796 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 9.454  ; 9.331  ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 10.806 ; 10.595 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 10.403 ; 10.505 ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 9.491  ; 9.343  ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 10.643 ; 10.283 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 12.994 ; 12.870 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 10.172 ; 9.973  ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 10.126 ; 9.969  ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 10.668 ; 10.453 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 9.491  ; 9.343  ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 10.521 ; 10.702 ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 8.666  ; 8.623  ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 8.898  ; 8.864  ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 9.832  ; 9.642  ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 8.666  ; 8.623  ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 8.719  ; 8.709  ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 9.269  ; 9.070  ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 10.360 ; 10.280 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 9.177  ; 9.271  ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 8.783  ; 8.902  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 9.134  ; 9.048  ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 9.697  ; 9.607  ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 10.291 ; 10.128 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 10.124 ; 9.924  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 10.884 ; 10.719 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 10.794 ; 10.630 ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 8.783  ; 8.902  ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 8.622  ; 8.578  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 10.138 ; 9.945  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 9.048  ; 9.040  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 10.132 ; 9.881  ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 10.043 ; 9.945  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 9.047  ; 8.839  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 10.063 ; 9.888  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 8.781  ; 8.727  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 9.677  ; 9.635  ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 10.572 ; 10.236 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 11.797 ; 11.670 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 8.622  ; 8.578  ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 8.920  ; 8.809  ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 9.222  ; 9.210  ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 9.574  ; 9.382  ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 10.629 ; 10.594 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 11.041 ; 11.006 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 9.365  ; 9.257  ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 9.144  ; 9.024  ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 7.580  ; 7.463  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 9.352  ; 9.227  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 7.580  ; 7.463  ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 8.127  ; 8.337  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 6.277  ; 6.228  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 6.750  ; 6.650  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 6.580  ; 6.513  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 6.592  ; 6.530  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 6.790  ; 6.697  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 6.803  ; 6.722  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 7.263  ; 7.185  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 6.277  ; 6.228  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 7.564  ; 7.468  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 7.483  ; 7.413  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 7.561  ; 7.414  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 7.033  ; 6.916  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 7.655  ; 7.637  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 8.192  ; 8.030  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 8.119  ; 7.909  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 8.219  ; 8.067  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 7.663  ; 7.619  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 8.158  ; 8.359  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 6.277  ; 6.319  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 6.517  ; 6.473  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.970 ; 11.501 ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.461  ; 2.456  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.640  ; 2.612  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.574  ; 2.546  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.461  ; 2.456  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.654  ; 2.626  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.584  ; 2.556  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.599  ; 2.571  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.497  ; 2.492  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.522  ; 2.517  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.603  ; 2.575  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.597  ; 2.569  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.542  ; 2.537  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.624  ; 2.596  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.609  ; 2.581  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.471  ; 2.466  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.471  ; 2.466  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.639  ; 2.611  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.591  ; 2.563  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.659  ; 2.631  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.531  ; 2.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.607  ; 2.579  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.652  ; 2.624  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.673  ; 2.645  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.658  ; 2.630  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.663  ; 2.635  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.679  ; 2.651  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.689  ; 2.661  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.680  ; 2.652  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.634  ; 2.606  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.644  ; 2.616  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.686  ; 2.658  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.604  ; 2.576  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.666  ; 2.638  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.679  ; 2.651  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.531  ; 2.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.664  ; 2.636  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.616  ; 2.588  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.606  ; 2.578  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.642  ; 2.614  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.633  ; 2.605  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.623  ; 2.595  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.595  ; 2.567  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.626  ; 2.598  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.600  ; 2.572  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.604  ; 2.576  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.641  ; 2.613  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.671  ; 2.643  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.671  ; 2.643  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.650  ; 2.622  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.648  ; 2.620  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.680  ; 2.652  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.683  ; 2.655  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.608  ; 2.580  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.587  ; 2.559  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.596 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.596 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 8.552 ;    ;    ; 8.809 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 8.238 ;    ;    ; 8.483 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                             ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 8.684 ; 8.596 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.077 ; 8.989 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 9.025 ; 8.937 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.077 ; 8.989 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 9.025 ; 8.937 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 8.684 ; 8.596 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 8.684 ; 8.596 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 9.396 ; 9.308 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 8.908 ; 8.853 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 8.721 ; 8.633 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 8.721 ; 8.633 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 8.706 ; 8.618 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 8.706 ; 8.618 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 9.015 ; 8.927 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 8.687 ; 8.599 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 9.048 ; 8.960 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 9.015 ; 8.927 ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 2.819 ; 2.764 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 2.924 ; 2.836 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 2.950 ; 2.862 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 2.971 ; 2.883 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 2.946 ; 2.858 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 2.971 ; 2.883 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 2.967 ; 2.879 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 2.967 ; 2.879 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 2.979 ; 2.891 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 2.942 ; 2.854 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 2.942 ; 2.854 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 2.954 ; 2.866 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 2.911 ; 2.823 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 2.954 ; 2.866 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 2.937 ; 2.849 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 2.819 ; 2.764 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 2.942 ; 2.854 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 2.944 ; 2.856 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 2.933 ; 2.845 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 2.950 ; 2.862 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 2.941 ; 2.853 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 2.941 ; 2.853 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 2.911 ; 2.823 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 2.944 ; 2.856 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 2.937 ; 2.849 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 2.942 ; 2.854 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 2.980 ; 2.892 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 2.980 ; 2.892 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 2.980 ; 2.892 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 2.979 ; 2.891 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 2.977 ; 2.889 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 2.979 ; 2.891 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 2.972 ; 2.884 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                     ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 8.385 ; 8.297 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 8.762 ; 8.674 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 8.713 ; 8.625 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 8.762 ; 8.674 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 8.713 ; 8.625 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 8.385 ; 8.297 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 8.385 ; 8.297 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 9.069 ; 8.981 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 8.596 ; 8.541 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 8.421 ; 8.333 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 8.421 ; 8.333 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 8.406 ; 8.318 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 8.406 ; 8.318 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 8.703 ; 8.615 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 8.388 ; 8.300 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 8.735 ; 8.647 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 8.703 ; 8.615 ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 2.396 ; 2.341 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 2.501 ; 2.413 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 2.526 ; 2.438 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 2.547 ; 2.459 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 2.522 ; 2.434 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 2.547 ; 2.459 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 2.543 ; 2.455 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 2.543 ; 2.455 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 2.554 ; 2.466 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 2.518 ; 2.430 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 2.518 ; 2.430 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 2.530 ; 2.442 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 2.488 ; 2.400 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 2.530 ; 2.442 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 2.513 ; 2.425 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 2.396 ; 2.341 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 2.518 ; 2.430 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 2.520 ; 2.432 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 2.510 ; 2.422 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 2.526 ; 2.438 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 2.517 ; 2.429 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 2.517 ; 2.429 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 2.489 ; 2.401 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 2.520 ; 2.432 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 2.514 ; 2.426 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 2.518 ; 2.430 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 2.555 ; 2.467 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 2.555 ; 2.467 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 2.555 ; 2.467 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 2.554 ; 2.466 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 2.552 ; 2.464 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 2.554 ; 2.466 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 2.547 ; 2.459 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                    ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 8.506     ; 8.594     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 8.892     ; 8.980     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 8.837     ; 8.925     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 8.892     ; 8.980     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 8.837     ; 8.925     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 8.506     ; 8.594     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 8.506     ; 8.594     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 9.194     ; 9.282     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 8.747     ; 8.802     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 8.544     ; 8.632     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 8.544     ; 8.632     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 8.530     ; 8.618     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 8.530     ; 8.618     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 8.820     ; 8.908     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 8.506     ; 8.594     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 8.855     ; 8.943     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 8.820     ; 8.908     ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 2.831     ; 2.886     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 2.903     ; 2.991     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 2.929     ; 3.017     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 2.950     ; 3.038     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 2.925     ; 3.013     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 2.950     ; 3.038     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 2.946     ; 3.034     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 2.946     ; 3.034     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 2.958     ; 3.046     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 2.933     ; 3.021     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 2.890     ; 2.978     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 2.933     ; 3.021     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 2.916     ; 3.004     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 2.831     ; 2.886     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 2.923     ; 3.011     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 2.912     ; 3.000     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 2.929     ; 3.017     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 2.920     ; 3.008     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 2.920     ; 3.008     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 2.890     ; 2.978     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 2.923     ; 3.011     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 2.916     ; 3.004     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 2.959     ; 3.047     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 2.959     ; 3.047     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 2.959     ; 3.047     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 2.958     ; 3.046     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 2.956     ; 3.044     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 2.958     ; 3.046     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 2.951     ; 3.039     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                            ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 8.211     ; 8.299     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 8.581     ; 8.669     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 8.528     ; 8.616     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 8.581     ; 8.669     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 8.528     ; 8.616     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 8.211     ; 8.299     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 8.211     ; 8.299     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 8.871     ; 8.959     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 8.440     ; 8.495     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 8.247     ; 8.335     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 8.247     ; 8.335     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 8.234     ; 8.322     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 8.234     ; 8.322     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 8.512     ; 8.600     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 8.211     ; 8.299     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 8.546     ; 8.634     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 8.512     ; 8.600     ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 2.405     ; 2.460     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 2.477     ; 2.565     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 2.502     ; 2.590     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 2.523     ; 2.611     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 2.498     ; 2.586     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 2.523     ; 2.611     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 2.519     ; 2.607     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 2.519     ; 2.607     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 2.530     ; 2.618     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 2.506     ; 2.594     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 2.464     ; 2.552     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 2.506     ; 2.594     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 2.489     ; 2.577     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 2.405     ; 2.460     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 2.496     ; 2.584     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 2.486     ; 2.574     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 2.502     ; 2.590     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 2.493     ; 2.581     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 2.493     ; 2.581     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 2.465     ; 2.553     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 2.496     ; 2.584     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 2.490     ; 2.578     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 2.531     ; 2.619     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 2.531     ; 2.619     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 2.531     ; 2.619     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 2.530     ; 2.618     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 2.528     ; 2.616     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 2.530     ; 2.618     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 2.523     ; 2.611     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.184 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                             ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 2.153  ; 0.000         ;
; CLOCK_50                              ; 2.393  ; 0.000         ;
; altera_reserved_tck                   ; 46.619 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                             ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.109 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.180 ; 0.000         ;
; altera_reserved_tck                   ; 0.183 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                          ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 16.516 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 16.560 ; 0.000         ;
; altera_reserved_tck                   ; 49.004 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                          ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; altera_reserved_tck                   ; 0.491 ; 0.000         ;
; CLOCK_50                              ; 0.497 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 2.642 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary               ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 4.975  ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 9.779  ; 0.000         ;
; VGA_CLK                               ; 36.000 ; 0.000         ;
; altera_reserved_tck                   ; 49.455 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                         ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 2.153 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.567     ; 16.287     ;
; 2.183 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.575     ; 16.249     ;
; 2.188 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.249     ;
; 2.208 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.567     ; 16.232     ;
; 2.230 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.567     ; 16.210     ;
; 2.241 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.196     ;
; 2.243 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.194     ;
; 2.249 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.567     ; 16.191     ;
; 2.253 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.572     ; 16.182     ;
; 2.256 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.567     ; 16.184     ;
; 2.260 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.575     ; 16.172     ;
; 2.265 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.172     ;
; 2.284 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.153     ;
; 2.295 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.584     ; 16.128     ;
; 2.296 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.141     ;
; 2.304 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.575     ; 16.128     ;
; 2.308 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.572     ; 16.127     ;
; 2.309 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.128     ;
; 2.309 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.128     ;
; 2.311 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.567     ; 16.129     ;
; 2.318 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 16.120     ;
; 2.318 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.119     ;
; 2.321 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.581     ; 16.105     ;
; 2.330 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.572     ; 16.105     ;
; 2.333 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.567     ; 16.107     ;
; 2.335 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.102     ;
; 2.337 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.567     ; 16.103     ;
; 2.337 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.100     ;
; 2.345 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.590     ; 16.072     ;
; 2.345 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.575     ; 16.087     ;
; 2.349 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.572     ; 16.086     ;
; 2.350 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.584     ; 16.073     ;
; 2.352 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.567     ; 16.088     ;
; 2.363 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.573     ; 16.071     ;
; 2.364 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.073     ;
; 2.364 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.073     ;
; 2.367 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.070     ;
; 2.372 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.584     ; 16.051     ;
; 2.373 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 16.065     ;
; 2.376 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.581     ; 16.050     ;
; 2.386 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.051     ;
; 2.386 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.051     ;
; 2.387 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.769     ; 15.851     ;
; 2.387 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 16.051     ;
; 2.390 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.047     ;
; 2.391 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.584     ; 16.032     ;
; 2.392 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.567     ; 16.048     ;
; 2.395 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 16.043     ;
; 2.398 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.581     ; 16.028     ;
; 2.400 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.590     ; 16.017     ;
; 2.405 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.032     ;
; 2.405 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.032     ;
; 2.409 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.585     ; 16.013     ;
; 2.409 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.587     ; 16.011     ;
; 2.412 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.025     ;
; 2.414 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.567     ; 16.026     ;
; 2.414 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 16.024     ;
; 2.417 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.581     ; 16.009     ;
; 2.422 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.590     ; 15.995     ;
; 2.422 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 16.015     ;
; 2.426 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.581     ; 16.000     ;
; 2.433 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.567     ; 16.007     ;
; 2.440 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.573     ; 15.994     ;
; 2.441 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.590     ; 15.976     ;
; 2.442 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 15.996     ;
; 2.444 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 15.993     ;
; 2.445 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 15.992     ;
; 2.463 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 15.974     ;
; 2.464 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.769     ; 15.774     ;
; 2.464 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 15.974     ;
; 2.464 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.585     ; 15.958     ;
; 2.464 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.587     ; 15.956     ;
; 2.467 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 15.970     ;
; 2.473 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.584     ; 15.950     ;
; 2.477 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.585     ; 15.945     ;
; 2.481 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.581     ; 15.945     ;
; 2.483 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 15.955     ;
; 2.486 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.585     ; 15.936     ;
; 2.486 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.587     ; 15.934     ;
; 2.486 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 15.951     ;
; 2.492 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.584     ; 15.931     ;
; 2.502 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.579     ; 15.926     ;
; 2.503 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.581     ; 15.923     ;
; 2.505 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.581     ; 15.921     ;
; 2.505 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.585     ; 15.917     ;
; 2.505 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.587     ; 15.915     ;
; 2.508 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.769     ; 15.730     ;
; 2.522 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.581     ; 15.904     ;
; 2.528 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.584     ; 15.895     ;
; 2.532 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.585     ; 15.890     ;
; 2.544 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.584     ; 15.879     ;
; 2.547 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.584     ; 15.876     ;
; 2.549 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.769     ; 15.689     ;
; 2.550 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.584     ; 15.873     ;
; 2.554 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.585     ; 15.868     ;
; 2.557 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.579     ; 15.871     ;
; 2.560 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[47] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.581     ; 15.866     ;
; 2.569 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.584     ; 15.854     ;
; 2.569 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.584     ; 15.854     ;
; 2.570 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[45] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.585     ; 15.852     ;
+-------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                            ;
+-------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.393 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 17.766     ;
; 2.397 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 17.762     ;
; 2.450 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 17.709     ;
; 2.454 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 17.705     ;
; 2.470 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 17.689     ;
; 2.474 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 17.685     ;
; 2.491 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 17.668     ;
; 2.495 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 17.664     ;
; 3.102 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.860     ;
; 3.157 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.805     ;
; 3.179 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.783     ;
; 3.198 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.764     ;
; 3.349 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.613     ;
; 3.404 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.558     ;
; 3.408 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.554     ;
; 3.426 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.536     ;
; 3.445 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.517     ;
; 3.463 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.499     ;
; 3.485 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.477     ;
; 3.500 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.462     ;
; 3.504 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.458     ;
; 3.510 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.452     ;
; 3.529 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.433     ;
; 3.531 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.431     ;
; 3.537 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 16.416     ;
; 3.540 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 16.413     ;
; 3.554 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.408     ;
; 3.555 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.407     ;
; 3.565 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.397     ;
; 3.577 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.385     ;
; 3.584 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.378     ;
; 3.586 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.376     ;
; 3.587 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.375     ;
; 3.592 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 16.361     ;
; 3.595 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 16.358     ;
; 3.595 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 16.358     ;
; 3.595 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 16.358     ;
; 3.596 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.366     ;
; 3.600 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.362     ;
; 3.606 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.356     ;
; 3.606 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.356     ;
; 3.608 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.354     ;
; 3.609 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.353     ;
; 3.614 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 16.339     ;
; 3.615 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.347     ;
; 3.617 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 16.336     ;
; 3.625 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.337     ;
; 3.627 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.335     ;
; 3.631 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.331     ;
; 3.633 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 16.320     ;
; 3.636 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 16.317     ;
; 3.650 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 16.303     ;
; 3.650 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 16.303     ;
; 3.650 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.312     ;
; 3.655 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.307     ;
; 3.670 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.292     ;
; 3.672 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 16.281     ;
; 3.672 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 16.281     ;
; 3.674 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 16.290     ;
; 3.674 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 16.290     ;
; 3.675 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.287     ;
; 3.677 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.285     ;
; 3.691 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 16.262     ;
; 3.691 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 16.262     ;
; 3.692 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.270     ;
; 3.696 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.266     ;
; 3.711 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.251     ;
; 3.729 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 16.235     ;
; 3.729 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 16.235     ;
; 3.730 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.232     ;
; 3.751 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 16.213     ;
; 3.751 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 16.213     ;
; 3.752 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.210     ;
; 3.753 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 16.201     ;
; 3.758 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 16.196     ;
; 3.769 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 16.194     ;
; 3.770 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 16.194     ;
; 3.770 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 16.194     ;
; 3.771 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.191     ;
; 3.782 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.180     ;
; 3.808 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 16.146     ;
; 3.813 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 16.141     ;
; 3.824 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 16.139     ;
; 3.830 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 16.124     ;
; 3.834 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 16.129     ;
; 3.835 ; blittera:blittera|counter[18]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 16.119     ;
; 3.837 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.125     ;
; 3.846 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 16.300     ;
; 3.846 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 16.117     ;
; 3.847 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.115     ;
; 3.848 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 16.298     ;
; 3.849 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 16.105     ;
; 3.854 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 16.100     ;
; 3.859 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.103     ;
; 3.865 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 16.098     ;
; 3.878 ; blittera:blittera|x_dim[7]~_Duplicate_5 ; burst_control:burst|sdram_master:master|burst_address[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.084     ;
; 3.901 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 16.245     ;
; 3.902 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 16.060     ;
; 3.903 ; blittera:blittera|counter[17]           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 16.243     ;
; 3.911 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 16.052     ;
+-------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.619 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 3.648      ;
; 46.882 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 3.391      ;
; 46.898 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 3.367      ;
; 47.240 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.036      ;
; 47.247 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 3.026      ;
; 47.336 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.929      ;
; 47.348 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 2.927      ;
; 47.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.869      ;
; 47.513 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 2.754      ;
; 47.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 2.699      ;
; 47.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.684      ;
; 47.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.690      ;
; 47.638 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.627      ;
; 47.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.590      ;
; 47.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.516      ;
; 47.872 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 2.400      ;
; 47.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.390      ;
; 48.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 2.248      ;
; 48.067 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.197      ;
; 48.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 2.084      ;
; 48.770 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.502      ;
; 48.777 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.484      ;
; 48.784 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.487      ;
; 48.813 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 1.455      ;
; 48.838 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 1.430      ;
; 48.847 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.419      ;
; 48.869 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.402      ;
; 48.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 1.331      ;
; 48.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.345      ;
; 49.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.257      ;
; 49.103 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.158      ;
; 49.118 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.164      ;
; 49.176 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 1.086      ;
; 49.345 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 0.937      ;
; 49.802 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 0.476      ;
; 95.588 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.380      ;
; 95.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.375      ;
; 95.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.374      ;
; 95.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.371      ;
; 95.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.367      ;
; 95.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.363      ;
; 95.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.358      ;
; 95.758 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.210      ;
; 95.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.207      ;
; 95.762 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.206      ;
; 95.763 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.205      ;
; 95.767 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.201      ;
; 95.771 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.197      ;
; 95.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.196      ;
; 95.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.194      ;
; 95.776 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 4.192      ;
; 95.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.992      ;
; 95.988 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.988      ;
; 95.995 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.981      ;
; 95.995 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.981      ;
; 95.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.980      ;
; 96.061 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.910      ;
; 96.066 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.905      ;
; 96.067 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.904      ;
; 96.070 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.901      ;
; 96.072 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.896      ;
; 96.074 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.897      ;
; 96.077 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.891      ;
; 96.078 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.890      ;
; 96.078 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.893      ;
; 96.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.887      ;
; 96.083 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.888      ;
; 96.085 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.883      ;
; 96.089 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.879      ;
; 96.094 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.874      ;
; 96.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.810      ;
; 96.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.810      ;
; 96.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.810      ;
; 96.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.810      ;
; 96.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.810      ;
; 96.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.810      ;
; 96.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.810      ;
; 96.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.810      ;
; 96.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.810      ;
; 96.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.810      ;
; 96.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.810      ;
; 96.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.810      ;
; 96.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.810      ;
; 96.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.810      ;
; 96.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.810      ;
; 96.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 3.810      ;
; 96.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.740      ;
; 96.234 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.737      ;
; 96.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.736      ;
; 96.236 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.735      ;
; 96.240 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.731      ;
; 96.242 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.726      ;
; 96.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.727      ;
; 96.245 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.723      ;
; 96.245 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.726      ;
; 96.246 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.722      ;
; 96.247 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.721      ;
; 96.247 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.724      ;
; 96.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.722      ;
; 96.251 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.717      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.109 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.432      ;
; 0.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.454      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.461      ;
; 0.133 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.469      ;
; 0.134 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.472      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.464      ;
; 0.139 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                          ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.479      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a54~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.477      ;
; 0.140 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.478      ;
; 0.140 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                          ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.480      ;
; 0.142 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[10]                                                                                                                                                                                                                                               ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg0                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.478      ;
; 0.142 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                          ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.482      ;
; 0.144 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                          ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.484      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 0.488      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.477      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.476      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.486      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.480      ;
; 0.150 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                          ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.490      ;
; 0.150 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                          ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.490      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.482      ;
; 0.152 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.490      ;
; 0.152 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                          ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.478      ;
; 0.153 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.491      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.478      ;
; 0.156 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[8]                                                                                                                                                                                                                                                ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.491      ;
; 0.156 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                                                                                                                                                                                           ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.495      ;
; 0.156 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[23]                                                                                                                                                                                                                            ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.486      ;
; 0.156 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.492      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.495      ;
; 0.157 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                                                ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.485      ;
; 0.157 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[9]                                                                                                                                                                                                                                                ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg0                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.493      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                           ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.497      ;
; 0.159 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                                                                                                                                                                                           ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.498      ;
; 0.160 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                                                ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.488      ;
; 0.160 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                           ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_address_reg0                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.522      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a58~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 0.504      ;
; 0.160 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                          ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.486      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a44~porta_datain_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.488      ;
; 0.161 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                           ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a5~porta_address_reg0                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 0.523      ;
; 0.162 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                           ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.501      ;
; 0.163 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                                                ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg0                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.492      ;
; 0.165 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                           ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a1~porta_address_reg0                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.504      ;
; 0.167 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                                                ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.495      ;
; 0.168 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[8]                                                                                                                                                                                                                                                ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg0                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.501      ;
; 0.171 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                                                ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg0                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.497      ;
; 0.171 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                                                                                                                                                                                           ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.510      ;
; 0.172 ; burst_control:burst|sdram_master:master|state.BURST_READ                                                                                                                                                                                                                                                                                   ; burst_control:burst|sdram_master:master|state.BURST_READ                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; blittera:blittera|counter[15]                                                                                                                                                                                                                                                                                                              ; blittera:blittera|counter[15]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.307      ;
; 0.174 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[6]                                                                                                                                                                                                                                                ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.501      ;
; 0.175 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                                                ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg0                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.501      ;
; 0.175 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                                                ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg0                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.504      ;
; 0.178 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[79]                                                                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][79]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.313      ;
; 0.180 ; burst_control:burst|sdram_master:master|state.WAIT                                                                                                                                                                                                                                                                                         ; burst_control:burst|sdram_master:master|state.WAIT                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; burst_control:burst|frame_address[1]                                                                                                                                                                                                                                                                                                       ; burst_control:burst|frame_address[1]                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; burst_control:burst|state.BLITTER_READ                                                                                                                                                                                                                                                                                                     ; burst_control:burst|state.BLITTER_READ                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; burst_control:burst|state.BLITTER_WRITE                                                                                                                                                                                                                                                                                                    ; burst_control:burst|state.BLITTER_WRITE                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; blittera:blittera|state.READ                                                                                                                                                                                                                                                                                                               ; blittera:blittera|state.READ                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                                                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.194      ; 0.478      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[8]                                                                                                                                                                                                                                                                                                               ; blittera:blittera|counter[8]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[12]                                                                                                                                                                                                                                                                                                              ; blittera:blittera|counter[12]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[3]                                                                                                                                                                                                                                                                                                               ; blittera:blittera|counter[3]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[9]                                                                                                                                                                                                                                                                                                               ; blittera:blittera|counter[9]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[10]                                                                                                                                                                                                                                                                                                              ; blittera:blittera|counter[10]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[11]                                                                                                                                                                                                                                                                                                              ; blittera:blittera|counter[11]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; burst_control:burst|v_state.VGA_READ                                                                                                                                                                                                                                                                                                       ; burst_control:burst|v_state.VGA_READ                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                                                    ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                                                                    ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                                                                   ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                                                                    ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                                                                    ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                                                                    ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                                                                    ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                                                                    ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                                                                    ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                                                                    ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                                                                    ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[13]                                                                                                                                                                                                                                                                                                              ; blittera:blittera|counter[13]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[14]                                                                                                                                                                                                                                                                                                              ; blittera:blittera|counter[14]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[16]                                                                                                                                                                                                                                                                                                              ; blittera:blittera|counter[16]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[17]                                                                                                                                                                                                                                                                                                              ; blittera:blittera|counter[17]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[18]                                                                                                                                                                                                                                                                                                              ; blittera:blittera|counter[18]                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[2]                                                                                                                                                                                                                                                                                                               ; blittera:blittera|counter[2]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[4]                                                                                                                                                                                                                                                                                                               ; blittera:blittera|counter[4]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[5]                                                                                                                                                                                                                                                                                                               ; blittera:blittera|counter[5]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[6]                                                                                                                                                                                                                                                                                                               ; blittera:blittera|counter[6]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[7]                                                                                                                                                                                                                                                                                                               ; blittera:blittera|counter[7]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[1]                                                                                                                                                                                                                                                                                                               ; blittera:blittera|counter[1]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|counter[0]                                                                                                                                                                                                                                                                                                               ; blittera:blittera|counter[0]                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|a_fefifo_jaf:fifo_state|b_full                                                                                                                                                                                               ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|a_fefifo_jaf:fifo_state|b_full                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; blittera:blittera|state.WAIT                                                                                                                                                                                                                                                                                                               ; blittera:blittera|state.WAIT                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                              ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                            ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                               ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.180 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                      ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                             ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.199 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                            ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.326      ;
; 0.205 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.331      ;
; 0.209 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.336      ;
; 0.216 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.343      ;
; 0.221 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.348      ;
; 0.224 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.351      ;
; 0.227 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                             ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.354      ;
; 0.248 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[39]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[3]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[36]            ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[0]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.255 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[18]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[18]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.381      ;
; 0.255 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[17]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[17]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.381      ;
; 0.256 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[31]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[31]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.381      ;
; 0.256 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[26]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[26]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.381      ;
; 0.256 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[24]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[24]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.381      ;
; 0.256 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[15]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[15]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.381      ;
; 0.256 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[10]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[10]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.381      ;
; 0.257 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[25]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[25]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.382      ;
; 0.257 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[13]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[13]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.382      ;
; 0.261 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
; 0.265 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[29]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[29]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[21]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[21]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.391      ;
; 0.266 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[19]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[19]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[14]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[14]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[30]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[30]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[28]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[28]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[12]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[12]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[7]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[7]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[9]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[9]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[8]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[8]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.393      ;
; 0.277 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.403      ;
; 0.281 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.407      ;
; 0.289 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.415      ;
; 0.293 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.297 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.424      ;
; 0.299 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.428      ;
; 0.312 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.438      ;
; 0.313 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]             ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.439      ;
; 0.315 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[17]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[17]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.441      ;
; 0.316 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000010000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.441      ;
; 0.317 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.442      ;
; 0.317 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.443      ;
; 0.317 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[25]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[25]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.442      ;
; 0.317 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.443      ;
; 0.326 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[16]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[16]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.452      ;
; 0.329 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[18]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[18]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.455      ;
; 0.332 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.458      ;
; 0.334 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.460      ;
; 0.335 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.461      ;
; 0.337 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.464      ;
; 0.339 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.466      ;
; 0.342 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.468      ;
; 0.342 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.469      ;
; 0.345 ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.471      ;
; 0.346 ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.472      ;
; 0.348 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.474      ;
; 0.349 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.475      ;
; 0.355 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[61]            ; nios_system:nios_system|nios_system_sdram:sdram|active_rnw                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.482      ;
; 0.358 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.484      ;
; 0.358 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[30]            ; nios_system:nios_system|nios_system_sdram:sdram|active_data[30]                                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.483      ;
; 0.358 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[8]             ; nios_system:nios_system|nios_system_sdram:sdram|active_data[8]                                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.483      ;
; 0.359 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                                            ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.486      ;
; 0.364 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.490      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.319      ;
; 0.186 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.318      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.313      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.323      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.516 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 3.598      ;
; 16.516 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 3.598      ;
; 16.516 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 3.598      ;
; 16.516 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 3.598      ;
; 16.516 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 3.598      ;
; 16.516 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 3.598      ;
; 16.516 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 3.598      ;
; 16.516 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 3.598      ;
; 16.583 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[8]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.020      ; 3.444      ;
; 16.583 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[6]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.020      ; 3.444      ;
; 16.583 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[5]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.020      ; 3.444      ;
; 16.583 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[4]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.020      ; 3.444      ;
; 16.583 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.020      ; 3.444      ;
; 16.583 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.020      ; 3.444      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[22]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 3.436      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[23]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 3.436      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[24]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 3.436      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[25]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.019      ; 3.436      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_byteenable[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.422      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_byteenable[2]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.422      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_byteenable[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.422      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[30]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.422      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[29]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.422      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[28]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.422      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[31]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.422      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_byteenable[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.422      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[13]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.422      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[15]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.422      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[8]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.422      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[14]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.422      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[12]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 3.422      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|saved_grant[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.395      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|saved_grant[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.395      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.395      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.021     ; 3.395      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[31]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 3.430      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[26]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 3.427      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[27]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 3.427      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[28]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 3.427      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[29]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 3.427      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[17]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 3.427      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[16]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 3.427      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 3.430      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[5]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 3.430      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[30]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 3.430      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[7]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 3.430      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[26]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.425      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[10]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 3.424      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[31]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 3.430      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 3.411      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[27]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 3.411      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 3.411      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[27]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 3.424      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[26]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 3.424      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[25]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 3.424      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[24]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 3.424      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[23]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.405      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[16]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 3.405      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[10]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 3.424      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[9]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 3.424      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[11]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 3.424      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte3_data[6]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.423      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte3_data[4]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.423      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte3_data[3]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.423      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[6]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.423      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[4]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.423      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[3]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.423      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[7]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 3.426      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[9]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 3.426      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[8]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 3.426      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 3.426      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[6]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 3.426      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[24]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.425      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[8]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 3.424      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[6]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 3.424      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 3.401      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[3]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 3.401      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[3]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 3.401      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 3.401      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[4]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 3.401      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[4]                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 3.401      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[13]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 3.401      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[13]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 3.401      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[13]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 3.401      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[14]                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 3.401      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[14]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 3.401      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 3.402      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 3.402      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 3.402      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 3.402      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 3.402      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 3.402      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[21]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.425      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[5]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 3.424      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[18]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.425      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[31]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.425      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[29]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.425      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.425      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[27]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.425      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[25]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.425      ;
+--------+---------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                          ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 16.560 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[3]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 3.307      ;
; 16.561 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[22]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 3.298      ;
; 16.561 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 3.298      ;
; 16.563 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[20]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 3.293      ;
; 16.563 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 3.293      ;
; 16.563 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[22]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 3.240      ;
; 16.563 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[16]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 3.240      ;
; 16.565 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[20]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 3.235      ;
; 16.565 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[19]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 3.235      ;
; 16.566 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 3.282      ;
; 16.568 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[17]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 3.224      ;
; 16.569 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[18]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 3.296      ;
; 16.571 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[18]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 3.238      ;
; 16.574 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 3.279      ;
; 16.576 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[23]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 3.221      ;
; 16.577 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 3.262      ;
; 16.577 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[4]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 3.262      ;
; 16.578 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[21]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 3.250      ;
; 16.579 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[5]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 3.284      ;
; 16.579 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[12]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 3.284      ;
; 16.579 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[8]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 3.279      ;
; 16.579 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[6]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 3.279      ;
; 16.580 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 3.273      ;
; 16.580 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[9]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 3.273      ;
; 16.580 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[21]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.186     ; 3.192      ;
; 16.582 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[0]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 3.215      ;
; 16.584 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 3.316      ;
; 16.584 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 3.316      ;
; 16.584 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[7]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 3.316      ;
; 16.584 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 3.316      ;
; 16.584 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 3.315      ;
; 16.585 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 3.313      ;
; 16.585 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[6]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 3.304      ;
; 16.585 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[5]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 3.304      ;
; 16.585 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[10]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 3.313      ;
; 16.586 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[30]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 3.258      ;
; 16.586 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[28]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 3.258      ;
; 16.586 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[7]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 3.258      ;
; 16.587 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[11]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 3.280      ;
; 16.587 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[29]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 3.255      ;
; 16.587 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[6]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 3.246      ;
; 16.587 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[5]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 3.246      ;
; 16.588 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 3.279      ;
; 16.588 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 3.279      ;
; 16.588 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 3.292      ;
; 16.588 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[10]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 3.292      ;
; 16.588 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[9]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 3.279      ;
; 16.588 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[8]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 3.279      ;
; 16.589 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[3]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 3.284      ;
; 16.589 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[7]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 3.284      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[24]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.147     ; 3.221      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[15]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.147     ; 3.221      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[12]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 3.234      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[10]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 3.234      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[9]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.147     ; 3.221      ;
; 16.590 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[8]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.147     ; 3.221      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 3.262      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[11]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 3.248      ;
; 16.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[3]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 3.226      ;
; 16.592 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[2]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 3.240      ;
; 16.592 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 3.240      ;
; 16.593 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[27]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 3.307      ;
; 16.593 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 3.307      ;
; 16.593 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 3.307      ;
; 16.593 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[14]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 3.204      ;
; 16.593 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[11]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.175     ; 3.190      ;
; 16.594 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 3.301      ;
; 16.595 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[4]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 3.298      ;
; 16.595 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[2]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 3.298      ;
; 16.595 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[25]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 3.249      ;
; 16.595 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[27]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 3.249      ;
; 16.595 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[26]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 3.249      ;
; 16.596 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[31]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 3.243      ;
; 16.597 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.083     ; 3.280      ;
; 16.597 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[4]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 3.240      ;
; 16.597 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[2]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 3.240      ;
; 16.598 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 3.265      ;
; 16.599 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[1]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.222      ;
; 16.600 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[13]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.151     ; 3.207      ;
; 16.662 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_16 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 3.177      ;
; 16.662 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_22 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 3.177      ;
; 16.664 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_19 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 3.172      ;
; 16.664 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_20 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 3.172      ;
; 16.667 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_17 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 3.161      ;
; 16.670 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_18 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 3.175      ;
; 16.675 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_23 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 3.158      ;
; 16.679 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_21 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 3.129      ;
; 16.681 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 3.152      ;
; 16.685 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_7  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 3.195      ;
; 16.685 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_28 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 3.195      ;
; 16.685 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_30 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 3.195      ;
; 16.686 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_5  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 3.183      ;
; 16.686 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_6  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 3.183      ;
; 16.686 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_29 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 3.192      ;
; 16.689 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_8  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 3.158      ;
; 16.689 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_9  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 3.158      ;
; 16.689 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_10 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 3.171      ;
; 16.689 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_12 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 3.171      ;
; 16.689 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_15 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 3.158      ;
; 16.689 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_24 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 3.158      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.262      ;
; 49.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.262      ;
; 49.304 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 0.969      ;
; 97.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 2.903      ;
; 97.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 2.903      ;
; 97.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 2.903      ;
; 97.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 2.903      ;
; 97.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 2.903      ;
; 97.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 2.902      ;
; 97.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 2.902      ;
; 97.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 2.902      ;
; 97.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 2.902      ;
; 97.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 2.902      ;
; 97.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 2.902      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.011      ; 2.903      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.011      ; 2.903      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.011      ; 2.903      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.011      ; 2.903      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.011      ; 2.903      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.011      ; 2.903      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 2.901      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 2.901      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 2.901      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 2.901      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 2.901      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 2.901      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 2.902      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 2.902      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 2.902      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 2.902      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 2.902      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 2.902      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 2.902      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 2.902      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 2.902      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 2.902      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 2.902      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 2.902      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 2.902      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 2.902      ;
; 97.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.010      ; 2.902      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 2.903      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 2.903      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 2.903      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 2.903      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 2.903      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 2.903      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 2.903      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.013      ; 2.904      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.013      ; 2.904      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.013      ; 2.904      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 2.895      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.011      ; 2.902      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.011      ; 2.902      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.011      ; 2.902      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.011      ; 2.902      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 2.896      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 2.896      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 2.896      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 2.896      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 2.896      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 2.896      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 2.896      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.005      ; 2.896      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 2.895      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 2.895      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 2.895      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 2.895      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 2.895      ;
; 97.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 2.895      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 2.902      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 2.902      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 2.902      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 2.902      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 2.902      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 2.902      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 2.902      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 2.902      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 2.902      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 2.902      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 2.902      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.012      ; 2.902      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 2.899      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 2.899      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 2.899      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.009      ; 2.899      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 2.897      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 2.897      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 2.897      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 2.897      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 2.897      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 2.897      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 2.897      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 2.898      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 2.897      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 2.897      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 2.897      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 2.897      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.008      ; 2.898      ;
; 97.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 2.897      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.491 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.615      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.703      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.703      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.703      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.703      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.703      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.703      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.703      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.703      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.703      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.703      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.703      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.703      ;
; 0.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.786      ;
; 0.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.786      ;
; 0.661 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.786      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.794      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.794      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.794      ;
; 0.680 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.806      ;
; 0.680 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.806      ;
; 0.680 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.806      ;
; 0.680 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.806      ;
; 0.680 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.806      ;
; 0.680 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.806      ;
; 0.680 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.806      ;
; 0.680 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.806      ;
; 0.680 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.806      ;
; 0.680 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.806      ;
; 0.814 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.930      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.951      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.951      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.951      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.951      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.951      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.951      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.965      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.965      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.965      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.965      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.965      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.965      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.965      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.965      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.965      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.965      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.965      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.965      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.965      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.965      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.965      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.965      ;
; 0.851 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.970      ;
; 0.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.064      ;
; 0.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.064      ;
; 0.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.064      ;
; 0.952 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.082      ;
; 0.952 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.082      ;
; 0.952 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.082      ;
; 0.952 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.082      ;
; 0.952 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.082      ;
; 0.952 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.082      ;
; 0.991 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.112      ;
; 0.991 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.112      ;
; 0.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.104      ;
; 0.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.112      ;
; 0.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.112      ;
; 0.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.112      ;
; 0.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.112      ;
; 0.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.112      ;
; 0.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.112      ;
; 0.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.112      ;
; 0.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.112      ;
; 0.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.104      ;
; 0.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.112      ;
; 0.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.112      ;
; 0.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.112      ;
; 0.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.112      ;
; 0.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.112      ;
; 0.994 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 1.112      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.108      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.108      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.108      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.108      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.108      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.108      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.108      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.108      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.108      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.108      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.108      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.108      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.108      ;
; 2.224 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.291      ; 2.599      ;
; 2.224 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.291      ; 2.599      ;
; 2.224 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.291      ; 2.599      ;
; 2.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.578      ;
; 2.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.578      ;
; 2.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.578      ;
; 2.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 2.578      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.497 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.623      ;
; 0.497 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.623      ;
; 0.497 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.623      ;
; 0.497 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.623      ;
; 0.497 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.623      ;
; 0.497 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.623      ;
; 0.497 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.623      ;
; 0.497 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.623      ;
; 0.686 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.813      ;
; 0.686 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.813      ;
; 0.686 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.813      ;
; 0.686 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.813      ;
; 0.686 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.813      ;
; 0.686 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.813      ;
; 0.686 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.813      ;
; 0.686 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.813      ;
; 0.686 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.813      ;
; 0.686 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.813      ;
; 0.686 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.813      ;
; 0.686 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.813      ;
; 0.686 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.813      ;
; 0.686 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.813      ;
; 0.686 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.813      ;
; 0.717 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.853      ;
; 0.717 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.853      ;
; 0.717 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.853      ;
; 0.717 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.853      ;
; 0.717 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.853      ;
; 0.717 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.853      ;
; 0.717 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.853      ;
; 0.717 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.853      ;
; 0.717 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.853      ;
; 0.717 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.853      ;
; 0.717 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.853      ;
; 0.726 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.861      ;
; 0.726 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.861      ;
; 0.726 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.861      ;
; 0.726 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.861      ;
; 0.726 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.861      ;
; 0.726 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[6]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.861      ;
; 0.726 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.861      ;
; 0.726 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.861      ;
; 0.726 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.861      ;
; 0.726 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.861      ;
; 0.726 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[10]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.861      ;
; 0.726 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 0.861      ;
; 0.729 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.863      ;
; 0.729 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.863      ;
; 0.729 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.863      ;
; 0.729 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.863      ;
; 0.729 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.863      ;
; 0.729 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.863      ;
; 0.729 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.863      ;
; 0.729 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.863      ;
; 0.729 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.863      ;
; 0.729 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.863      ;
; 0.729 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.863      ;
; 0.729 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.863      ;
; 0.729 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.863      ;
; 2.629 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.335      ; 3.048      ;
; 2.629 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[9]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.335      ; 3.048      ;
; 2.629 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.335      ; 3.048      ;
; 2.629 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.335      ; 3.048      ;
; 2.636 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 3.049      ;
; 2.636 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[19]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 3.049      ;
; 2.636 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[18]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 3.049      ;
; 2.636 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[17]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 3.049      ;
; 2.636 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[16]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 3.049      ;
; 2.636 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 3.049      ;
; 2.636 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 3.049      ;
; 2.636 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 3.049      ;
; 2.636 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[11]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 3.049      ;
; 2.636 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[10]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 3.049      ;
; 2.832 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[8]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 3.048      ;
; 2.832 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 3.048      ;
; 2.832 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 3.048      ;
; 2.832 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 3.048      ;
; 2.832 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 3.048      ;
; 2.832 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 3.048      ;
; 2.847 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_otg_hpi_address:sprite_num|data_out[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 3.041      ;
; 2.847 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_otg_hpi_address:sprite_num|data_out[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 3.041      ;
; 2.848 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[20]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.031      ;
; 2.848 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[21]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.031      ;
; 2.848 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.031      ;
; 2.848 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 3.031      ;
; 2.848 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_exception                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.016      ;
; 2.848 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_shift_rot                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.018      ;
; 2.848 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_logic                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.016      ;
; 2.848 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_shift_rot_right                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.016      ;
; 2.848 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_force_src2_zero                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.016      ;
; 2.848 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_wrctl_inst                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 3.017      ;
; 2.848 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_uncond_cti_non_br                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.016      ;
; 2.848 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_status_reg_pie                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.020      ;
; 2.848 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_src_imm5_shift_rot                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.016      ;
; 2.848 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_estatus_reg                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.020      ;
; 2.848 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_bstatus_reg                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 3.020      ;
; 2.848 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.019      ;
; 2.848 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_cnt[4]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.019      ;
; 2.848 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_cnt[3]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.019      ;
; 2.848 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_cnt[2]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 3.019      ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 2.642 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.761      ;
; 2.642 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.761      ;
; 2.642 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.761      ;
; 2.642 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.761      ;
; 2.642 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[27]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.761      ;
; 2.642 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[21]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.764      ;
; 2.642 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[20]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.764      ;
; 2.642 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.764      ;
; 2.642 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[18]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.764      ;
; 2.642 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.764      ;
; 2.642 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.764      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.765      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.765      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.765      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.765      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[22]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 2.765      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.759      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.759      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.759      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.759      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[11]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.759      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[10]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 2.756      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[9]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 2.756      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[8]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 2.756      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[7]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 2.756      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[6]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 2.756      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[5]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.768      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[4]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.768      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[3]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.768      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[2]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.768      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[1]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.768      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[0]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.769      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.772      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.772      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.769      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.769      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.772      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.769      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.772      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.769      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.769      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.770      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.769      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.770      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.770      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000010                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.769      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.770      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.770      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.772      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.769      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.772      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.772      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.772      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.772      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.772      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.771      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.770      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.770      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.770      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.770      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.770      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.770      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.770      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.770      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.770      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.770      ;
; 2.643 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.770      ;
; 2.644 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.771      ;
; 2.644 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.770      ;
; 2.644 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000010000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.770      ;
; 2.644 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.771      ;
; 2.644 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.771      ;
; 2.644 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.771      ;
; 2.644 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.771      ;
; 2.741 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_21                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.040     ; 2.765      ;
; 2.744 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_23                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.015     ; 2.793      ;
; 2.747 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_18                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.002     ; 2.809      ;
; 2.748 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_31                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.001     ; 2.811      ;
; 2.749 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_1                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.020     ; 2.793      ;
; 2.751 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_2                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.004     ; 2.811      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.975 ; 5.191        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_controller:vgasync_instance|clkdiv                                                                                                                                                                                                                                                                ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                                                                                                                      ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|frame_address[7]                                                                                                                                                                                                                                                                  ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|byteenable[3]                                                                                                        ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|writedata[14]                                                                                                        ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|writedata[25]                                                                                                        ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|writedata[27]                                                                                                        ;
; 5.158 ; 5.374        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|writedata[28]                                                                                                        ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|frame_address[12]                                                                                                                                                                                                                                                                 ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|frame_address[13]                                                                                                                                                                                                                                                                 ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|frame_address[14]                                                                                                                                                                                                                                                                 ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|frame_address[15]                                                                                                                                                                                                                                                                 ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|frame_address[16]                                                                                                                                                                                                                                                                 ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|frame_address[17]                                                                                                                                                                                                                                                                 ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|frame_address[18]                                                                                                                                                                                                                                                                 ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                           ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                           ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                           ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                           ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                          ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                          ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[0]                                                                                                                                     ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[14]                                                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[15]                                                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[1]                                                                                                                                     ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[20]                                                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[25]                                                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[26]                                                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[27]                                                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[29]                                                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[31]                                                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[3]                                                                                                                                     ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[0]                                                                                                                                              ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[1]                                                                                                                                              ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[13]                                                                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[17]                                                                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|packet_in_progress                                                                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[12]                                                                                                                                                                                               ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[14]                                                                                                                                                                                               ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[15]                                                                                                                                                                                               ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[17]                                                                                                                                                                                               ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[18]                                                                                                                                                                                               ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[20]                                                                                                                                                                                               ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[25]                                                                                                                                                                                               ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[26]                                                                                                                                                                                               ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[27]                                                                                                                                                                                               ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[28]                                                                                                                                                                                               ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[29]                                                                                                                                                                                               ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[30]                                                                                                                                                                                               ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[31]                                                                                                                                                                                               ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[3]                                                                                                                                                                                                ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[7]                                                                                                                                                                                                ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|D_iw[8]                                                                                                                                                                                                ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[11]                                                                                                                                                                                               ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[12]                                                                                                                                                                                               ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[13]                                                                                                                                                                                               ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[16]                                                                                                                                                                                               ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[13]                                                                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[14]                                                                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[15]                                                                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[6]                                                                                                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte3_data[0]                                                                                                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte3_data[1]                                                                                                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte3_data[2]                                                                                                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte3_data[5]                                                                                                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_byte3_data[7]                                                                                                                                                                                    ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                         ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                         ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[10]      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[12]      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[28]      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[31]      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_break:the_nios_system_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[9]       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|MonAReg[10]                  ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|MonAReg[3]                   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|MonAReg[5]                   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|MonAReg[7]                   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|MonAReg[8]                   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|MonAReg[9]                   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[20]                  ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[25]                  ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[28]                  ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[3]                   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[6]                   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[7]                   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[9]                   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|readdata[11]                                                                                                         ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|readdata[12]                                                                                                         ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|readdata[15]                                                                                                         ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|readdata[20]                                                                                                         ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|readdata[23]                                                                                                         ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|readdata[24]                                                                                                         ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|readdata[25]                                                                                                         ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|readdata[26]                                                                                                         ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|readdata[29]                                                                                                         ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|readdata[2]                                                                                                          ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|readdata[3]                                                                                                          ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|readdata[4]                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[39]             ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[41]             ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[43]             ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[41]             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[0]                                                                                        ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[10]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[11]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[12]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[13]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[14]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[15]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[16]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[17]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[18]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[19]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[1]                                                                                        ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[20]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[21]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[22]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[23]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[24]                                                                                       ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[2]                                                                                        ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[4]                                                                                        ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[9]                                                                                        ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_rnw                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[37]             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46]             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[36]             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[61]             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[3]                                                                                        ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[6]                                                                                        ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[7]                                                                                        ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[8]                                                                                        ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[39]             ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[5]                                                                                        ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                                 ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                              ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                            ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                            ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                            ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                            ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                            ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                                           ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                                           ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                                           ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                                           ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                                            ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                            ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                      ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000010                                                                                     ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                     ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                     ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                     ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]              ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]              ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[0]              ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[15]             ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[1]              ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[2]              ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[3]              ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[0]              ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[1]              ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[2]              ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[3]              ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address              ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address              ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                                           ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                                    ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                                   ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                                   ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                                   ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                                   ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                                    ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                                    ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                                    ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                                    ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                                    ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                                    ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                              ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[0]                                                                                        ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[11]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[12]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[13]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[14]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[15]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[16]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[17]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[18]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[19]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[20]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[27]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[28]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[29]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[30]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[31]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                                            ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'VGA_CLK'                                 ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; VGA_CLK ; Rise       ; VGA_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a22~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                                                                                        ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a40~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a56~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a66~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a80~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a84~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                                                                                                                        ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                                        ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a10~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a12~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a20~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                                                                                                                        ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a50~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a68~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                                                                                        ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a70~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a74~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a78~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a82~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a38~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a48~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a54~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a60~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a62~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a14~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a24~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a28~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a30~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a32~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a34~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a44~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a46~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a52~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a58~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a64~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a76~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a26~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.473 ; 49.689       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                     ;
; 49.474 ; 49.690       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ;
; 49.474 ; 49.690       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                                                                       ;
; 49.495 ; 49.679       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.495 ; 49.679       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.495 ; 49.679       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.503 ; 49.687       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                                                                                                                ;
; 49.503 ; 49.687       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                                                                                                                ;
; 49.503 ; 49.687       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254]                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                                                                                                                 ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                                                                                                                 ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                                                                                                                 ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; 2.429 ; 3.109 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; 2.429 ; 3.109 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 1.102 ; 1.759 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 0.659 ; 1.261 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 0.784 ; 1.398 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 0.886 ; 1.507 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 0.932 ; 1.566 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 0.969 ; 1.629 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 0.846 ; 1.482 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 0.726 ; 1.322 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 0.975 ; 1.622 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 0.985 ; 1.640 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 1.102 ; 1.759 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 0.817 ; 1.437 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 0.923 ; 1.549 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 1.070 ; 1.720 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 0.903 ; 1.539 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 0.981 ; 1.627 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 0.804 ; 1.425 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.204 ; 2.179 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; 3.829 ; 4.044 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 0.742 ; 1.121 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.692 ; 1.071 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.688 ; 1.067 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.672 ; 1.051 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.702 ; 1.081 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.662 ; 1.041 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.686 ; 1.065 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.696 ; 1.075 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.665 ; 1.044 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.688 ; 1.067 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.698 ; 1.077 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.715 ; 1.094 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.716 ; 1.095 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.695 ; 1.074 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.742 ; 1.121 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.722 ; 1.101 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.718 ; 1.097 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 0.661 ; 1.040 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 0.672 ; 1.051 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 0.675 ; 1.054 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 0.684 ; 1.063 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 0.674 ; 1.053 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 0.702 ; 1.081 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 0.671 ; 1.050 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 0.657 ; 1.036 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 0.658 ; 1.037 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 0.625 ; 1.004 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 0.655 ; 1.034 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 0.655 ; 1.034 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 0.635 ; 1.014 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 0.637 ; 1.016 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 0.665 ; 1.044 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 0.680 ; 1.059 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; -1.096 ; -1.855 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; -1.096 ; -1.855 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; -0.435 ; -1.022 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; -0.435 ; -1.022 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; -0.557 ; -1.156 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; -0.658 ; -1.271 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; -0.697 ; -1.315 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; -0.732 ; -1.375 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; -0.614 ; -1.235 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; -0.503 ; -1.092 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; -0.739 ; -1.370 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; -0.747 ; -1.386 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; -0.865 ; -1.512 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; -0.588 ; -1.193 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; -0.690 ; -1.301 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; -0.836 ; -1.476 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; -0.671 ; -1.291 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; -0.745 ; -1.375 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; -0.574 ; -1.180 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.069  ; -0.088 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; -1.203 ; -1.320 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.304 ; -0.683 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.373 ; -0.752 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.368 ; -0.747 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.352 ; -0.731 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.382 ; -0.761 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.342 ; -0.721 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.365 ; -0.744 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.375 ; -0.754 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.344 ; -0.723 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.368 ; -0.747 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.378 ; -0.757 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.395 ; -0.774 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.397 ; -0.776 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.375 ; -0.754 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.423 ; -0.802 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.403 ; -0.782 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.398 ; -0.777 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.341 ; -0.720 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.352 ; -0.731 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.355 ; -0.734 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.364 ; -0.743 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.354 ; -0.733 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.383 ; -0.762 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.351 ; -0.730 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.338 ; -0.717 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.338 ; -0.717 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.304 ; -0.683 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.334 ; -0.713 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.334 ; -0.713 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.314 ; -0.693 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.316 ; -0.695 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.344 ; -0.723 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.359 ; -0.738 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 9.508  ; 9.866  ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 7.914  ; 8.113  ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 8.932  ; 9.200  ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 7.771  ; 7.986  ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 7.602  ; 7.818  ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 8.278  ; 8.525  ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 9.489  ; 9.866  ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 9.508  ; 9.130  ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 8.366  ; 8.390  ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 7.996  ; 8.390  ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 6.854  ; 7.017  ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 7.695  ; 7.947  ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 6.997  ; 7.201  ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 7.771  ; 8.158  ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 7.927  ; 8.218  ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 8.366  ; 8.146  ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 8.766  ; 9.353  ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 8.234  ; 8.594  ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 8.097  ; 8.447  ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 7.783  ; 8.017  ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 8.325  ; 8.639  ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 8.766  ; 9.353  ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 7.374  ; 7.585  ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 8.285  ; 7.999  ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 10.095 ; 10.436 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 8.113  ; 8.295  ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 8.339  ; 8.519  ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 10.095 ; 10.436 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 8.811  ; 9.085  ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 8.181  ; 8.586  ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 9.666  ; 10.081 ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 9.724  ; 9.346  ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 9.186  ; 9.620  ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 9.186  ; 9.620  ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 8.893  ; 9.228  ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 7.902  ; 8.153  ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 8.223  ; 8.486  ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 7.329  ; 7.496  ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 8.096  ; 8.358  ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 8.189  ; 7.914  ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 9.713  ; 10.139 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 8.048  ; 8.260  ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 9.713  ; 10.139 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 7.797  ; 8.072  ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 7.888  ; 8.132  ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 8.159  ; 8.361  ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 7.463  ; 7.606  ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 8.440  ; 8.164  ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 8.218  ; 8.531  ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 7.133  ; 7.322  ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 7.628  ; 7.836  ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 7.057  ; 7.265  ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 7.035  ; 7.226  ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 7.238  ; 7.532  ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 8.218  ; 8.531  ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 7.618  ; 7.396  ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 7.939  ; 8.222  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 6.941  ; 7.108  ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 7.250  ; 7.467  ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 7.594  ; 7.850  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 7.505  ; 7.725  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 7.939  ; 8.222  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 7.864  ; 8.133  ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 6.910  ; 6.769  ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 21.887 ; 22.274 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 7.311  ; 7.737  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 15.407 ; 15.684 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 15.548 ; 15.762 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 16.048 ; 16.420 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 15.365 ; 15.524 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 15.906 ; 16.183 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 18.968 ; 19.192 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 20.550 ; 20.918 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 20.414 ; 20.648 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 21.887 ; 22.274 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 20.215 ; 20.487 ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 20.072 ; 20.273 ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 20.549 ; 20.849 ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 20.677 ; 20.939 ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 20.640 ; 20.962 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 21.635 ; 21.987 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 20.192 ; 20.428 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 20.454 ; 20.673 ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 5.737  ; 6.010  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 5.737  ; 6.010  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 4.515  ; 4.701  ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 5.152  ; 4.928  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 4.876  ; 5.115  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 4.058  ; 4.193  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 3.975  ; 4.106  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 3.992  ; 4.121  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 4.079  ; 4.226  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 4.086  ; 4.233  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 4.366  ; 4.548  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 3.797  ; 3.896  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 4.521  ; 4.708  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 4.472  ; 4.688  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 4.503  ; 4.693  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 4.232  ; 4.377  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 4.615  ; 4.856  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 4.844  ; 5.093  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 4.820  ; 5.040  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 4.876  ; 5.115  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 4.601  ; 4.842  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 5.178  ; 4.951  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 3.957  ; 3.876  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 4.009  ; 4.052  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.640  ; 8.005  ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.820  ; 1.839  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.799  ; 1.818  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.736  ; 1.755  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.674  ; 1.673  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.820  ; 1.839  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.746  ; 1.765  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.760  ; 1.779  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.711  ; 1.710  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.737  ; 1.736  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.765  ; 1.784  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.760  ; 1.779  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.753  ; 1.752  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.785  ; 1.804  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.770  ; 1.789  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.798  ; 1.817  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.684  ; 1.683  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.798  ; 1.817  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.753  ; 1.772  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.818  ; 1.837  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.848  ; 1.867  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.770  ; 1.789  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.815  ; 1.834  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.831  ; 1.850  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.821  ; 1.840  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.821  ; 1.840  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.838  ; 1.857  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.848  ; 1.867  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.839  ; 1.858  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.795  ; 1.814  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.805  ; 1.824  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.848  ; 1.867  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.766  ; 1.785  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.828  ; 1.847  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.840  ; 1.859  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.746  ; 1.745  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.825  ; 1.844  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.782  ; 1.801  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.771  ; 1.790  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.808  ; 1.827  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.799  ; 1.818  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.789  ; 1.808  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.760  ; 1.779  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.792  ; 1.811  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.765  ; 1.784  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.765  ; 1.784  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.799  ; 1.818  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.829  ; 1.848  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.829  ; 1.848  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.809  ; 1.828  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.807  ; 1.826  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.839  ; 1.858  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.844  ; 1.863  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.771  ; 1.790  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.748  ; 1.767  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.581 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.576 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 5.133  ; 5.331  ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 5.422  ; 5.619  ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 6.438  ; 6.730  ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 5.388  ; 5.489  ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 5.133  ; 5.331  ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 5.775  ; 6.097  ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 6.985  ; 7.405  ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 6.954  ; 6.584  ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 5.084  ; 5.265  ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 6.203  ; 6.563  ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 5.084  ; 5.265  ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 5.980  ; 6.118  ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 5.225  ; 5.424  ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 6.042  ; 6.432  ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 6.156  ; 6.493  ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 6.579  ; 6.357  ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 5.395  ; 5.624  ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 6.217  ; 6.568  ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 6.094  ; 6.434  ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 5.814  ; 6.008  ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 6.293  ; 6.600  ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 6.898  ; 7.320  ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 5.395  ; 5.624  ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 6.275  ; 5.995  ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 5.803  ; 5.974  ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 5.803  ; 5.974  ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 6.010  ; 6.186  ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 7.725  ; 8.065  ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 6.466  ; 6.727  ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 6.048  ; 6.243  ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 7.291  ; 7.708  ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 7.340  ; 6.981  ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 5.391  ; 5.547  ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 7.158  ; 7.570  ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 6.880  ; 7.254  ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 5.930  ; 6.167  ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 6.249  ; 6.497  ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 5.391  ; 5.547  ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 6.111  ; 6.359  ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 6.216  ; 5.953  ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 5.370  ; 5.632  ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 5.932  ; 6.135  ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 7.567  ; 7.977  ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 5.831  ; 5.953  ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 5.779  ; 6.013  ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 6.039  ; 6.362  ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 5.370  ; 5.632  ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 6.310  ; 6.044  ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 5.001  ; 5.138  ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 5.096  ; 5.287  ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 5.576  ; 5.804  ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 5.045  ; 5.138  ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 5.001  ; 5.194  ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 5.214  ; 5.493  ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 6.130  ; 6.470  ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 5.500  ; 5.277  ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 5.195  ; 5.065  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 5.214  ; 5.372  ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 5.531  ; 5.740  ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 5.858  ; 6.084  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 5.758  ; 5.956  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 6.221  ; 6.445  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 6.114  ; 6.385  ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 5.195  ; 5.065  ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 4.924  ; 5.166  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 5.743  ; 6.087  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 5.194  ; 5.397  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 5.659  ; 5.969  ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 5.751  ; 6.069  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 5.131  ; 5.314  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 5.723  ; 5.891  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 5.070  ; 5.176  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 5.493  ; 5.816  ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 5.904  ; 6.219  ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 6.945  ; 7.234  ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 4.924  ; 5.166  ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 5.066  ; 5.301  ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 5.241  ; 5.537  ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 5.419  ; 5.699  ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 6.029  ; 6.496  ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 6.463  ; 6.857  ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 5.411  ; 5.495  ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 5.169  ; 5.447  ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 4.363  ; 4.542  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 5.573  ; 5.837  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 4.363  ; 4.542  ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 4.976  ; 4.761  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 3.675  ; 3.772  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 3.927  ; 4.057  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 3.847  ; 3.974  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 3.864  ; 3.989  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 3.946  ; 4.089  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 3.953  ; 4.096  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 4.222  ; 4.399  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 3.675  ; 3.772  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 4.369  ; 4.549  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 4.325  ; 4.533  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 4.354  ; 4.538  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 4.095  ; 4.236  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 4.463  ; 4.695  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 4.681  ; 4.921  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 4.661  ; 4.873  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 4.712  ; 4.943  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 4.449  ; 4.681  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 5.000  ; 4.783  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 3.828  ; 3.750  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 3.876  ; 3.917  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.407  ; 6.777  ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.421  ; 1.421  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.543  ; 1.563  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.482  ; 1.502  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.421  ; 1.421  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.565  ; 1.585  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.492  ; 1.512  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.506  ; 1.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.457  ; 1.457  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.482  ; 1.482  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.511  ; 1.531  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.506  ; 1.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.497  ; 1.497  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.530  ; 1.550  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.431  ; 1.431  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.431  ; 1.431  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.542  ; 1.562  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.499  ; 1.519  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.562  ; 1.582  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.492  ; 1.492  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.560  ; 1.580  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.576  ; 1.596  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.566  ; 1.586  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.566  ; 1.586  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.582  ; 1.602  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.592  ; 1.612  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.583  ; 1.603  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.540  ; 1.560  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.550  ; 1.570  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.593  ; 1.613  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.512  ; 1.532  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.573  ; 1.593  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.586  ; 1.606  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.492  ; 1.492  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.570  ; 1.590  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.527  ; 1.547  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.553  ; 1.573  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.544  ; 1.564  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.534  ; 1.554  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.506  ; 1.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.537  ; 1.557  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.511  ; 1.531  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.510  ; 1.530  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.543  ; 1.563  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.573  ; 1.593  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.573  ; 1.593  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.553  ; 1.573  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.551  ; 1.571  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.583  ; 1.603  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.588  ; 1.608  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.495  ; 1.515  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.820 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.815 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 4.989 ;    ;    ; 5.792 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 4.816 ;    ;    ; 5.603 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                             ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 4.987 ; 4.986 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 5.208 ; 5.207 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 5.174 ; 5.173 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 5.208 ; 5.207 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 5.174 ; 5.173 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 4.987 ; 4.986 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 4.987 ; 4.986 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 5.376 ; 5.375 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 5.117 ; 5.104 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 5.012 ; 5.011 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 5.012 ; 5.011 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 5.007 ; 5.006 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 5.007 ; 5.006 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 5.169 ; 5.168 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 4.988 ; 4.987 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 5.192 ; 5.191 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 5.169 ; 5.168 ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 1.658 ; 1.645 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 1.713 ; 1.712 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 1.738 ; 1.737 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 1.754 ; 1.753 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 1.734 ; 1.733 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 1.754 ; 1.753 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 1.751 ; 1.750 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 1.751 ; 1.750 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 1.762 ; 1.761 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 1.741 ; 1.740 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 1.699 ; 1.698 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 1.741 ; 1.740 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 1.723 ; 1.722 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 1.658 ; 1.645 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 1.735 ; 1.734 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 1.724 ; 1.723 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 1.741 ; 1.740 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 1.732 ; 1.731 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 1.732 ; 1.731 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 1.703 ; 1.702 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 1.735 ; 1.734 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 1.762 ; 1.761 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 1.762 ; 1.761 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 1.762 ; 1.761 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 1.762 ; 1.761 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 1.760 ; 1.759 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 1.762 ; 1.761 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 1.757 ; 1.756 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                     ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 4.824 ; 4.823 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 5.036 ; 5.035 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 5.003 ; 5.002 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 5.036 ; 5.035 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 5.003 ; 5.002 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 4.824 ; 4.823 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 4.824 ; 4.823 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 5.197 ; 5.196 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 4.947 ; 4.934 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 4.847 ; 4.846 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 4.847 ; 4.846 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 4.843 ; 4.842 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 4.843 ; 4.842 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 4.999 ; 4.998 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 4.825 ; 4.824 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 5.020 ; 5.019 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 4.999 ; 4.998 ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 1.405 ; 1.392 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 1.460 ; 1.459 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 1.484 ; 1.483 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 1.500 ; 1.499 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 1.480 ; 1.479 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 1.500 ; 1.499 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 1.496 ; 1.495 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 1.496 ; 1.495 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 1.507 ; 1.506 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 1.474 ; 1.473 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 1.474 ; 1.473 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 1.487 ; 1.486 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 1.446 ; 1.445 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 1.487 ; 1.486 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 1.470 ; 1.469 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 1.405 ; 1.392 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 1.474 ; 1.473 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 1.481 ; 1.480 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 1.470 ; 1.469 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 1.487 ; 1.486 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 1.478 ; 1.477 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 1.478 ; 1.477 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 1.450 ; 1.449 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 1.481 ; 1.480 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 1.475 ; 1.474 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 1.474 ; 1.473 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 1.507 ; 1.506 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 1.507 ; 1.506 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 1.507 ; 1.506 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 1.507 ; 1.506 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 1.505 ; 1.504 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 1.507 ; 1.506 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 1.502 ; 1.501 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                    ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 5.231     ; 5.232     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 5.490     ; 5.491     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 5.447     ; 5.448     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 5.490     ; 5.491     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 5.447     ; 5.448     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 5.234     ; 5.235     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 5.234     ; 5.235     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 5.675     ; 5.676     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 5.371     ; 5.384     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 5.263     ; 5.264     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 5.263     ; 5.264     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 5.257     ; 5.258     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 5.257     ; 5.258     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 5.433     ; 5.434     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 5.231     ; 5.232     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 5.464     ; 5.465     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 5.433     ; 5.434     ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 1.677     ; 1.690     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 1.744     ; 1.745     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 1.769     ; 1.770     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 1.785     ; 1.786     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 1.765     ; 1.766     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 1.785     ; 1.786     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 1.782     ; 1.783     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 1.782     ; 1.783     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 1.793     ; 1.794     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 1.772     ; 1.773     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 1.730     ; 1.731     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 1.772     ; 1.773     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 1.754     ; 1.755     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 1.677     ; 1.690     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 1.766     ; 1.767     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 1.755     ; 1.756     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 1.772     ; 1.773     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 1.763     ; 1.764     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 1.763     ; 1.764     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 1.734     ; 1.735     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 1.766     ; 1.767     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 1.793     ; 1.794     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 1.793     ; 1.794     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 1.793     ; 1.794     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 1.793     ; 1.794     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 1.791     ; 1.792     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 1.793     ; 1.794     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 1.788     ; 1.789     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                            ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 5.058     ; 5.059     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 5.306     ; 5.307     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 5.266     ; 5.267     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 5.306     ; 5.307     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 5.266     ; 5.267     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 5.061     ; 5.062     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 5.061     ; 5.062     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 5.484     ; 5.485     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 5.190     ; 5.203     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 5.089     ; 5.090     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 5.089     ; 5.090     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 5.083     ; 5.084     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 5.083     ; 5.084     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 5.252     ; 5.253     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 5.058     ; 5.059     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 5.282     ; 5.283     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 5.252     ; 5.253     ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 1.423     ; 1.436     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 1.490     ; 1.491     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 1.514     ; 1.515     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 1.530     ; 1.531     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 1.510     ; 1.511     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 1.530     ; 1.531     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 1.526     ; 1.527     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 1.526     ; 1.527     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 1.537     ; 1.538     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 1.504     ; 1.505     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 1.504     ; 1.505     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 1.517     ; 1.518     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 1.476     ; 1.477     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 1.517     ; 1.518     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 1.500     ; 1.501     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 1.423     ; 1.436     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 1.504     ; 1.505     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 1.511     ; 1.512     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 1.500     ; 1.501     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 1.517     ; 1.518     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 1.508     ; 1.509     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 1.508     ; 1.509     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 1.480     ; 1.481     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 1.511     ; 1.512     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 1.505     ; 1.506     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 1.504     ; 1.505     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 1.537     ; 1.538     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 1.537     ; 1.538     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 1.537     ; 1.538     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 1.537     ; 1.538     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 1.535     ; 1.536     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 1.537     ; 1.538     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 1.532     ; 1.533     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.316 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+----------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                  ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                       ; -17.110   ; 0.109 ; 13.491   ; 0.491   ; 4.747               ;
;  CLOCK_50                              ; -17.110   ; 0.109 ; 13.491   ; 0.497   ; 4.747               ;
;  VGA_CLK                               ; N/A       ; N/A   ; N/A      ; N/A     ; 35.790              ;
;  altera_reserved_tck                   ; 43.012    ; 0.183 ; 47.676   ; 0.491   ; 49.455              ;
;  nios_system|sdram_pll|sd1|pll7|clk[0] ; -16.766   ; 0.180 ; 13.571   ; 2.642   ; 9.684               ;
; Design-wide TNS                        ; -1628.115 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                              ; -958.881  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  VGA_CLK                               ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                   ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  nios_system|sdram_pll|sd1|pll7|clk[0] ; -669.234  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------+-----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; 4.972 ; 5.478 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; 4.972 ; 5.478 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 2.287 ; 2.712 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 1.404 ; 1.761 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 1.689 ; 2.012 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 1.858 ; 2.249 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 1.995 ; 2.316 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 2.047 ; 2.447 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 1.779 ; 2.169 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 1.571 ; 1.941 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 2.032 ; 2.405 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 2.087 ; 2.446 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 2.287 ; 2.712 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 1.692 ; 2.069 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 1.916 ; 2.264 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 2.257 ; 2.641 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 1.819 ; 2.212 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 2.040 ; 2.408 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 1.677 ; 2.054 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; 4.619 ; 4.607 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; 8.930 ; 9.082 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.384 ; 1.488 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.336 ; 1.440 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.332 ; 1.436 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.311 ; 1.415 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.346 ; 1.450 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.301 ; 1.405 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.324 ; 1.428 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.334 ; 1.438 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.302 ; 1.406 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.329 ; 1.433 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.339 ; 1.443 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.357 ; 1.461 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.358 ; 1.462 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.337 ; 1.441 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.384 ; 1.488 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.366 ; 1.470 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.359 ; 1.463 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.308 ; 1.412 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.318 ; 1.422 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.323 ; 1.427 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.331 ; 1.435 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.321 ; 1.425 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.349 ; 1.453 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.318 ; 1.422 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.304 ; 1.408 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.299 ; 1.403 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.262 ; 1.366 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.292 ; 1.396 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.292 ; 1.396 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.272 ; 1.376 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.276 ; 1.380 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.302 ; 1.406 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.319 ; 1.423 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; -1.096 ; -1.855 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; -1.096 ; -1.855 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; -0.435 ; -1.022 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; -0.435 ; -1.022 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; -0.557 ; -1.156 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; -0.658 ; -1.271 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; -0.697 ; -1.315 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; -0.732 ; -1.375 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; -0.614 ; -1.235 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; -0.503 ; -1.092 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; -0.739 ; -1.370 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; -0.747 ; -1.386 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; -0.865 ; -1.512 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; -0.588 ; -1.193 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; -0.690 ; -1.301 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; -0.836 ; -1.476 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; -0.671 ; -1.291 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; -0.745 ; -1.375 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; -0.574 ; -1.180 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.069  ; -0.088 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; -1.203 ; -1.320 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.304 ; -0.601 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.373 ; -0.677 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.368 ; -0.671 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.352 ; -0.650 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.382 ; -0.685 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.342 ; -0.640 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.365 ; -0.664 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.375 ; -0.674 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.344 ; -0.642 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.368 ; -0.669 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.378 ; -0.679 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.395 ; -0.697 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.397 ; -0.700 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.375 ; -0.677 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.423 ; -0.724 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.403 ; -0.707 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.398 ; -0.699 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.341 ; -0.647 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.352 ; -0.658 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.355 ; -0.661 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.364 ; -0.670 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.354 ; -0.660 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.383 ; -0.690 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.351 ; -0.657 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.338 ; -0.644 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.338 ; -0.639 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.304 ; -0.601 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.334 ; -0.631 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.334 ; -0.631 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.314 ; -0.612 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.316 ; -0.614 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.344 ; -0.642 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.359 ; -0.659 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 17.864 ; 17.824 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 15.128 ; 15.049 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 16.601 ; 16.756 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 14.941 ; 14.858 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 14.431 ; 14.458 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 15.885 ; 15.745 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 17.864 ; 17.824 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 17.514 ; 17.531 ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 15.386 ; 15.525 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 15.386 ; 15.525 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 13.100 ; 13.113 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 15.000 ; 14.734 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 13.425 ; 13.430 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 15.101 ; 14.949 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 14.846 ; 14.945 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 15.281 ; 15.297 ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 17.219 ; 17.100 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 15.691 ; 15.841 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 15.370 ; 15.558 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 14.877 ; 14.828 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 15.999 ; 15.968 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 17.219 ; 17.100 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 14.016 ; 14.048 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 15.308 ; 15.289 ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 19.050 ; 18.868 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 15.568 ; 15.371 ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 16.132 ; 15.830 ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 19.050 ; 18.868 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 16.953 ; 16.756 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 16.051 ; 15.792 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 18.554 ; 18.472 ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 17.886 ; 17.947 ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 17.668 ; 17.651 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 17.668 ; 17.651 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 17.042 ; 17.078 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 15.051 ; 15.037 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 15.779 ; 15.591 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 13.977 ; 13.919 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 15.502 ; 15.358 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 15.154 ; 15.154 ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 18.174 ; 18.295 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 15.533 ; 15.308 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 18.174 ; 18.295 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 15.007 ; 14.824 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 14.945 ; 14.903 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 15.466 ; 15.444 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 14.170 ; 14.193 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 15.554 ; 15.590 ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 15.383 ; 15.386 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 13.557 ; 13.631 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 14.498 ; 14.550 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 13.484 ; 13.505 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 13.349 ; 13.455 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 14.117 ; 13.912 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 15.383 ; 15.386 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 14.167 ; 14.118 ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 15.197 ; 15.190 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 13.253 ; 13.244 ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 13.855 ; 13.870 ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 14.567 ; 14.445 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 14.374 ; 14.239 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 15.197 ; 15.190 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 15.063 ; 15.062 ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 12.926 ; 12.982 ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 44.038 ; 44.007 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 14.288 ; 14.226 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 30.843 ; 30.927 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 31.286 ; 31.165 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 32.090 ; 32.231 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 30.852 ; 30.770 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 32.000 ; 31.979 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 38.659 ; 38.641 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 42.089 ; 42.060 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 41.904 ; 41.703 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 44.038 ; 44.007 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 41.435 ; 41.336 ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 41.310 ; 41.281 ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 42.262 ; 42.284 ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 42.527 ; 42.419 ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 42.319 ; 42.344 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 43.867 ; 43.949 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 41.550 ; 41.497 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 42.000 ; 41.889 ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 10.657 ; 10.709 ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 10.657 ; 10.709 ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 8.654  ; 8.629  ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 9.395  ; 9.481  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 9.341  ; 9.345  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 7.712  ; 7.696  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 7.527  ; 7.532  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 7.540  ; 7.551  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 7.759  ; 7.749  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 7.768  ; 7.786  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 8.290  ; 8.315  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 7.196  ; 7.213  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 8.647  ; 8.648  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 8.527  ; 8.581  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 8.602  ; 8.584  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 8.019  ; 7.998  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 8.732  ; 8.830  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 9.310  ; 9.295  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 9.215  ; 9.149  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 9.341  ; 9.345  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 8.745  ; 8.807  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 9.435  ; 9.507  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 7.246  ; 7.257  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 7.477  ; 7.442  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.421 ; 15.058 ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.352  ; 3.325  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.283  ; 3.256  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.183  ; 3.153  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.293  ; 3.266  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.308  ; 3.281  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.220  ; 3.190  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.244  ; 3.214  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.312  ; 3.285  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.306  ; 3.279  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.266  ; 3.236  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.334  ; 3.307  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.318  ; 3.291  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.349  ; 3.322  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.193  ; 3.163  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.349  ; 3.322  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.300  ; 3.273  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.369  ; 3.342  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.399  ; 3.372  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.316  ; 3.289  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.382  ; 3.355  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.366  ; 3.339  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.372  ; 3.345  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.389  ; 3.362  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.399  ; 3.372  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.392  ; 3.365  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.344  ; 3.317  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.354  ; 3.327  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.395  ; 3.368  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.313  ; 3.286  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.375  ; 3.348  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.388  ; 3.361  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.254  ; 3.224  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.374  ; 3.347  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.325  ; 3.298  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.349  ; 3.322  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.341  ; 3.314  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.331  ; 3.304  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.302  ; 3.275  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.335  ; 3.308  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.308  ; 3.281  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.351  ; 3.324  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.381  ; 3.354  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.381  ; 3.354  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.362  ; 3.335  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.358  ; 3.331  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.392  ; 3.365  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.394  ; 3.367  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.316  ; 3.289  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.295  ; 3.268  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.173 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.172 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 5.133  ; 5.331  ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 5.422  ; 5.619  ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 6.438  ; 6.730  ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 5.388  ; 5.489  ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 5.133  ; 5.331  ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 5.775  ; 6.097  ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 6.985  ; 7.405  ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 6.954  ; 6.584  ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 5.084  ; 5.265  ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 6.203  ; 6.563  ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 5.084  ; 5.265  ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 5.980  ; 6.118  ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 5.225  ; 5.424  ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 6.042  ; 6.432  ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 6.156  ; 6.493  ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 6.579  ; 6.357  ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 5.395  ; 5.624  ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 6.217  ; 6.568  ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 6.094  ; 6.434  ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 5.814  ; 6.008  ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 6.293  ; 6.600  ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 6.898  ; 7.320  ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 5.395  ; 5.624  ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 6.275  ; 5.995  ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 5.803  ; 5.974  ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 5.803  ; 5.974  ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 6.010  ; 6.186  ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 7.725  ; 8.065  ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 6.466  ; 6.727  ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 6.048  ; 6.243  ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 7.291  ; 7.708  ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 7.340  ; 6.981  ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 5.391  ; 5.547  ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 7.158  ; 7.570  ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 6.880  ; 7.254  ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 5.930  ; 6.167  ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 6.249  ; 6.497  ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 5.391  ; 5.547  ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 6.111  ; 6.359  ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 6.216  ; 5.953  ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 5.370  ; 5.632  ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 5.932  ; 6.135  ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 7.567  ; 7.977  ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 5.831  ; 5.953  ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 5.779  ; 6.013  ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 6.039  ; 6.362  ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 5.370  ; 5.632  ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 6.310  ; 6.044  ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 5.001  ; 5.138  ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 5.096  ; 5.287  ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 5.576  ; 5.804  ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 5.045  ; 5.138  ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 5.001  ; 5.194  ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 5.214  ; 5.493  ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 6.130  ; 6.470  ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 5.500  ; 5.277  ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 5.195  ; 5.065  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 5.214  ; 5.372  ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 5.531  ; 5.740  ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 5.858  ; 6.084  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 5.758  ; 5.956  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 6.221  ; 6.445  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 6.114  ; 6.385  ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 5.195  ; 5.065  ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 4.924  ; 5.166  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 5.743  ; 6.087  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 5.194  ; 5.397  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 5.659  ; 5.969  ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 5.751  ; 6.069  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 5.131  ; 5.314  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 5.723  ; 5.891  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 5.070  ; 5.176  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 5.493  ; 5.816  ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 5.904  ; 6.219  ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 6.945  ; 7.234  ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 4.924  ; 5.166  ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 5.066  ; 5.301  ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 5.241  ; 5.537  ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 5.419  ; 5.699  ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 6.029  ; 6.496  ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 6.463  ; 6.857  ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 5.411  ; 5.495  ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 5.169  ; 5.447  ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 4.363  ; 4.542  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 5.573  ; 5.837  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 4.363  ; 4.542  ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 4.976  ; 4.761  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 3.675  ; 3.772  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 3.927  ; 4.057  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 3.847  ; 3.974  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 3.864  ; 3.989  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 3.946  ; 4.089  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 3.953  ; 4.096  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 4.222  ; 4.399  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 3.675  ; 3.772  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 4.369  ; 4.549  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 4.325  ; 4.533  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 4.354  ; 4.538  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 4.095  ; 4.236  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 4.463  ; 4.695  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 4.681  ; 4.921  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 4.661  ; 4.873  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 4.712  ; 4.943  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 4.449  ; 4.681  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 5.000  ; 4.783  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 3.828  ; 3.750  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 3.876  ; 3.917  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.407  ; 6.777  ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.421  ; 1.421  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.543  ; 1.563  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.482  ; 1.502  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.421  ; 1.421  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.565  ; 1.585  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.492  ; 1.512  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.506  ; 1.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.457  ; 1.457  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.482  ; 1.482  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.511  ; 1.531  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.506  ; 1.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.497  ; 1.497  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.530  ; 1.550  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.431  ; 1.431  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.431  ; 1.431  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.542  ; 1.562  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.499  ; 1.519  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.562  ; 1.582  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.492  ; 1.492  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.560  ; 1.580  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.576  ; 1.596  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.566  ; 1.586  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.566  ; 1.586  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.582  ; 1.602  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.592  ; 1.612  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.583  ; 1.603  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.540  ; 1.560  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.550  ; 1.570  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.593  ; 1.613  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.512  ; 1.532  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.573  ; 1.593  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.586  ; 1.606  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.492  ; 1.492  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.570  ; 1.590  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.527  ; 1.547  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.553  ; 1.573  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.544  ; 1.564  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.534  ; 1.554  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.506  ; 1.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.537  ; 1.557  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.511  ; 1.531  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.510  ; 1.530  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.543  ; 1.563  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.573  ; 1.593  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.573  ; 1.593  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.553  ; 1.573  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.551  ; 1.571  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.583  ; 1.603  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.588  ; 1.608  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.495  ; 1.515  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.820 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.815 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 9.478 ;    ;    ; 9.961 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 4.816 ;    ;    ; 5.603 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_INT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                   ; altera_reserved_tck                   ; 9298         ; 0          ; 71       ; 2        ;
; CLOCK_50                              ; altera_reserved_tck                   ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                   ; CLOCK_50                              ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; > 2147483647 ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; CLOCK_50                              ; 997          ; 0          ; 0        ; 0        ;
; CLOCK_50                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; > 2147483647 ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20213        ; 0          ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                   ; altera_reserved_tck                   ; 9298         ; 0          ; 71       ; 2        ;
; CLOCK_50                              ; altera_reserved_tck                   ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                   ; CLOCK_50                              ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; > 2147483647 ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; CLOCK_50                              ; 997          ; 0          ; 0        ; 0        ;
; CLOCK_50                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; > 2147483647 ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20213        ; 0          ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                          ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                   ; altera_reserved_tck                   ; 510        ; 0        ; 3        ; 0        ;
; altera_reserved_tck                   ; CLOCK_50                              ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; 758        ; 0        ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 209        ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                   ; altera_reserved_tck                   ; 510        ; 0        ; 3        ; 0        ;
; altera_reserved_tck                   ; CLOCK_50                              ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; 758        ; 0        ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 209        ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 51    ; 51   ;
; Unconstrained Input Port Paths  ; 422   ; 422  ;
; Unconstrained Output Ports      ; 177   ; 177  ;
; Unconstrained Output Port Paths ; 1334  ; 1334 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Dec 07 22:22:24 2015
Info: Command: quartus_sta Final_Project -c Final_Project
Info: qsta_default_script.tcl version: #11
Warning (20013): Ignored assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_62l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.sdc'
Info (332104): Reading SDC File: 'Final_Project.sdc'
Warning (332060): Node: vga_controller:vgasync_instance|clkdiv was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga_controller:vgasync_instance|vc[4] is being clocked by vga_controller:vgasync_instance|clkdiv
Warning (332088): No paths exist between clock target "VGA_CLK" of clock "VGA_CLK" and its clock source. Assuming zero source clock latency.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -17.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -17.110            -958.881 CLOCK_50 
    Info (332119):   -16.766            -669.234 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    43.012               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.283               0.000 CLOCK_50 
    Info (332119):     0.402               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.404               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.491
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.491               0.000 CLOCK_50 
    Info (332119):    13.571               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    47.676               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.004
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.004               0.000 altera_reserved_tck 
    Info (332119):     1.046               0.000 CLOCK_50 
    Info (332119):     5.206               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.747
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.747               0.000 CLOCK_50 
    Info (332119):     9.695               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    35.790               0.000 VGA_CLK 
    Info (332119):    49.559               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 32.643 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: vga_controller:vgasync_instance|clkdiv was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga_controller:vgasync_instance|vc[4] is being clocked by vga_controller:vgasync_instance|clkdiv
Warning (332088): No paths exist between clock target "VGA_CLK" of clock "VGA_CLK" and its clock source. Assuming zero source clock latency.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -13.530
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.530            -716.718 CLOCK_50 
    Info (332119):   -13.094            -506.556 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    43.694               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.290               0.000 CLOCK_50 
    Info (332119):     0.352               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.356               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.137               0.000 CLOCK_50 
    Info (332119):    14.209               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    47.957               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.911
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.911               0.000 altera_reserved_tck 
    Info (332119):     0.955               0.000 CLOCK_50 
    Info (332119):     4.691               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.794
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.794               0.000 CLOCK_50 
    Info (332119):     9.684               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    35.790               0.000 VGA_CLK 
    Info (332119):    49.487               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.184 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: vga_controller:vgasync_instance|clkdiv was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga_controller:vgasync_instance|vc[4] is being clocked by vga_controller:vgasync_instance|clkdiv
Warning (332088): No paths exist between clock target "VGA_CLK" of clock "VGA_CLK" and its clock source. Assuming zero source clock latency.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 2.153
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.153               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     2.393               0.000 CLOCK_50 
    Info (332119):    46.619               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.109               0.000 CLOCK_50 
    Info (332119):     0.180               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.183               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.516
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.516               0.000 CLOCK_50 
    Info (332119):    16.560               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.004               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.491
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.491               0.000 altera_reserved_tck 
    Info (332119):     0.497               0.000 CLOCK_50 
    Info (332119):     2.642               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.975
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.975               0.000 CLOCK_50 
    Info (332119):     9.779               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    36.000               0.000 VGA_CLK 
    Info (332119):    49.455               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.316 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 967 megabytes
    Info: Processing ended: Mon Dec 07 22:22:34 2015
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:11


