/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sec_vf.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/9/08 11:39a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan  9 09:01:00 2008
 *                 MD5 Checksum         847dc12a9d71c4c68a648bbf19a883e3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_sec_vf.h $
 * 
 * Hydra_Software_Devel/1   1/9/08 11:39a rpan
 * PR38572: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_SEC_VF_H__
#define BCHP_SEC_VF_H__

/***************************************************************************
 *SEC_VF - Secondary Component/CVBS Video Formatter
 ***************************************************************************/
#define BCHP_SEC_VF_VF_REV_ID                    0x00180480 /* Revision ID register */
#define BCHP_SEC_VF_BVB_CONFIG                   0x00180484 /* BVB Configuration Register. */
#define BCHP_SEC_VF_FORMAT_ADDER                 0x00180488 /* Video formatter adder register */
#define BCHP_SEC_VF_MISC                         0x0018048c /* Miscellaneous register */
#define BCHP_SEC_VF_NEG_SYNC_VALUES              0x00180490 /* Negative Sync and Blank amplitude register */
#define BCHP_SEC_VF_POS_SYNC_VALUES              0x00180494 /* Positive Sync amplitude register */
#define BCHP_SEC_VF_SYNC_TRANS_0                 0x00180498 /* Sync pulse transition 0 register */
#define BCHP_SEC_VF_SYNC_TRANS_1                 0x0018049c /* Sync pulse transition 1 register */
#define BCHP_SEC_VF_CH0_TAP1_3                   0x001804a0 /* Channel 0 band-limiting filter (taps 1-3 & 17-19) */
#define BCHP_SEC_VF_CH0_TAP4_5                   0x001804a4 /* Channel 0 band-limiting filter (taps 4-5 & 15-16) */
#define BCHP_SEC_VF_CH0_TAP6_7                   0x001804a8 /* Channel 0 band-limiting filter (taps 6-7 & 13-14) */
#define BCHP_SEC_VF_CH0_TAP8_9                   0x001804ac /* Channel 0 band-limiting filter (taps 8-9 & 11-12) */
#define BCHP_SEC_VF_CH0_TAP10                    0x001804b0 /* Channel 0 band-limiting filter (taps 10) */
#define BCHP_SEC_VF_CH1_TAP1_3                   0x001804b4 /* Channel 1 band-limiting filter (taps 1-3 & 17-19) */
#define BCHP_SEC_VF_CH1_TAP4_5                   0x001804b8 /* Channel 1 band-limiting filter (taps 4-5 & 15-16) */
#define BCHP_SEC_VF_CH1_TAP6_7                   0x001804bc /* Channel 1 band-limiting filter (taps 6-7 & 13-14) */
#define BCHP_SEC_VF_CH1_TAP8_9                   0x001804c0 /* Channel 1 band-limiting filter (taps 8-9 & 11-12) */
#define BCHP_SEC_VF_CH1_TAP10                    0x001804c4 /* Channel 1 band-limiting filter (taps 10) */
#define BCHP_SEC_VF_CH2_TAP1_3                   0x001804c8 /* Channel 2 band-limiting filter (taps 1-3 & 17-19) */
#define BCHP_SEC_VF_CH2_TAP4_5                   0x001804cc /* Channel 2 band-limiting filter (taps 4-5 & 15-16) */
#define BCHP_SEC_VF_CH2_TAP6_7                   0x001804d0 /* Channel 2 band-limiting filter (taps 6-7 & 13-14) */
#define BCHP_SEC_VF_CH2_TAP8_9                   0x001804d4 /* Channel 2 band-limiting filter (taps 8-9 & 11-12) */
#define BCHP_SEC_VF_CH2_TAP10                    0x001804d8 /* Channel 2 band-limiting filter (taps 10) */
#define BCHP_SEC_VF_BVB_STATUS                   0x001804dc /* VEC's BVB Status Register */
#define BCHP_SEC_VF_SHAPER                       0x001804e0 /* VEC's Shaper Register */
#define BCHP_SEC_VF_HSYNC_AMP                    0x001804e4 /* VEC's Hsync Amplitude Register */
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG           0x001804e8 /* VIDEO-BUS SA CONFIGURATION REGISTER */
#define BCHP_SEC_VF_VIDEOBUS_SA_CH0_STATUS       0x001804ec /* VIDEO-BUS CHANNEL0 SA  STATUS REGISTER */
#define BCHP_SEC_VF_VIDEOBUS_SA_CH1_STATUS       0x001804f0 /* VIDEO-BUS CHANNEL1 SA  STATUS REGISTER */
#define BCHP_SEC_VF_VIDEOBUS_SA_CH2_STATUS       0x001804f4 /* VIDEO-BUS CHANNEL2 SA  STATUS REGISTER */
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG         0x001804f8 /* CONTROL-BUS SA CONFIGURATION REGISTER */
#define BCHP_SEC_VF_CONTROLBUS_SA_STATUS         0x001804fc /* CONTROL-BUS SA STATUS REGISTER */

/***************************************************************************
 *VF_REV_ID - Revision ID register
 ***************************************************************************/
/* SEC_VF :: VF_REV_ID :: reserved0 [31:16] */
#define BCHP_SEC_VF_VF_REV_ID_reserved0_MASK                       0xffff0000
#define BCHP_SEC_VF_VF_REV_ID_reserved0_SHIFT                      16

/* SEC_VF :: VF_REV_ID :: REVISION_ID [15:00] */
#define BCHP_SEC_VF_VF_REV_ID_REVISION_ID_MASK                     0x0000ffff
#define BCHP_SEC_VF_VF_REV_ID_REVISION_ID_SHIFT                    0

/***************************************************************************
 *BVB_CONFIG - BVB Configuration Register.
 ***************************************************************************/
/* SEC_VF :: BVB_CONFIG :: reserved0 [31:04] */
#define BCHP_SEC_VF_BVB_CONFIG_reserved0_MASK                      0xfffffff0
#define BCHP_SEC_VF_BVB_CONFIG_reserved0_SHIFT                     4

/* SEC_VF :: BVB_CONFIG :: BVB_DATA [03:03] */
#define BCHP_SEC_VF_BVB_CONFIG_BVB_DATA_MASK                       0x00000008
#define BCHP_SEC_VF_BVB_CONFIG_BVB_DATA_SHIFT                      3
#define BCHP_SEC_VF_BVB_CONFIG_BVB_DATA_STALL                      1
#define BCHP_SEC_VF_BVB_CONFIG_BVB_DATA_DISP                       0

/* SEC_VF :: BVB_CONFIG :: PSYNC [02:00] */
#define BCHP_SEC_VF_BVB_CONFIG_PSYNC_MASK                          0x00000007
#define BCHP_SEC_VF_BVB_CONFIG_PSYNC_SHIFT                         0
#define BCHP_SEC_VF_BVB_CONFIG_PSYNC_START_TOP                     1
#define BCHP_SEC_VF_BVB_CONFIG_PSYNC_START_BOT                     2
#define BCHP_SEC_VF_BVB_CONFIG_PSYNC_START_PROG                    3
#define BCHP_SEC_VF_BVB_CONFIG_PSYNC_INV_TOP                       4
#define BCHP_SEC_VF_BVB_CONFIG_PSYNC_INV_BOT                       5

/***************************************************************************
 *FORMAT_ADDER - Video formatter adder register
 ***************************************************************************/
/* SEC_VF :: FORMAT_ADDER :: reserved0 [31:23] */
#define BCHP_SEC_VF_FORMAT_ADDER_reserved0_MASK                    0xff800000
#define BCHP_SEC_VF_FORMAT_ADDER_reserved0_SHIFT                   23

/* SEC_VF :: FORMAT_ADDER :: SECOND_NEGATIVE_SYNC [22:22] */
#define BCHP_SEC_VF_FORMAT_ADDER_SECOND_NEGATIVE_SYNC_MASK         0x00400000
#define BCHP_SEC_VF_FORMAT_ADDER_SECOND_NEGATIVE_SYNC_SHIFT        22
#define BCHP_SEC_VF_FORMAT_ADDER_SECOND_NEGATIVE_SYNC_DISABLE      0
#define BCHP_SEC_VF_FORMAT_ADDER_SECOND_NEGATIVE_SYNC_ENABLE       1

/* SEC_VF :: FORMAT_ADDER :: CLAMP_MODE [21:21] */
#define BCHP_SEC_VF_FORMAT_ADDER_CLAMP_MODE_MASK                   0x00200000
#define BCHP_SEC_VF_FORMAT_ADDER_CLAMP_MODE_SHIFT                  21
#define BCHP_SEC_VF_FORMAT_ADDER_CLAMP_MODE_SIGNED                 0
#define BCHP_SEC_VF_FORMAT_ADDER_CLAMP_MODE_UNSIGNED               1

/* SEC_VF :: FORMAT_ADDER :: C2_POSITIVESYNC [20:20] */
#define BCHP_SEC_VF_FORMAT_ADDER_C2_POSITIVESYNC_MASK              0x00100000
#define BCHP_SEC_VF_FORMAT_ADDER_C2_POSITIVESYNC_SHIFT             20

/* SEC_VF :: FORMAT_ADDER :: C2_COMP [19:19] */
#define BCHP_SEC_VF_FORMAT_ADDER_C2_COMP_MASK                      0x00080000
#define BCHP_SEC_VF_FORMAT_ADDER_C2_COMP_SHIFT                     19

/* SEC_VF :: FORMAT_ADDER :: C2_OFFSET [18:18] */
#define BCHP_SEC_VF_FORMAT_ADDER_C2_OFFSET_MASK                    0x00040000
#define BCHP_SEC_VF_FORMAT_ADDER_C2_OFFSET_SHIFT                   18

/* SEC_VF :: FORMAT_ADDER :: C1_POSITIVESYNC [17:17] */
#define BCHP_SEC_VF_FORMAT_ADDER_C1_POSITIVESYNC_MASK              0x00020000
#define BCHP_SEC_VF_FORMAT_ADDER_C1_POSITIVESYNC_SHIFT             17

/* SEC_VF :: FORMAT_ADDER :: C1_COMP [16:16] */
#define BCHP_SEC_VF_FORMAT_ADDER_C1_COMP_MASK                      0x00010000
#define BCHP_SEC_VF_FORMAT_ADDER_C1_COMP_SHIFT                     16

/* SEC_VF :: FORMAT_ADDER :: C1_OFFSET [15:15] */
#define BCHP_SEC_VF_FORMAT_ADDER_C1_OFFSET_MASK                    0x00008000
#define BCHP_SEC_VF_FORMAT_ADDER_C1_OFFSET_SHIFT                   15

/* SEC_VF :: FORMAT_ADDER :: C0_POSITIVESYNC [14:14] */
#define BCHP_SEC_VF_FORMAT_ADDER_C0_POSITIVESYNC_MASK              0x00004000
#define BCHP_SEC_VF_FORMAT_ADDER_C0_POSITIVESYNC_SHIFT             14

/* SEC_VF :: FORMAT_ADDER :: C0_COMP [13:13] */
#define BCHP_SEC_VF_FORMAT_ADDER_C0_COMP_MASK                      0x00002000
#define BCHP_SEC_VF_FORMAT_ADDER_C0_COMP_SHIFT                     13

/* SEC_VF :: FORMAT_ADDER :: C0_SYNC [12:12] */
#define BCHP_SEC_VF_FORMAT_ADDER_C0_SYNC_MASK                      0x00001000
#define BCHP_SEC_VF_FORMAT_ADDER_C0_SYNC_SHIFT                     12

/* SEC_VF :: FORMAT_ADDER :: ADD_SYNC_TO_OFFSET [11:11] */
#define BCHP_SEC_VF_FORMAT_ADDER_ADD_SYNC_TO_OFFSET_MASK           0x00000800
#define BCHP_SEC_VF_FORMAT_ADDER_ADD_SYNC_TO_OFFSET_SHIFT          11
#define BCHP_SEC_VF_FORMAT_ADDER_ADD_SYNC_TO_OFFSET_OFFSET_ONLY    0
#define BCHP_SEC_VF_FORMAT_ADDER_ADD_SYNC_TO_OFFSET_OFFSET_PLUS_SYNC 1

/* SEC_VF :: FORMAT_ADDER :: OFFSET [10:00] */
#define BCHP_SEC_VF_FORMAT_ADDER_OFFSET_MASK                       0x000007ff
#define BCHP_SEC_VF_FORMAT_ADDER_OFFSET_SHIFT                      0

/***************************************************************************
 *MISC - Miscellaneous register
 ***************************************************************************/
/* SEC_VF :: MISC :: reserved0 [31:26] */
#define BCHP_SEC_VF_MISC_reserved0_MASK                            0xfc000000
#define BCHP_SEC_VF_MISC_reserved0_SHIFT                           26

/* SEC_VF :: MISC :: VF_ENABLE [25:25] */
#define BCHP_SEC_VF_MISC_VF_ENABLE_MASK                            0x02000000
#define BCHP_SEC_VF_MISC_VF_ENABLE_SHIFT                           25
#define BCHP_SEC_VF_MISC_VF_ENABLE_OFF                             0
#define BCHP_SEC_VF_MISC_VF_ENABLE_ON                              1

/* SEC_VF :: MISC :: BVB_LINE_REMOVE_BOTTOM [24:20] */
#define BCHP_SEC_VF_MISC_BVB_LINE_REMOVE_BOTTOM_MASK               0x01f00000
#define BCHP_SEC_VF_MISC_BVB_LINE_REMOVE_BOTTOM_SHIFT              20

/* SEC_VF :: MISC :: BVB_LINE_REMOVE_TOP [19:15] */
#define BCHP_SEC_VF_MISC_BVB_LINE_REMOVE_TOP_MASK                  0x000f8000
#define BCHP_SEC_VF_MISC_BVB_LINE_REMOVE_TOP_SHIFT                 15

/* union - case UPSAMPLE [14:12] */
/* SEC_VF :: MISC :: UPSAMPLE :: TAP_SYMMETRY_CH2 [14:14] */
#define BCHP_SEC_VF_MISC_UPSAMPLE_TAP_SYMMETRY_CH2_MASK            0x00004000
#define BCHP_SEC_VF_MISC_UPSAMPLE_TAP_SYMMETRY_CH2_SHIFT           14
#define BCHP_SEC_VF_MISC_UPSAMPLE_TAP_SYMMETRY_CH2_EVEN            0
#define BCHP_SEC_VF_MISC_UPSAMPLE_TAP_SYMMETRY_CH2_ODD             1

/* SEC_VF :: MISC :: UPSAMPLE :: TAP_SYMMETRY_CH1 [13:13] */
#define BCHP_SEC_VF_MISC_UPSAMPLE_TAP_SYMMETRY_CH1_MASK            0x00002000
#define BCHP_SEC_VF_MISC_UPSAMPLE_TAP_SYMMETRY_CH1_SHIFT           13
#define BCHP_SEC_VF_MISC_UPSAMPLE_TAP_SYMMETRY_CH1_EVEN            0
#define BCHP_SEC_VF_MISC_UPSAMPLE_TAP_SYMMETRY_CH1_ODD             1

/* SEC_VF :: MISC :: UPSAMPLE :: TAP_SYMMETRY_CH0 [12:12] */
#define BCHP_SEC_VF_MISC_UPSAMPLE_TAP_SYMMETRY_CH0_MASK            0x00001000
#define BCHP_SEC_VF_MISC_UPSAMPLE_TAP_SYMMETRY_CH0_SHIFT           12
#define BCHP_SEC_VF_MISC_UPSAMPLE_TAP_SYMMETRY_CH0_EVEN            0
#define BCHP_SEC_VF_MISC_UPSAMPLE_TAP_SYMMETRY_CH0_ODD             1

/* union - case NON_UPSAMPLE [14:12] */
/* SEC_VF :: MISC :: NON_UPSAMPLE :: TAPS_USE_CH2 [14:14] */
#define BCHP_SEC_VF_MISC_NON_UPSAMPLE_TAPS_USE_CH2_MASK            0x00004000
#define BCHP_SEC_VF_MISC_NON_UPSAMPLE_TAPS_USE_CH2_SHIFT           14
#define BCHP_SEC_VF_MISC_NON_UPSAMPLE_TAPS_USE_CH2_EVERY_OTHER     0
#define BCHP_SEC_VF_MISC_NON_UPSAMPLE_TAPS_USE_CH2_CENTER          1

/* SEC_VF :: MISC :: NON_UPSAMPLE :: TAPS_USE_CH1 [13:13] */
#define BCHP_SEC_VF_MISC_NON_UPSAMPLE_TAPS_USE_CH1_MASK            0x00002000
#define BCHP_SEC_VF_MISC_NON_UPSAMPLE_TAPS_USE_CH1_SHIFT           13
#define BCHP_SEC_VF_MISC_NON_UPSAMPLE_TAPS_USE_CH1_EVERY_OTHER     0
#define BCHP_SEC_VF_MISC_NON_UPSAMPLE_TAPS_USE_CH1_CENTER          1

/* SEC_VF :: MISC :: NON_UPSAMPLE :: TAPS_USE_CH0 [12:12] */
#define BCHP_SEC_VF_MISC_NON_UPSAMPLE_TAPS_USE_CH0_MASK            0x00001000
#define BCHP_SEC_VF_MISC_NON_UPSAMPLE_TAPS_USE_CH0_SHIFT           12
#define BCHP_SEC_VF_MISC_NON_UPSAMPLE_TAPS_USE_CH0_EVERY_OTHER     0
#define BCHP_SEC_VF_MISC_NON_UPSAMPLE_TAPS_USE_CH0_CENTER          1

/* SEC_VF :: MISC :: SUM_OF_TAPS [11:11] */
#define BCHP_SEC_VF_MISC_SUM_OF_TAPS_MASK                          0x00000800
#define BCHP_SEC_VF_MISC_SUM_OF_TAPS_SHIFT                         11
#define BCHP_SEC_VF_MISC_SUM_OF_TAPS_SUM_256                       0
#define BCHP_SEC_VF_MISC_SUM_OF_TAPS_SUM_512                       1

/* SEC_VF :: MISC :: UPSAMPLE2X [10:10] */
#define BCHP_SEC_VF_MISC_UPSAMPLE2X_MASK                           0x00000400
#define BCHP_SEC_VF_MISC_UPSAMPLE2X_SHIFT                          10
#define BCHP_SEC_VF_MISC_UPSAMPLE2X_OFF                            0
#define BCHP_SEC_VF_MISC_UPSAMPLE2X_ON                             1

/* SEC_VF :: MISC :: BVB_SAV_REMOVE [09:05] */
#define BCHP_SEC_VF_MISC_BVB_SAV_REMOVE_MASK                       0x000003e0
#define BCHP_SEC_VF_MISC_BVB_SAV_REMOVE_SHIFT                      5

/* SEC_VF :: MISC :: VBI_PREFERRED [04:04] */
#define BCHP_SEC_VF_MISC_VBI_PREFERRED_MASK                        0x00000010
#define BCHP_SEC_VF_MISC_VBI_PREFERRED_SHIFT                       4
#define BCHP_SEC_VF_MISC_VBI_PREFERRED_OFF                         0
#define BCHP_SEC_VF_MISC_VBI_PREFERRED_ON                          1

/* SEC_VF :: MISC :: VBI_ENABLE [03:03] */
#define BCHP_SEC_VF_MISC_VBI_ENABLE_MASK                           0x00000008
#define BCHP_SEC_VF_MISC_VBI_ENABLE_SHIFT                          3
#define BCHP_SEC_VF_MISC_VBI_ENABLE_OFF                            0
#define BCHP_SEC_VF_MISC_VBI_ENABLE_ON                             1

/* SEC_VF :: MISC :: C2_RAMP [02:02] */
#define BCHP_SEC_VF_MISC_C2_RAMP_MASK                              0x00000004
#define BCHP_SEC_VF_MISC_C2_RAMP_SHIFT                             2
#define BCHP_SEC_VF_MISC_C2_RAMP_SYNC_TRANS_0                      0
#define BCHP_SEC_VF_MISC_C2_RAMP_SYNC_TRANS_1                      1

/* SEC_VF :: MISC :: C1_RAMP [01:01] */
#define BCHP_SEC_VF_MISC_C1_RAMP_MASK                              0x00000002
#define BCHP_SEC_VF_MISC_C1_RAMP_SHIFT                             1
#define BCHP_SEC_VF_MISC_C1_RAMP_SYNC_TRANS_0                      0
#define BCHP_SEC_VF_MISC_C1_RAMP_SYNC_TRANS_1                      1

/* SEC_VF :: MISC :: C0_RAMP [00:00] */
#define BCHP_SEC_VF_MISC_C0_RAMP_MASK                              0x00000001
#define BCHP_SEC_VF_MISC_C0_RAMP_SHIFT                             0
#define BCHP_SEC_VF_MISC_C0_RAMP_SYNC_TRANS_0                      0
#define BCHP_SEC_VF_MISC_C0_RAMP_SYNC_TRANS_1                      1

/***************************************************************************
 *NEG_SYNC_VALUES - Negative Sync and Blank amplitude register
 ***************************************************************************/
/* SEC_VF :: NEG_SYNC_VALUES :: reserved0 [31:30] */
#define BCHP_SEC_VF_NEG_SYNC_VALUES_reserved0_MASK                 0xc0000000
#define BCHP_SEC_VF_NEG_SYNC_VALUES_reserved0_SHIFT                30

/* SEC_VF :: NEG_SYNC_VALUES :: VALUE2 [29:20] */
#define BCHP_SEC_VF_NEG_SYNC_VALUES_VALUE2_MASK                    0x3ff00000
#define BCHP_SEC_VF_NEG_SYNC_VALUES_VALUE2_SHIFT                   20

/* SEC_VF :: NEG_SYNC_VALUES :: VALUE1 [19:10] */
#define BCHP_SEC_VF_NEG_SYNC_VALUES_VALUE1_MASK                    0x000ffc00
#define BCHP_SEC_VF_NEG_SYNC_VALUES_VALUE1_SHIFT                   10

/* SEC_VF :: NEG_SYNC_VALUES :: VALUE0 [09:00] */
#define BCHP_SEC_VF_NEG_SYNC_VALUES_VALUE0_MASK                    0x000003ff
#define BCHP_SEC_VF_NEG_SYNC_VALUES_VALUE0_SHIFT                   0

/***************************************************************************
 *POS_SYNC_VALUES - Positive Sync amplitude register
 ***************************************************************************/
/* SEC_VF :: POS_SYNC_VALUES :: reserved0 [31:20] */
#define BCHP_SEC_VF_POS_SYNC_VALUES_reserved0_MASK                 0xfff00000
#define BCHP_SEC_VF_POS_SYNC_VALUES_reserved0_SHIFT                20

/* SEC_VF :: POS_SYNC_VALUES :: VALUE1 [19:10] */
#define BCHP_SEC_VF_POS_SYNC_VALUES_VALUE1_MASK                    0x000ffc00
#define BCHP_SEC_VF_POS_SYNC_VALUES_VALUE1_SHIFT                   10

/* SEC_VF :: POS_SYNC_VALUES :: VALUE0 [09:00] */
#define BCHP_SEC_VF_POS_SYNC_VALUES_VALUE0_MASK                    0x000003ff
#define BCHP_SEC_VF_POS_SYNC_VALUES_VALUE0_SHIFT                   0

/***************************************************************************
 *SYNC_TRANS_0 - Sync pulse transition 0 register
 ***************************************************************************/
/* SEC_VF :: SYNC_TRANS_0 :: TAP3 [31:24] */
#define BCHP_SEC_VF_SYNC_TRANS_0_TAP3_MASK                         0xff000000
#define BCHP_SEC_VF_SYNC_TRANS_0_TAP3_SHIFT                        24

/* SEC_VF :: SYNC_TRANS_0 :: TAP2 [23:16] */
#define BCHP_SEC_VF_SYNC_TRANS_0_TAP2_MASK                         0x00ff0000
#define BCHP_SEC_VF_SYNC_TRANS_0_TAP2_SHIFT                        16

/* SEC_VF :: SYNC_TRANS_0 :: TAP1 [15:08] */
#define BCHP_SEC_VF_SYNC_TRANS_0_TAP1_MASK                         0x0000ff00
#define BCHP_SEC_VF_SYNC_TRANS_0_TAP1_SHIFT                        8

/* SEC_VF :: SYNC_TRANS_0 :: TAP0 [07:00] */
#define BCHP_SEC_VF_SYNC_TRANS_0_TAP0_MASK                         0x000000ff
#define BCHP_SEC_VF_SYNC_TRANS_0_TAP0_SHIFT                        0

/***************************************************************************
 *SYNC_TRANS_1 - Sync pulse transition 1 register
 ***************************************************************************/
/* SEC_VF :: SYNC_TRANS_1 :: TAP3 [31:24] */
#define BCHP_SEC_VF_SYNC_TRANS_1_TAP3_MASK                         0xff000000
#define BCHP_SEC_VF_SYNC_TRANS_1_TAP3_SHIFT                        24

/* SEC_VF :: SYNC_TRANS_1 :: TAP2 [23:16] */
#define BCHP_SEC_VF_SYNC_TRANS_1_TAP2_MASK                         0x00ff0000
#define BCHP_SEC_VF_SYNC_TRANS_1_TAP2_SHIFT                        16

/* SEC_VF :: SYNC_TRANS_1 :: TAP1 [15:08] */
#define BCHP_SEC_VF_SYNC_TRANS_1_TAP1_MASK                         0x0000ff00
#define BCHP_SEC_VF_SYNC_TRANS_1_TAP1_SHIFT                        8

/* SEC_VF :: SYNC_TRANS_1 :: TAP0 [07:00] */
#define BCHP_SEC_VF_SYNC_TRANS_1_TAP0_MASK                         0x000000ff
#define BCHP_SEC_VF_SYNC_TRANS_1_TAP0_SHIFT                        0

/***************************************************************************
 *CH0_TAP1_3 - Channel 0 band-limiting filter (taps 1-3 & 17-19)
 ***************************************************************************/
/* SEC_VF :: CH0_TAP1_3 :: reserved0 [31:24] */
#define BCHP_SEC_VF_CH0_TAP1_3_reserved0_MASK                      0xff000000
#define BCHP_SEC_VF_CH0_TAP1_3_reserved0_SHIFT                     24

/* SEC_VF :: CH0_TAP1_3 :: TAP3C_PHASE1 [23:22] */
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3C_PHASE1_MASK                   0x00c00000
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3C_PHASE1_SHIFT                  22
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3C_PHASE1_X32                    3

/* SEC_VF :: CH0_TAP1_3 :: TAP3C_PHASE0 [21:20] */
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3C_PHASE0_MASK                   0x00300000
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3C_PHASE0_SHIFT                  20
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3C_PHASE0_X32                    3

/* SEC_VF :: CH0_TAP1_3 :: TAP3B_PHASE1 [19:18] */
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3B_PHASE1_MASK                   0x000c0000
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3B_PHASE1_SHIFT                  18
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3B_PHASE1_X8                     3

/* SEC_VF :: CH0_TAP1_3 :: TAP3B_PHASE0 [17:16] */
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3B_PHASE0_MASK                   0x00030000
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3B_PHASE0_SHIFT                  16
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3B_PHASE0_X8                     3

/* SEC_VF :: CH0_TAP1_3 :: TAP3A_PHASE1 [15:14] */
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3A_PHASE1_MASK                   0x0000c000
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3A_PHASE1_SHIFT                  14
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3A_PHASE1_X2                     3

/* SEC_VF :: CH0_TAP1_3 :: TAP3A_PHASE0 [13:12] */
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3A_PHASE0_MASK                   0x00003000
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3A_PHASE0_SHIFT                  12
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH0_TAP1_3_TAP3A_PHASE0_X2                     3

/* SEC_VF :: CH0_TAP1_3 :: TAP2B_PHASE1 [11:10] */
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2B_PHASE1_MASK                   0x00000c00
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2B_PHASE1_SHIFT                  10
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2B_PHASE1_X8                     3

/* SEC_VF :: CH0_TAP1_3 :: TAP2B_PHASE0 [09:08] */
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2B_PHASE0_MASK                   0x00000300
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2B_PHASE0_SHIFT                  8
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2B_PHASE0_X8                     3

/* SEC_VF :: CH0_TAP1_3 :: TAP2A_PHASE1 [07:06] */
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2A_PHASE1_MASK                   0x000000c0
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2A_PHASE1_SHIFT                  6
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2A_PHASE1_X2                     3

/* SEC_VF :: CH0_TAP1_3 :: TAP2A_PHASE0 [05:04] */
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2A_PHASE0_MASK                   0x00000030
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2A_PHASE0_SHIFT                  4
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH0_TAP1_3_TAP2A_PHASE0_X2                     3

/* SEC_VF :: CH0_TAP1_3 :: TAP1_PHASE1 [03:02] */
#define BCHP_SEC_VF_CH0_TAP1_3_TAP1_PHASE1_MASK                    0x0000000c
#define BCHP_SEC_VF_CH0_TAP1_3_TAP1_PHASE1_SHIFT                   2
#define BCHP_SEC_VF_CH0_TAP1_3_TAP1_PHASE1_ZERO                    0
#define BCHP_SEC_VF_CH0_TAP1_3_TAP1_PHASE1_M1                      1
#define BCHP_SEC_VF_CH0_TAP1_3_TAP1_PHASE1_X1                      2
#define BCHP_SEC_VF_CH0_TAP1_3_TAP1_PHASE1_X2                      3

/* SEC_VF :: CH0_TAP1_3 :: TAP1_PHASE0 [01:00] */
#define BCHP_SEC_VF_CH0_TAP1_3_TAP1_PHASE0_MASK                    0x00000003
#define BCHP_SEC_VF_CH0_TAP1_3_TAP1_PHASE0_SHIFT                   0
#define BCHP_SEC_VF_CH0_TAP1_3_TAP1_PHASE0_ZERO                    0
#define BCHP_SEC_VF_CH0_TAP1_3_TAP1_PHASE0_M1                      1
#define BCHP_SEC_VF_CH0_TAP1_3_TAP1_PHASE0_X1                      2
#define BCHP_SEC_VF_CH0_TAP1_3_TAP1_PHASE0_X2                      3

/***************************************************************************
 *CH0_TAP4_5 - Channel 0 band-limiting filter (taps 4-5 & 15-16)
 ***************************************************************************/
/* SEC_VF :: CH0_TAP4_5 :: reserved0 [31:24] */
#define BCHP_SEC_VF_CH0_TAP4_5_reserved0_MASK                      0xff000000
#define BCHP_SEC_VF_CH0_TAP4_5_reserved0_SHIFT                     24

/* SEC_VF :: CH0_TAP4_5 :: TAP5C_PHASE1 [23:22] */
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5C_PHASE1_MASK                   0x00c00000
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5C_PHASE1_SHIFT                  22
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5C_PHASE1_X32                    3

/* SEC_VF :: CH0_TAP4_5 :: TAP5C_PHASE0 [21:20] */
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5C_PHASE0_MASK                   0x00300000
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5C_PHASE0_SHIFT                  20
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5C_PHASE0_X32                    3

/* SEC_VF :: CH0_TAP4_5 :: TAP5B_PHASE1 [19:18] */
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5B_PHASE1_MASK                   0x000c0000
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5B_PHASE1_SHIFT                  18
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5B_PHASE1_X8                     3

/* SEC_VF :: CH0_TAP4_5 :: TAP5B_PHASE0 [17:16] */
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5B_PHASE0_MASK                   0x00030000
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5B_PHASE0_SHIFT                  16
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5B_PHASE0_X8                     3

/* SEC_VF :: CH0_TAP4_5 :: TAP5A_PHASE1 [15:14] */
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5A_PHASE1_MASK                   0x0000c000
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5A_PHASE1_SHIFT                  14
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5A_PHASE1_X2                     3

/* SEC_VF :: CH0_TAP4_5 :: TAP5A_PHASE0 [13:12] */
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5A_PHASE0_MASK                   0x00003000
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5A_PHASE0_SHIFT                  12
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH0_TAP4_5_TAP5A_PHASE0_X2                     3

/* SEC_VF :: CH0_TAP4_5 :: TAP4C_PHASE1 [11:10] */
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4C_PHASE1_MASK                   0x00000c00
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4C_PHASE1_SHIFT                  10
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4C_PHASE1_X32                    3

/* SEC_VF :: CH0_TAP4_5 :: TAP4C_PHASE0 [09:08] */
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4C_PHASE0_MASK                   0x00000300
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4C_PHASE0_SHIFT                  8
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4C_PHASE0_X32                    3

/* SEC_VF :: CH0_TAP4_5 :: TAP4B_PHASE1 [07:06] */
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4B_PHASE1_MASK                   0x000000c0
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4B_PHASE1_SHIFT                  6
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4B_PHASE1_X8                     3

/* SEC_VF :: CH0_TAP4_5 :: TAP4B_PHASE0 [05:04] */
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4B_PHASE0_MASK                   0x00000030
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4B_PHASE0_SHIFT                  4
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4B_PHASE0_X8                     3

/* SEC_VF :: CH0_TAP4_5 :: TAP4A_PHASE1 [03:02] */
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4A_PHASE1_MASK                   0x0000000c
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4A_PHASE1_SHIFT                  2
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4A_PHASE1_X2                     3

/* SEC_VF :: CH0_TAP4_5 :: TAP4A_PHASE0 [01:00] */
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4A_PHASE0_MASK                   0x00000003
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4A_PHASE0_SHIFT                  0
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH0_TAP4_5_TAP4A_PHASE0_X2                     3

/***************************************************************************
 *CH0_TAP6_7 - Channel 0 band-limiting filter (taps 6-7 & 13-14)
 ***************************************************************************/
/* SEC_VF :: CH0_TAP6_7 :: reserved0 [31:28] */
#define BCHP_SEC_VF_CH0_TAP6_7_reserved0_MASK                      0xf0000000
#define BCHP_SEC_VF_CH0_TAP6_7_reserved0_SHIFT                     28

/* SEC_VF :: CH0_TAP6_7 :: TAP7D_PHASE1 [27:26] */
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7D_PHASE1_MASK                   0x0c000000
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7D_PHASE1_SHIFT                  26
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7D_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7D_PHASE1_M64                    1
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7D_PHASE1_X64                    2
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7D_PHASE1_X128                   3

/* SEC_VF :: CH0_TAP6_7 :: TAP7D_PHASE0 [25:24] */
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7D_PHASE0_MASK                   0x03000000
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7D_PHASE0_SHIFT                  24
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7D_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7D_PHASE0_M64                    1
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7D_PHASE0_X64                    2
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7D_PHASE0_X128                   3

/* SEC_VF :: CH0_TAP6_7 :: TAP7C_PHASE1 [23:22] */
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7C_PHASE1_MASK                   0x00c00000
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7C_PHASE1_SHIFT                  22
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7C_PHASE1_X32                    3

/* SEC_VF :: CH0_TAP6_7 :: TAP7C_PHASE0 [21:20] */
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7C_PHASE0_MASK                   0x00300000
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7C_PHASE0_SHIFT                  20
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7C_PHASE0_X32                    3

/* SEC_VF :: CH0_TAP6_7 :: TAP7B_PHASE1 [19:18] */
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7B_PHASE1_MASK                   0x000c0000
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7B_PHASE1_SHIFT                  18
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7B_PHASE1_X8                     3

/* SEC_VF :: CH0_TAP6_7 :: TAP7B_PHASE0 [17:16] */
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7B_PHASE0_MASK                   0x00030000
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7B_PHASE0_SHIFT                  16
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7B_PHASE0_X8                     3

/* SEC_VF :: CH0_TAP6_7 :: TAP7A_PHASE1 [15:14] */
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7A_PHASE1_MASK                   0x0000c000
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7A_PHASE1_SHIFT                  14
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7A_PHASE1_X2                     3

/* SEC_VF :: CH0_TAP6_7 :: TAP7A_PHASE0 [13:12] */
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7A_PHASE0_MASK                   0x00003000
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7A_PHASE0_SHIFT                  12
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH0_TAP6_7_TAP7A_PHASE0_X2                     3

/* SEC_VF :: CH0_TAP6_7 :: TAP6C_PHASE1 [11:10] */
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6C_PHASE1_MASK                   0x00000c00
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6C_PHASE1_SHIFT                  10
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6C_PHASE1_X32                    3

/* SEC_VF :: CH0_TAP6_7 :: TAP6C_PHASE0 [09:08] */
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6C_PHASE0_MASK                   0x00000300
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6C_PHASE0_SHIFT                  8
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6C_PHASE0_X32                    3

/* SEC_VF :: CH0_TAP6_7 :: TAP6B_PHASE1 [07:06] */
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6B_PHASE1_MASK                   0x000000c0
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6B_PHASE1_SHIFT                  6
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6B_PHASE1_X8                     3

/* SEC_VF :: CH0_TAP6_7 :: TAP6B_PHASE0 [05:04] */
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6B_PHASE0_MASK                   0x00000030
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6B_PHASE0_SHIFT                  4
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6B_PHASE0_X8                     3

/* SEC_VF :: CH0_TAP6_7 :: TAP6A_PHASE1 [03:02] */
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6A_PHASE1_MASK                   0x0000000c
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6A_PHASE1_SHIFT                  2
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6A_PHASE1_X2                     3

/* SEC_VF :: CH0_TAP6_7 :: TAP6A_PHASE0 [01:00] */
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6A_PHASE0_MASK                   0x00000003
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6A_PHASE0_SHIFT                  0
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH0_TAP6_7_TAP6A_PHASE0_X2                     3

/***************************************************************************
 *CH0_TAP8_9 - Channel 0 band-limiting filter (taps 8-9 & 11-12)
 ***************************************************************************/
/* SEC_VF :: CH0_TAP8_9 :: TAP9D_PHASE1 [31:30] */
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9D_PHASE1_MASK                   0xc0000000
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9D_PHASE1_SHIFT                  30
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9D_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9D_PHASE1_M64                    1
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9D_PHASE1_X64                    2
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9D_PHASE1_X128                   3

/* SEC_VF :: CH0_TAP8_9 :: TAP9D_PHASE0 [29:28] */
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9D_PHASE0_MASK                   0x30000000
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9D_PHASE0_SHIFT                  28
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9D_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9D_PHASE0_M64                    1
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9D_PHASE0_X64                    2
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9D_PHASE0_X128                   3

/* SEC_VF :: CH0_TAP8_9 :: TAP9C_PHASE1 [27:26] */
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9C_PHASE1_MASK                   0x0c000000
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9C_PHASE1_SHIFT                  26
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9C_PHASE1_X32                    3

/* SEC_VF :: CH0_TAP8_9 :: TAP9C_PHASE0 [25:24] */
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9C_PHASE0_MASK                   0x03000000
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9C_PHASE0_SHIFT                  24
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9C_PHASE0_X32                    3

/* SEC_VF :: CH0_TAP8_9 :: TAP9B_PHASE1 [23:22] */
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9B_PHASE1_MASK                   0x00c00000
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9B_PHASE1_SHIFT                  22
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9B_PHASE1_X8                     3

/* SEC_VF :: CH0_TAP8_9 :: TAP9B_PHASE0 [21:20] */
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9B_PHASE0_MASK                   0x00300000
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9B_PHASE0_SHIFT                  20
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9B_PHASE0_X8                     3

/* SEC_VF :: CH0_TAP8_9 :: TAP9A_PHASE1 [19:18] */
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9A_PHASE1_MASK                   0x000c0000
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9A_PHASE1_SHIFT                  18
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9A_PHASE1_X2                     3

/* SEC_VF :: CH0_TAP8_9 :: TAP9A_PHASE0 [17:16] */
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9A_PHASE0_MASK                   0x00030000
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9A_PHASE0_SHIFT                  16
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH0_TAP8_9_TAP9A_PHASE0_X2                     3

/* SEC_VF :: CH0_TAP8_9 :: TAP8D_PHASE1 [15:14] */
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8D_PHASE1_MASK                   0x0000c000
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8D_PHASE1_SHIFT                  14
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8D_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8D_PHASE1_M64                    1
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8D_PHASE1_X64                    2
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8D_PHASE1_X128                   3

/* SEC_VF :: CH0_TAP8_9 :: TAP8D_PHASE0 [13:12] */
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8D_PHASE0_MASK                   0x00003000
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8D_PHASE0_SHIFT                  12
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8D_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8D_PHASE0_M64                    1
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8D_PHASE0_X64                    2
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8D_PHASE0_X128                   3

/* SEC_VF :: CH0_TAP8_9 :: TAP8C_PHASE1 [11:10] */
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8C_PHASE1_MASK                   0x00000c00
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8C_PHASE1_SHIFT                  10
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8C_PHASE1_X32                    3

/* SEC_VF :: CH0_TAP8_9 :: TAP8C_PHASE0 [09:08] */
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8C_PHASE0_MASK                   0x00000300
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8C_PHASE0_SHIFT                  8
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8C_PHASE0_X32                    3

/* SEC_VF :: CH0_TAP8_9 :: TAP8B_PHASE1 [07:06] */
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8B_PHASE1_MASK                   0x000000c0
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8B_PHASE1_SHIFT                  6
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8B_PHASE1_X8                     3

/* SEC_VF :: CH0_TAP8_9 :: TAP8B_PHASE0 [05:04] */
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8B_PHASE0_MASK                   0x00000030
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8B_PHASE0_SHIFT                  4
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8B_PHASE0_X8                     3

/* SEC_VF :: CH0_TAP8_9 :: TAP8A_PHASE1 [03:02] */
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8A_PHASE1_MASK                   0x0000000c
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8A_PHASE1_SHIFT                  2
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8A_PHASE1_X2                     3

/* SEC_VF :: CH0_TAP8_9 :: TAP8A_PHASE0 [01:00] */
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8A_PHASE0_MASK                   0x00000003
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8A_PHASE0_SHIFT                  0
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH0_TAP8_9_TAP8A_PHASE0_X2                     3

/***************************************************************************
 *CH0_TAP10 - Channel 0 band-limiting filter (taps 10)
 ***************************************************************************/
/* SEC_VF :: CH0_TAP10 :: reserved0 [31:20] */
#define BCHP_SEC_VF_CH0_TAP10_reserved0_MASK                       0xfff00000
#define BCHP_SEC_VF_CH0_TAP10_reserved0_SHIFT                      20

/* SEC_VF :: CH0_TAP10 :: TAP10E_PHASE1 [19:18] */
#define BCHP_SEC_VF_CH0_TAP10_TAP10E_PHASE1_MASK                   0x000c0000
#define BCHP_SEC_VF_CH0_TAP10_TAP10E_PHASE1_SHIFT                  18
#define BCHP_SEC_VF_CH0_TAP10_TAP10E_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP10_TAP10E_PHASE1_M256                   1
#define BCHP_SEC_VF_CH0_TAP10_TAP10E_PHASE1_X256                   2
#define BCHP_SEC_VF_CH0_TAP10_TAP10E_PHASE1_X512                   3

/* SEC_VF :: CH0_TAP10 :: TAP10E_PHASE0 [17:16] */
#define BCHP_SEC_VF_CH0_TAP10_TAP10E_PHASE0_MASK                   0x00030000
#define BCHP_SEC_VF_CH0_TAP10_TAP10E_PHASE0_SHIFT                  16
#define BCHP_SEC_VF_CH0_TAP10_TAP10E_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP10_TAP10E_PHASE0_M256                   1
#define BCHP_SEC_VF_CH0_TAP10_TAP10E_PHASE0_X256                   2
#define BCHP_SEC_VF_CH0_TAP10_TAP10E_PHASE0_X512                   3

/* SEC_VF :: CH0_TAP10 :: TAP10D_PHASE1 [15:14] */
#define BCHP_SEC_VF_CH0_TAP10_TAP10D_PHASE1_MASK                   0x0000c000
#define BCHP_SEC_VF_CH0_TAP10_TAP10D_PHASE1_SHIFT                  14
#define BCHP_SEC_VF_CH0_TAP10_TAP10D_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP10_TAP10D_PHASE1_M64                    1
#define BCHP_SEC_VF_CH0_TAP10_TAP10D_PHASE1_X64                    2
#define BCHP_SEC_VF_CH0_TAP10_TAP10D_PHASE1_X128                   3

/* SEC_VF :: CH0_TAP10 :: TAP10D_PHASE0 [13:12] */
#define BCHP_SEC_VF_CH0_TAP10_TAP10D_PHASE0_MASK                   0x00003000
#define BCHP_SEC_VF_CH0_TAP10_TAP10D_PHASE0_SHIFT                  12
#define BCHP_SEC_VF_CH0_TAP10_TAP10D_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP10_TAP10D_PHASE0_M64                    1
#define BCHP_SEC_VF_CH0_TAP10_TAP10D_PHASE0_X64                    2
#define BCHP_SEC_VF_CH0_TAP10_TAP10D_PHASE0_X128                   3

/* SEC_VF :: CH0_TAP10 :: TAP10C_PHASE1 [11:10] */
#define BCHP_SEC_VF_CH0_TAP10_TAP10C_PHASE1_MASK                   0x00000c00
#define BCHP_SEC_VF_CH0_TAP10_TAP10C_PHASE1_SHIFT                  10
#define BCHP_SEC_VF_CH0_TAP10_TAP10C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP10_TAP10C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH0_TAP10_TAP10C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH0_TAP10_TAP10C_PHASE1_X32                    3

/* SEC_VF :: CH0_TAP10 :: TAP10C_PHASE0 [09:08] */
#define BCHP_SEC_VF_CH0_TAP10_TAP10C_PHASE0_MASK                   0x00000300
#define BCHP_SEC_VF_CH0_TAP10_TAP10C_PHASE0_SHIFT                  8
#define BCHP_SEC_VF_CH0_TAP10_TAP10C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP10_TAP10C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH0_TAP10_TAP10C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH0_TAP10_TAP10C_PHASE0_X32                    3

/* SEC_VF :: CH0_TAP10 :: TAP10B_PHASE1 [07:06] */
#define BCHP_SEC_VF_CH0_TAP10_TAP10B_PHASE1_MASK                   0x000000c0
#define BCHP_SEC_VF_CH0_TAP10_TAP10B_PHASE1_SHIFT                  6
#define BCHP_SEC_VF_CH0_TAP10_TAP10B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP10_TAP10B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH0_TAP10_TAP10B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH0_TAP10_TAP10B_PHASE1_X8                     3

/* SEC_VF :: CH0_TAP10 :: TAP10B_PHASE0 [05:04] */
#define BCHP_SEC_VF_CH0_TAP10_TAP10B_PHASE0_MASK                   0x00000030
#define BCHP_SEC_VF_CH0_TAP10_TAP10B_PHASE0_SHIFT                  4
#define BCHP_SEC_VF_CH0_TAP10_TAP10B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP10_TAP10B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH0_TAP10_TAP10B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH0_TAP10_TAP10B_PHASE0_X8                     3

/* SEC_VF :: CH0_TAP10 :: TAP10A_PHASE1 [03:02] */
#define BCHP_SEC_VF_CH0_TAP10_TAP10A_PHASE1_MASK                   0x0000000c
#define BCHP_SEC_VF_CH0_TAP10_TAP10A_PHASE1_SHIFT                  2
#define BCHP_SEC_VF_CH0_TAP10_TAP10A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP10_TAP10A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH0_TAP10_TAP10A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH0_TAP10_TAP10A_PHASE1_X2                     3

/* SEC_VF :: CH0_TAP10 :: TAP10A_PHASE0 [01:00] */
#define BCHP_SEC_VF_CH0_TAP10_TAP10A_PHASE0_MASK                   0x00000003
#define BCHP_SEC_VF_CH0_TAP10_TAP10A_PHASE0_SHIFT                  0
#define BCHP_SEC_VF_CH0_TAP10_TAP10A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH0_TAP10_TAP10A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH0_TAP10_TAP10A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH0_TAP10_TAP10A_PHASE0_X2                     3

/***************************************************************************
 *CH1_TAP1_3 - Channel 1 band-limiting filter (taps 1-3 & 17-19)
 ***************************************************************************/
/* SEC_VF :: CH1_TAP1_3 :: reserved0 [31:24] */
#define BCHP_SEC_VF_CH1_TAP1_3_reserved0_MASK                      0xff000000
#define BCHP_SEC_VF_CH1_TAP1_3_reserved0_SHIFT                     24

/* SEC_VF :: CH1_TAP1_3 :: TAP3C_PHASE1 [23:22] */
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3C_PHASE1_MASK                   0x00c00000
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3C_PHASE1_SHIFT                  22
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3C_PHASE1_X32                    3

/* SEC_VF :: CH1_TAP1_3 :: TAP3C_PHASE0 [21:20] */
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3C_PHASE0_MASK                   0x00300000
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3C_PHASE0_SHIFT                  20
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3C_PHASE0_X32                    3

/* SEC_VF :: CH1_TAP1_3 :: TAP3B_PHASE1 [19:18] */
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3B_PHASE1_MASK                   0x000c0000
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3B_PHASE1_SHIFT                  18
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3B_PHASE1_X8                     3

/* SEC_VF :: CH1_TAP1_3 :: TAP3B_PHASE0 [17:16] */
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3B_PHASE0_MASK                   0x00030000
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3B_PHASE0_SHIFT                  16
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3B_PHASE0_X8                     3

/* SEC_VF :: CH1_TAP1_3 :: TAP3A_PHASE1 [15:14] */
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3A_PHASE1_MASK                   0x0000c000
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3A_PHASE1_SHIFT                  14
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3A_PHASE1_X2                     3

/* SEC_VF :: CH1_TAP1_3 :: TAP3A_PHASE0 [13:12] */
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3A_PHASE0_MASK                   0x00003000
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3A_PHASE0_SHIFT                  12
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH1_TAP1_3_TAP3A_PHASE0_X2                     3

/* SEC_VF :: CH1_TAP1_3 :: TAP2B_PHASE1 [11:10] */
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2B_PHASE1_MASK                   0x00000c00
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2B_PHASE1_SHIFT                  10
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2B_PHASE1_X8                     3

/* SEC_VF :: CH1_TAP1_3 :: TAP2B_PHASE0 [09:08] */
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2B_PHASE0_MASK                   0x00000300
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2B_PHASE0_SHIFT                  8
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2B_PHASE0_X8                     3

/* SEC_VF :: CH1_TAP1_3 :: TAP2A_PHASE1 [07:06] */
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2A_PHASE1_MASK                   0x000000c0
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2A_PHASE1_SHIFT                  6
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2A_PHASE1_X2                     3

/* SEC_VF :: CH1_TAP1_3 :: TAP2A_PHASE0 [05:04] */
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2A_PHASE0_MASK                   0x00000030
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2A_PHASE0_SHIFT                  4
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH1_TAP1_3_TAP2A_PHASE0_X2                     3

/* SEC_VF :: CH1_TAP1_3 :: TAP1_PHASE1 [03:02] */
#define BCHP_SEC_VF_CH1_TAP1_3_TAP1_PHASE1_MASK                    0x0000000c
#define BCHP_SEC_VF_CH1_TAP1_3_TAP1_PHASE1_SHIFT                   2
#define BCHP_SEC_VF_CH1_TAP1_3_TAP1_PHASE1_ZERO                    0
#define BCHP_SEC_VF_CH1_TAP1_3_TAP1_PHASE1_M1                      1
#define BCHP_SEC_VF_CH1_TAP1_3_TAP1_PHASE1_X1                      2
#define BCHP_SEC_VF_CH1_TAP1_3_TAP1_PHASE1_X2                      3

/* SEC_VF :: CH1_TAP1_3 :: TAP1_PHASE0 [01:00] */
#define BCHP_SEC_VF_CH1_TAP1_3_TAP1_PHASE0_MASK                    0x00000003
#define BCHP_SEC_VF_CH1_TAP1_3_TAP1_PHASE0_SHIFT                   0
#define BCHP_SEC_VF_CH1_TAP1_3_TAP1_PHASE0_ZERO                    0
#define BCHP_SEC_VF_CH1_TAP1_3_TAP1_PHASE0_M1                      1
#define BCHP_SEC_VF_CH1_TAP1_3_TAP1_PHASE0_X1                      2
#define BCHP_SEC_VF_CH1_TAP1_3_TAP1_PHASE0_X2                      3

/***************************************************************************
 *CH1_TAP4_5 - Channel 1 band-limiting filter (taps 4-5 & 15-16)
 ***************************************************************************/
/* SEC_VF :: CH1_TAP4_5 :: reserved0 [31:24] */
#define BCHP_SEC_VF_CH1_TAP4_5_reserved0_MASK                      0xff000000
#define BCHP_SEC_VF_CH1_TAP4_5_reserved0_SHIFT                     24

/* SEC_VF :: CH1_TAP4_5 :: TAP5C_PHASE1 [23:22] */
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5C_PHASE1_MASK                   0x00c00000
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5C_PHASE1_SHIFT                  22
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5C_PHASE1_X32                    3

/* SEC_VF :: CH1_TAP4_5 :: TAP5C_PHASE0 [21:20] */
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5C_PHASE0_MASK                   0x00300000
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5C_PHASE0_SHIFT                  20
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5C_PHASE0_X32                    3

/* SEC_VF :: CH1_TAP4_5 :: TAP5B_PHASE1 [19:18] */
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5B_PHASE1_MASK                   0x000c0000
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5B_PHASE1_SHIFT                  18
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5B_PHASE1_X8                     3

/* SEC_VF :: CH1_TAP4_5 :: TAP5B_PHASE0 [17:16] */
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5B_PHASE0_MASK                   0x00030000
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5B_PHASE0_SHIFT                  16
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5B_PHASE0_X8                     3

/* SEC_VF :: CH1_TAP4_5 :: TAP5A_PHASE1 [15:14] */
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5A_PHASE1_MASK                   0x0000c000
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5A_PHASE1_SHIFT                  14
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5A_PHASE1_X2                     3

/* SEC_VF :: CH1_TAP4_5 :: TAP5A_PHASE0 [13:12] */
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5A_PHASE0_MASK                   0x00003000
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5A_PHASE0_SHIFT                  12
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH1_TAP4_5_TAP5A_PHASE0_X2                     3

/* SEC_VF :: CH1_TAP4_5 :: TAP4C_PHASE1 [11:10] */
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4C_PHASE1_MASK                   0x00000c00
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4C_PHASE1_SHIFT                  10
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4C_PHASE1_X32                    3

/* SEC_VF :: CH1_TAP4_5 :: TAP4C_PHASE0 [09:08] */
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4C_PHASE0_MASK                   0x00000300
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4C_PHASE0_SHIFT                  8
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4C_PHASE0_X32                    3

/* SEC_VF :: CH1_TAP4_5 :: TAP4B_PHASE1 [07:06] */
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4B_PHASE1_MASK                   0x000000c0
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4B_PHASE1_SHIFT                  6
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4B_PHASE1_X8                     3

/* SEC_VF :: CH1_TAP4_5 :: TAP4B_PHASE0 [05:04] */
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4B_PHASE0_MASK                   0x00000030
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4B_PHASE0_SHIFT                  4
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4B_PHASE0_X8                     3

/* SEC_VF :: CH1_TAP4_5 :: TAP4A_PHASE1 [03:02] */
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4A_PHASE1_MASK                   0x0000000c
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4A_PHASE1_SHIFT                  2
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4A_PHASE1_X2                     3

/* SEC_VF :: CH1_TAP4_5 :: TAP4A_PHASE0 [01:00] */
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4A_PHASE0_MASK                   0x00000003
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4A_PHASE0_SHIFT                  0
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH1_TAP4_5_TAP4A_PHASE0_X2                     3

/***************************************************************************
 *CH1_TAP6_7 - Channel 1 band-limiting filter (taps 6-7 & 13-14)
 ***************************************************************************/
/* SEC_VF :: CH1_TAP6_7 :: reserved0 [31:28] */
#define BCHP_SEC_VF_CH1_TAP6_7_reserved0_MASK                      0xf0000000
#define BCHP_SEC_VF_CH1_TAP6_7_reserved0_SHIFT                     28

/* SEC_VF :: CH1_TAP6_7 :: TAP7D_PHASE1 [27:26] */
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7D_PHASE1_MASK                   0x0c000000
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7D_PHASE1_SHIFT                  26
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7D_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7D_PHASE1_M64                    1
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7D_PHASE1_X64                    2
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7D_PHASE1_X128                   3

/* SEC_VF :: CH1_TAP6_7 :: TAP7D_PHASE0 [25:24] */
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7D_PHASE0_MASK                   0x03000000
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7D_PHASE0_SHIFT                  24
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7D_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7D_PHASE0_M64                    1
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7D_PHASE0_X64                    2
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7D_PHASE0_X128                   3

/* SEC_VF :: CH1_TAP6_7 :: TAP7C_PHASE1 [23:22] */
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7C_PHASE1_MASK                   0x00c00000
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7C_PHASE1_SHIFT                  22
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7C_PHASE1_X32                    3

/* SEC_VF :: CH1_TAP6_7 :: TAP7C_PHASE0 [21:20] */
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7C_PHASE0_MASK                   0x00300000
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7C_PHASE0_SHIFT                  20
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7C_PHASE0_X32                    3

/* SEC_VF :: CH1_TAP6_7 :: TAP7B_PHASE1 [19:18] */
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7B_PHASE1_MASK                   0x000c0000
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7B_PHASE1_SHIFT                  18
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7B_PHASE1_X8                     3

/* SEC_VF :: CH1_TAP6_7 :: TAP7B_PHASE0 [17:16] */
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7B_PHASE0_MASK                   0x00030000
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7B_PHASE0_SHIFT                  16
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7B_PHASE0_X8                     3

/* SEC_VF :: CH1_TAP6_7 :: TAP7A_PHASE1 [15:14] */
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7A_PHASE1_MASK                   0x0000c000
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7A_PHASE1_SHIFT                  14
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7A_PHASE1_X2                     3

/* SEC_VF :: CH1_TAP6_7 :: TAP7A_PHASE0 [13:12] */
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7A_PHASE0_MASK                   0x00003000
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7A_PHASE0_SHIFT                  12
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH1_TAP6_7_TAP7A_PHASE0_X2                     3

/* SEC_VF :: CH1_TAP6_7 :: TAP6C_PHASE1 [11:10] */
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6C_PHASE1_MASK                   0x00000c00
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6C_PHASE1_SHIFT                  10
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6C_PHASE1_X32                    3

/* SEC_VF :: CH1_TAP6_7 :: TAP6C_PHASE0 [09:08] */
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6C_PHASE0_MASK                   0x00000300
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6C_PHASE0_SHIFT                  8
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6C_PHASE0_X32                    3

/* SEC_VF :: CH1_TAP6_7 :: TAP6B_PHASE1 [07:06] */
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6B_PHASE1_MASK                   0x000000c0
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6B_PHASE1_SHIFT                  6
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6B_PHASE1_X8                     3

/* SEC_VF :: CH1_TAP6_7 :: TAP6B_PHASE0 [05:04] */
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6B_PHASE0_MASK                   0x00000030
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6B_PHASE0_SHIFT                  4
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6B_PHASE0_X8                     3

/* SEC_VF :: CH1_TAP6_7 :: TAP6A_PHASE1 [03:02] */
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6A_PHASE1_MASK                   0x0000000c
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6A_PHASE1_SHIFT                  2
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6A_PHASE1_X2                     3

/* SEC_VF :: CH1_TAP6_7 :: TAP6A_PHASE0 [01:00] */
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6A_PHASE0_MASK                   0x00000003
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6A_PHASE0_SHIFT                  0
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH1_TAP6_7_TAP6A_PHASE0_X2                     3

/***************************************************************************
 *CH1_TAP8_9 - Channel 1 band-limiting filter (taps 8-9 & 11-12)
 ***************************************************************************/
/* SEC_VF :: CH1_TAP8_9 :: TAP9D_PHASE1 [31:30] */
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9D_PHASE1_MASK                   0xc0000000
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9D_PHASE1_SHIFT                  30
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9D_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9D_PHASE1_M64                    1
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9D_PHASE1_X64                    2
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9D_PHASE1_X128                   3

/* SEC_VF :: CH1_TAP8_9 :: TAP9D_PHASE0 [29:28] */
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9D_PHASE0_MASK                   0x30000000
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9D_PHASE0_SHIFT                  28
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9D_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9D_PHASE0_M64                    1
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9D_PHASE0_X64                    2
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9D_PHASE0_X128                   3

/* SEC_VF :: CH1_TAP8_9 :: TAP9C_PHASE1 [27:26] */
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9C_PHASE1_MASK                   0x0c000000
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9C_PHASE1_SHIFT                  26
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9C_PHASE1_X32                    3

/* SEC_VF :: CH1_TAP8_9 :: TAP9C_PHASE0 [25:24] */
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9C_PHASE0_MASK                   0x03000000
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9C_PHASE0_SHIFT                  24
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9C_PHASE0_X32                    3

/* SEC_VF :: CH1_TAP8_9 :: TAP9B_PHASE1 [23:22] */
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9B_PHASE1_MASK                   0x00c00000
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9B_PHASE1_SHIFT                  22
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9B_PHASE1_X8                     3

/* SEC_VF :: CH1_TAP8_9 :: TAP9B_PHASE0 [21:20] */
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9B_PHASE0_MASK                   0x00300000
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9B_PHASE0_SHIFT                  20
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9B_PHASE0_X8                     3

/* SEC_VF :: CH1_TAP8_9 :: TAP9A_PHASE1 [19:18] */
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9A_PHASE1_MASK                   0x000c0000
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9A_PHASE1_SHIFT                  18
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9A_PHASE1_X2                     3

/* SEC_VF :: CH1_TAP8_9 :: TAP9A_PHASE0 [17:16] */
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9A_PHASE0_MASK                   0x00030000
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9A_PHASE0_SHIFT                  16
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH1_TAP8_9_TAP9A_PHASE0_X2                     3

/* SEC_VF :: CH1_TAP8_9 :: TAP8D_PHASE1 [15:14] */
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8D_PHASE1_MASK                   0x0000c000
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8D_PHASE1_SHIFT                  14
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8D_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8D_PHASE1_M64                    1
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8D_PHASE1_X64                    2
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8D_PHASE1_X128                   3

/* SEC_VF :: CH1_TAP8_9 :: TAP8D_PHASE0 [13:12] */
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8D_PHASE0_MASK                   0x00003000
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8D_PHASE0_SHIFT                  12
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8D_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8D_PHASE0_M64                    1
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8D_PHASE0_X64                    2
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8D_PHASE0_X128                   3

/* SEC_VF :: CH1_TAP8_9 :: TAP8C_PHASE1 [11:10] */
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8C_PHASE1_MASK                   0x00000c00
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8C_PHASE1_SHIFT                  10
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8C_PHASE1_X32                    3

/* SEC_VF :: CH1_TAP8_9 :: TAP8C_PHASE0 [09:08] */
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8C_PHASE0_MASK                   0x00000300
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8C_PHASE0_SHIFT                  8
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8C_PHASE0_X32                    3

/* SEC_VF :: CH1_TAP8_9 :: TAP8B_PHASE1 [07:06] */
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8B_PHASE1_MASK                   0x000000c0
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8B_PHASE1_SHIFT                  6
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8B_PHASE1_X8                     3

/* SEC_VF :: CH1_TAP8_9 :: TAP8B_PHASE0 [05:04] */
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8B_PHASE0_MASK                   0x00000030
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8B_PHASE0_SHIFT                  4
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8B_PHASE0_X8                     3

/* SEC_VF :: CH1_TAP8_9 :: TAP8A_PHASE1 [03:02] */
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8A_PHASE1_MASK                   0x0000000c
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8A_PHASE1_SHIFT                  2
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8A_PHASE1_X2                     3

/* SEC_VF :: CH1_TAP8_9 :: TAP8A_PHASE0 [01:00] */
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8A_PHASE0_MASK                   0x00000003
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8A_PHASE0_SHIFT                  0
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH1_TAP8_9_TAP8A_PHASE0_X2                     3

/***************************************************************************
 *CH1_TAP10 - Channel 1 band-limiting filter (taps 10)
 ***************************************************************************/
/* SEC_VF :: CH1_TAP10 :: reserved0 [31:20] */
#define BCHP_SEC_VF_CH1_TAP10_reserved0_MASK                       0xfff00000
#define BCHP_SEC_VF_CH1_TAP10_reserved0_SHIFT                      20

/* SEC_VF :: CH1_TAP10 :: TAP10E_PHASE1 [19:18] */
#define BCHP_SEC_VF_CH1_TAP10_TAP10E_PHASE1_MASK                   0x000c0000
#define BCHP_SEC_VF_CH1_TAP10_TAP10E_PHASE1_SHIFT                  18
#define BCHP_SEC_VF_CH1_TAP10_TAP10E_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP10_TAP10E_PHASE1_M256                   1
#define BCHP_SEC_VF_CH1_TAP10_TAP10E_PHASE1_X256                   2
#define BCHP_SEC_VF_CH1_TAP10_TAP10E_PHASE1_X512                   3

/* SEC_VF :: CH1_TAP10 :: TAP10E_PHASE0 [17:16] */
#define BCHP_SEC_VF_CH1_TAP10_TAP10E_PHASE0_MASK                   0x00030000
#define BCHP_SEC_VF_CH1_TAP10_TAP10E_PHASE0_SHIFT                  16
#define BCHP_SEC_VF_CH1_TAP10_TAP10E_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP10_TAP10E_PHASE0_M256                   1
#define BCHP_SEC_VF_CH1_TAP10_TAP10E_PHASE0_X256                   2
#define BCHP_SEC_VF_CH1_TAP10_TAP10E_PHASE0_X512                   3

/* SEC_VF :: CH1_TAP10 :: TAP10D_PHASE1 [15:14] */
#define BCHP_SEC_VF_CH1_TAP10_TAP10D_PHASE1_MASK                   0x0000c000
#define BCHP_SEC_VF_CH1_TAP10_TAP10D_PHASE1_SHIFT                  14
#define BCHP_SEC_VF_CH1_TAP10_TAP10D_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP10_TAP10D_PHASE1_M64                    1
#define BCHP_SEC_VF_CH1_TAP10_TAP10D_PHASE1_X64                    2
#define BCHP_SEC_VF_CH1_TAP10_TAP10D_PHASE1_X128                   3

/* SEC_VF :: CH1_TAP10 :: TAP10D_PHASE0 [13:12] */
#define BCHP_SEC_VF_CH1_TAP10_TAP10D_PHASE0_MASK                   0x00003000
#define BCHP_SEC_VF_CH1_TAP10_TAP10D_PHASE0_SHIFT                  12
#define BCHP_SEC_VF_CH1_TAP10_TAP10D_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP10_TAP10D_PHASE0_M64                    1
#define BCHP_SEC_VF_CH1_TAP10_TAP10D_PHASE0_X64                    2
#define BCHP_SEC_VF_CH1_TAP10_TAP10D_PHASE0_X128                   3

/* SEC_VF :: CH1_TAP10 :: TAP10C_PHASE1 [11:10] */
#define BCHP_SEC_VF_CH1_TAP10_TAP10C_PHASE1_MASK                   0x00000c00
#define BCHP_SEC_VF_CH1_TAP10_TAP10C_PHASE1_SHIFT                  10
#define BCHP_SEC_VF_CH1_TAP10_TAP10C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP10_TAP10C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH1_TAP10_TAP10C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH1_TAP10_TAP10C_PHASE1_X32                    3

/* SEC_VF :: CH1_TAP10 :: TAP10C_PHASE0 [09:08] */
#define BCHP_SEC_VF_CH1_TAP10_TAP10C_PHASE0_MASK                   0x00000300
#define BCHP_SEC_VF_CH1_TAP10_TAP10C_PHASE0_SHIFT                  8
#define BCHP_SEC_VF_CH1_TAP10_TAP10C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP10_TAP10C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH1_TAP10_TAP10C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH1_TAP10_TAP10C_PHASE0_X32                    3

/* SEC_VF :: CH1_TAP10 :: TAP10B_PHASE1 [07:06] */
#define BCHP_SEC_VF_CH1_TAP10_TAP10B_PHASE1_MASK                   0x000000c0
#define BCHP_SEC_VF_CH1_TAP10_TAP10B_PHASE1_SHIFT                  6
#define BCHP_SEC_VF_CH1_TAP10_TAP10B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP10_TAP10B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH1_TAP10_TAP10B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH1_TAP10_TAP10B_PHASE1_X8                     3

/* SEC_VF :: CH1_TAP10 :: TAP10B_PHASE0 [05:04] */
#define BCHP_SEC_VF_CH1_TAP10_TAP10B_PHASE0_MASK                   0x00000030
#define BCHP_SEC_VF_CH1_TAP10_TAP10B_PHASE0_SHIFT                  4
#define BCHP_SEC_VF_CH1_TAP10_TAP10B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP10_TAP10B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH1_TAP10_TAP10B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH1_TAP10_TAP10B_PHASE0_X8                     3

/* SEC_VF :: CH1_TAP10 :: TAP10A_PHASE1 [03:02] */
#define BCHP_SEC_VF_CH1_TAP10_TAP10A_PHASE1_MASK                   0x0000000c
#define BCHP_SEC_VF_CH1_TAP10_TAP10A_PHASE1_SHIFT                  2
#define BCHP_SEC_VF_CH1_TAP10_TAP10A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP10_TAP10A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH1_TAP10_TAP10A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH1_TAP10_TAP10A_PHASE1_X2                     3

/* SEC_VF :: CH1_TAP10 :: TAP10A_PHASE0 [01:00] */
#define BCHP_SEC_VF_CH1_TAP10_TAP10A_PHASE0_MASK                   0x00000003
#define BCHP_SEC_VF_CH1_TAP10_TAP10A_PHASE0_SHIFT                  0
#define BCHP_SEC_VF_CH1_TAP10_TAP10A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH1_TAP10_TAP10A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH1_TAP10_TAP10A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH1_TAP10_TAP10A_PHASE0_X2                     3

/***************************************************************************
 *CH2_TAP1_3 - Channel 2 band-limiting filter (taps 1-3 & 17-19)
 ***************************************************************************/
/* SEC_VF :: CH2_TAP1_3 :: reserved0 [31:24] */
#define BCHP_SEC_VF_CH2_TAP1_3_reserved0_MASK                      0xff000000
#define BCHP_SEC_VF_CH2_TAP1_3_reserved0_SHIFT                     24

/* SEC_VF :: CH2_TAP1_3 :: TAP3C_PHASE1 [23:22] */
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3C_PHASE1_MASK                   0x00c00000
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3C_PHASE1_SHIFT                  22
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3C_PHASE1_X32                    3

/* SEC_VF :: CH2_TAP1_3 :: TAP3C_PHASE0 [21:20] */
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3C_PHASE0_MASK                   0x00300000
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3C_PHASE0_SHIFT                  20
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3C_PHASE0_X32                    3

/* SEC_VF :: CH2_TAP1_3 :: TAP3B_PHASE1 [19:18] */
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3B_PHASE1_MASK                   0x000c0000
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3B_PHASE1_SHIFT                  18
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3B_PHASE1_X8                     3

/* SEC_VF :: CH2_TAP1_3 :: TAP3B_PHASE0 [17:16] */
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3B_PHASE0_MASK                   0x00030000
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3B_PHASE0_SHIFT                  16
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3B_PHASE0_X8                     3

/* SEC_VF :: CH2_TAP1_3 :: TAP3A_PHASE1 [15:14] */
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3A_PHASE1_MASK                   0x0000c000
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3A_PHASE1_SHIFT                  14
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3A_PHASE1_X2                     3

/* SEC_VF :: CH2_TAP1_3 :: TAP3A_PHASE0 [13:12] */
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3A_PHASE0_MASK                   0x00003000
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3A_PHASE0_SHIFT                  12
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH2_TAP1_3_TAP3A_PHASE0_X2                     3

/* SEC_VF :: CH2_TAP1_3 :: TAP2B_PHASE1 [11:10] */
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2B_PHASE1_MASK                   0x00000c00
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2B_PHASE1_SHIFT                  10
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2B_PHASE1_X8                     3

/* SEC_VF :: CH2_TAP1_3 :: TAP2B_PHASE0 [09:08] */
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2B_PHASE0_MASK                   0x00000300
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2B_PHASE0_SHIFT                  8
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2B_PHASE0_X8                     3

/* SEC_VF :: CH2_TAP1_3 :: TAP2A_PHASE1 [07:06] */
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2A_PHASE1_MASK                   0x000000c0
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2A_PHASE1_SHIFT                  6
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2A_PHASE1_X2                     3

/* SEC_VF :: CH2_TAP1_3 :: TAP2A_PHASE0 [05:04] */
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2A_PHASE0_MASK                   0x00000030
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2A_PHASE0_SHIFT                  4
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH2_TAP1_3_TAP2A_PHASE0_X2                     3

/* SEC_VF :: CH2_TAP1_3 :: TAP1_PHASE1 [03:02] */
#define BCHP_SEC_VF_CH2_TAP1_3_TAP1_PHASE1_MASK                    0x0000000c
#define BCHP_SEC_VF_CH2_TAP1_3_TAP1_PHASE1_SHIFT                   2
#define BCHP_SEC_VF_CH2_TAP1_3_TAP1_PHASE1_ZERO                    0
#define BCHP_SEC_VF_CH2_TAP1_3_TAP1_PHASE1_M1                      1
#define BCHP_SEC_VF_CH2_TAP1_3_TAP1_PHASE1_X1                      2
#define BCHP_SEC_VF_CH2_TAP1_3_TAP1_PHASE1_X2                      3

/* SEC_VF :: CH2_TAP1_3 :: TAP1_PHASE0 [01:00] */
#define BCHP_SEC_VF_CH2_TAP1_3_TAP1_PHASE0_MASK                    0x00000003
#define BCHP_SEC_VF_CH2_TAP1_3_TAP1_PHASE0_SHIFT                   0
#define BCHP_SEC_VF_CH2_TAP1_3_TAP1_PHASE0_ZERO                    0
#define BCHP_SEC_VF_CH2_TAP1_3_TAP1_PHASE0_M1                      1
#define BCHP_SEC_VF_CH2_TAP1_3_TAP1_PHASE0_X1                      2
#define BCHP_SEC_VF_CH2_TAP1_3_TAP1_PHASE0_X2                      3

/***************************************************************************
 *CH2_TAP4_5 - Channel 2 band-limiting filter (taps 4-5 & 15-16)
 ***************************************************************************/
/* SEC_VF :: CH2_TAP4_5 :: reserved0 [31:24] */
#define BCHP_SEC_VF_CH2_TAP4_5_reserved0_MASK                      0xff000000
#define BCHP_SEC_VF_CH2_TAP4_5_reserved0_SHIFT                     24

/* SEC_VF :: CH2_TAP4_5 :: TAP5C_PHASE1 [23:22] */
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5C_PHASE1_MASK                   0x00c00000
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5C_PHASE1_SHIFT                  22
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5C_PHASE1_X32                    3

/* SEC_VF :: CH2_TAP4_5 :: TAP5C_PHASE0 [21:20] */
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5C_PHASE0_MASK                   0x00300000
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5C_PHASE0_SHIFT                  20
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5C_PHASE0_X32                    3

/* SEC_VF :: CH2_TAP4_5 :: TAP5B_PHASE1 [19:18] */
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5B_PHASE1_MASK                   0x000c0000
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5B_PHASE1_SHIFT                  18
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5B_PHASE1_X8                     3

/* SEC_VF :: CH2_TAP4_5 :: TAP5B_PHASE0 [17:16] */
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5B_PHASE0_MASK                   0x00030000
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5B_PHASE0_SHIFT                  16
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5B_PHASE0_X8                     3

/* SEC_VF :: CH2_TAP4_5 :: TAP5A_PHASE1 [15:14] */
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5A_PHASE1_MASK                   0x0000c000
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5A_PHASE1_SHIFT                  14
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5A_PHASE1_X2                     3

/* SEC_VF :: CH2_TAP4_5 :: TAP5A_PHASE0 [13:12] */
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5A_PHASE0_MASK                   0x00003000
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5A_PHASE0_SHIFT                  12
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH2_TAP4_5_TAP5A_PHASE0_X2                     3

/* SEC_VF :: CH2_TAP4_5 :: TAP4C_PHASE1 [11:10] */
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4C_PHASE1_MASK                   0x00000c00
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4C_PHASE1_SHIFT                  10
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4C_PHASE1_X32                    3

/* SEC_VF :: CH2_TAP4_5 :: TAP4C_PHASE0 [09:08] */
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4C_PHASE0_MASK                   0x00000300
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4C_PHASE0_SHIFT                  8
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4C_PHASE0_X32                    3

/* SEC_VF :: CH2_TAP4_5 :: TAP4B_PHASE1 [07:06] */
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4B_PHASE1_MASK                   0x000000c0
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4B_PHASE1_SHIFT                  6
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4B_PHASE1_X8                     3

/* SEC_VF :: CH2_TAP4_5 :: TAP4B_PHASE0 [05:04] */
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4B_PHASE0_MASK                   0x00000030
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4B_PHASE0_SHIFT                  4
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4B_PHASE0_X8                     3

/* SEC_VF :: CH2_TAP4_5 :: TAP4A_PHASE1 [03:02] */
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4A_PHASE1_MASK                   0x0000000c
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4A_PHASE1_SHIFT                  2
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4A_PHASE1_X2                     3

/* SEC_VF :: CH2_TAP4_5 :: TAP4A_PHASE0 [01:00] */
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4A_PHASE0_MASK                   0x00000003
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4A_PHASE0_SHIFT                  0
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH2_TAP4_5_TAP4A_PHASE0_X2                     3

/***************************************************************************
 *CH2_TAP6_7 - Channel 2 band-limiting filter (taps 6-7 & 13-14)
 ***************************************************************************/
/* SEC_VF :: CH2_TAP6_7 :: reserved0 [31:28] */
#define BCHP_SEC_VF_CH2_TAP6_7_reserved0_MASK                      0xf0000000
#define BCHP_SEC_VF_CH2_TAP6_7_reserved0_SHIFT                     28

/* SEC_VF :: CH2_TAP6_7 :: TAP7D_PHASE1 [27:26] */
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7D_PHASE1_MASK                   0x0c000000
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7D_PHASE1_SHIFT                  26
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7D_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7D_PHASE1_M64                    1
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7D_PHASE1_X64                    2
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7D_PHASE1_X128                   3

/* SEC_VF :: CH2_TAP6_7 :: TAP7D_PHASE0 [25:24] */
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7D_PHASE0_MASK                   0x03000000
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7D_PHASE0_SHIFT                  24
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7D_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7D_PHASE0_M64                    1
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7D_PHASE0_X64                    2
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7D_PHASE0_X128                   3

/* SEC_VF :: CH2_TAP6_7 :: TAP7C_PHASE1 [23:22] */
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7C_PHASE1_MASK                   0x00c00000
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7C_PHASE1_SHIFT                  22
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7C_PHASE1_X32                    3

/* SEC_VF :: CH2_TAP6_7 :: TAP7C_PHASE0 [21:20] */
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7C_PHASE0_MASK                   0x00300000
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7C_PHASE0_SHIFT                  20
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7C_PHASE0_X32                    3

/* SEC_VF :: CH2_TAP6_7 :: TAP7B_PHASE1 [19:18] */
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7B_PHASE1_MASK                   0x000c0000
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7B_PHASE1_SHIFT                  18
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7B_PHASE1_X8                     3

/* SEC_VF :: CH2_TAP6_7 :: TAP7B_PHASE0 [17:16] */
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7B_PHASE0_MASK                   0x00030000
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7B_PHASE0_SHIFT                  16
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7B_PHASE0_X8                     3

/* SEC_VF :: CH2_TAP6_7 :: TAP7A_PHASE1 [15:14] */
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7A_PHASE1_MASK                   0x0000c000
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7A_PHASE1_SHIFT                  14
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7A_PHASE1_X2                     3

/* SEC_VF :: CH2_TAP6_7 :: TAP7A_PHASE0 [13:12] */
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7A_PHASE0_MASK                   0x00003000
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7A_PHASE0_SHIFT                  12
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH2_TAP6_7_TAP7A_PHASE0_X2                     3

/* SEC_VF :: CH2_TAP6_7 :: TAP6C_PHASE1 [11:10] */
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6C_PHASE1_MASK                   0x00000c00
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6C_PHASE1_SHIFT                  10
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6C_PHASE1_X32                    3

/* SEC_VF :: CH2_TAP6_7 :: TAP6C_PHASE0 [09:08] */
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6C_PHASE0_MASK                   0x00000300
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6C_PHASE0_SHIFT                  8
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6C_PHASE0_X32                    3

/* SEC_VF :: CH2_TAP6_7 :: TAP6B_PHASE1 [07:06] */
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6B_PHASE1_MASK                   0x000000c0
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6B_PHASE1_SHIFT                  6
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6B_PHASE1_X8                     3

/* SEC_VF :: CH2_TAP6_7 :: TAP6B_PHASE0 [05:04] */
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6B_PHASE0_MASK                   0x00000030
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6B_PHASE0_SHIFT                  4
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6B_PHASE0_X8                     3

/* SEC_VF :: CH2_TAP6_7 :: TAP6A_PHASE1 [03:02] */
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6A_PHASE1_MASK                   0x0000000c
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6A_PHASE1_SHIFT                  2
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6A_PHASE1_X2                     3

/* SEC_VF :: CH2_TAP6_7 :: TAP6A_PHASE0 [01:00] */
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6A_PHASE0_MASK                   0x00000003
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6A_PHASE0_SHIFT                  0
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH2_TAP6_7_TAP6A_PHASE0_X2                     3

/***************************************************************************
 *CH2_TAP8_9 - Channel 2 band-limiting filter (taps 8-9 & 11-12)
 ***************************************************************************/
/* SEC_VF :: CH2_TAP8_9 :: TAP9D_PHASE1 [31:30] */
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9D_PHASE1_MASK                   0xc0000000
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9D_PHASE1_SHIFT                  30
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9D_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9D_PHASE1_M64                    1
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9D_PHASE1_X64                    2
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9D_PHASE1_X128                   3

/* SEC_VF :: CH2_TAP8_9 :: TAP9D_PHASE0 [29:28] */
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9D_PHASE0_MASK                   0x30000000
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9D_PHASE0_SHIFT                  28
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9D_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9D_PHASE0_M64                    1
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9D_PHASE0_X64                    2
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9D_PHASE0_X128                   3

/* SEC_VF :: CH2_TAP8_9 :: TAP9C_PHASE1 [27:26] */
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9C_PHASE1_MASK                   0x0c000000
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9C_PHASE1_SHIFT                  26
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9C_PHASE1_X32                    3

/* SEC_VF :: CH2_TAP8_9 :: TAP9C_PHASE0 [25:24] */
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9C_PHASE0_MASK                   0x03000000
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9C_PHASE0_SHIFT                  24
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9C_PHASE0_X32                    3

/* SEC_VF :: CH2_TAP8_9 :: TAP9B_PHASE1 [23:22] */
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9B_PHASE1_MASK                   0x00c00000
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9B_PHASE1_SHIFT                  22
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9B_PHASE1_X8                     3

/* SEC_VF :: CH2_TAP8_9 :: TAP9B_PHASE0 [21:20] */
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9B_PHASE0_MASK                   0x00300000
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9B_PHASE0_SHIFT                  20
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9B_PHASE0_X8                     3

/* SEC_VF :: CH2_TAP8_9 :: TAP9A_PHASE1 [19:18] */
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9A_PHASE1_MASK                   0x000c0000
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9A_PHASE1_SHIFT                  18
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9A_PHASE1_X2                     3

/* SEC_VF :: CH2_TAP8_9 :: TAP9A_PHASE0 [17:16] */
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9A_PHASE0_MASK                   0x00030000
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9A_PHASE0_SHIFT                  16
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH2_TAP8_9_TAP9A_PHASE0_X2                     3

/* SEC_VF :: CH2_TAP8_9 :: TAP8D_PHASE1 [15:14] */
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8D_PHASE1_MASK                   0x0000c000
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8D_PHASE1_SHIFT                  14
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8D_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8D_PHASE1_M64                    1
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8D_PHASE1_X64                    2
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8D_PHASE1_X128                   3

/* SEC_VF :: CH2_TAP8_9 :: TAP8D_PHASE0 [13:12] */
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8D_PHASE0_MASK                   0x00003000
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8D_PHASE0_SHIFT                  12
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8D_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8D_PHASE0_M64                    1
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8D_PHASE0_X64                    2
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8D_PHASE0_X128                   3

/* SEC_VF :: CH2_TAP8_9 :: TAP8C_PHASE1 [11:10] */
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8C_PHASE1_MASK                   0x00000c00
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8C_PHASE1_SHIFT                  10
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8C_PHASE1_X32                    3

/* SEC_VF :: CH2_TAP8_9 :: TAP8C_PHASE0 [09:08] */
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8C_PHASE0_MASK                   0x00000300
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8C_PHASE0_SHIFT                  8
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8C_PHASE0_X32                    3

/* SEC_VF :: CH2_TAP8_9 :: TAP8B_PHASE1 [07:06] */
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8B_PHASE1_MASK                   0x000000c0
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8B_PHASE1_SHIFT                  6
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8B_PHASE1_X8                     3

/* SEC_VF :: CH2_TAP8_9 :: TAP8B_PHASE0 [05:04] */
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8B_PHASE0_MASK                   0x00000030
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8B_PHASE0_SHIFT                  4
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8B_PHASE0_X8                     3

/* SEC_VF :: CH2_TAP8_9 :: TAP8A_PHASE1 [03:02] */
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8A_PHASE1_MASK                   0x0000000c
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8A_PHASE1_SHIFT                  2
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8A_PHASE1_X2                     3

/* SEC_VF :: CH2_TAP8_9 :: TAP8A_PHASE0 [01:00] */
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8A_PHASE0_MASK                   0x00000003
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8A_PHASE0_SHIFT                  0
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH2_TAP8_9_TAP8A_PHASE0_X2                     3

/***************************************************************************
 *CH2_TAP10 - Channel 2 band-limiting filter (taps 10)
 ***************************************************************************/
/* SEC_VF :: CH2_TAP10 :: reserved0 [31:20] */
#define BCHP_SEC_VF_CH2_TAP10_reserved0_MASK                       0xfff00000
#define BCHP_SEC_VF_CH2_TAP10_reserved0_SHIFT                      20

/* SEC_VF :: CH2_TAP10 :: TAP10E_PHASE1 [19:18] */
#define BCHP_SEC_VF_CH2_TAP10_TAP10E_PHASE1_MASK                   0x000c0000
#define BCHP_SEC_VF_CH2_TAP10_TAP10E_PHASE1_SHIFT                  18
#define BCHP_SEC_VF_CH2_TAP10_TAP10E_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP10_TAP10E_PHASE1_M256                   1
#define BCHP_SEC_VF_CH2_TAP10_TAP10E_PHASE1_X256                   2
#define BCHP_SEC_VF_CH2_TAP10_TAP10E_PHASE1_X512                   3

/* SEC_VF :: CH2_TAP10 :: TAP10E_PHASE0 [17:16] */
#define BCHP_SEC_VF_CH2_TAP10_TAP10E_PHASE0_MASK                   0x00030000
#define BCHP_SEC_VF_CH2_TAP10_TAP10E_PHASE0_SHIFT                  16
#define BCHP_SEC_VF_CH2_TAP10_TAP10E_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP10_TAP10E_PHASE0_M256                   1
#define BCHP_SEC_VF_CH2_TAP10_TAP10E_PHASE0_X256                   2
#define BCHP_SEC_VF_CH2_TAP10_TAP10E_PHASE0_X512                   3

/* SEC_VF :: CH2_TAP10 :: TAP10D_PHASE1 [15:14] */
#define BCHP_SEC_VF_CH2_TAP10_TAP10D_PHASE1_MASK                   0x0000c000
#define BCHP_SEC_VF_CH2_TAP10_TAP10D_PHASE1_SHIFT                  14
#define BCHP_SEC_VF_CH2_TAP10_TAP10D_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP10_TAP10D_PHASE1_M64                    1
#define BCHP_SEC_VF_CH2_TAP10_TAP10D_PHASE1_X64                    2
#define BCHP_SEC_VF_CH2_TAP10_TAP10D_PHASE1_X128                   3

/* SEC_VF :: CH2_TAP10 :: TAP10D_PHASE0 [13:12] */
#define BCHP_SEC_VF_CH2_TAP10_TAP10D_PHASE0_MASK                   0x00003000
#define BCHP_SEC_VF_CH2_TAP10_TAP10D_PHASE0_SHIFT                  12
#define BCHP_SEC_VF_CH2_TAP10_TAP10D_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP10_TAP10D_PHASE0_M64                    1
#define BCHP_SEC_VF_CH2_TAP10_TAP10D_PHASE0_X64                    2
#define BCHP_SEC_VF_CH2_TAP10_TAP10D_PHASE0_X128                   3

/* SEC_VF :: CH2_TAP10 :: TAP10C_PHASE1 [11:10] */
#define BCHP_SEC_VF_CH2_TAP10_TAP10C_PHASE1_MASK                   0x00000c00
#define BCHP_SEC_VF_CH2_TAP10_TAP10C_PHASE1_SHIFT                  10
#define BCHP_SEC_VF_CH2_TAP10_TAP10C_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP10_TAP10C_PHASE1_M16                    1
#define BCHP_SEC_VF_CH2_TAP10_TAP10C_PHASE1_X16                    2
#define BCHP_SEC_VF_CH2_TAP10_TAP10C_PHASE1_X32                    3

/* SEC_VF :: CH2_TAP10 :: TAP10C_PHASE0 [09:08] */
#define BCHP_SEC_VF_CH2_TAP10_TAP10C_PHASE0_MASK                   0x00000300
#define BCHP_SEC_VF_CH2_TAP10_TAP10C_PHASE0_SHIFT                  8
#define BCHP_SEC_VF_CH2_TAP10_TAP10C_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP10_TAP10C_PHASE0_M16                    1
#define BCHP_SEC_VF_CH2_TAP10_TAP10C_PHASE0_X16                    2
#define BCHP_SEC_VF_CH2_TAP10_TAP10C_PHASE0_X32                    3

/* SEC_VF :: CH2_TAP10 :: TAP10B_PHASE1 [07:06] */
#define BCHP_SEC_VF_CH2_TAP10_TAP10B_PHASE1_MASK                   0x000000c0
#define BCHP_SEC_VF_CH2_TAP10_TAP10B_PHASE1_SHIFT                  6
#define BCHP_SEC_VF_CH2_TAP10_TAP10B_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP10_TAP10B_PHASE1_M4                     1
#define BCHP_SEC_VF_CH2_TAP10_TAP10B_PHASE1_X4                     2
#define BCHP_SEC_VF_CH2_TAP10_TAP10B_PHASE1_X8                     3

/* SEC_VF :: CH2_TAP10 :: TAP10B_PHASE0 [05:04] */
#define BCHP_SEC_VF_CH2_TAP10_TAP10B_PHASE0_MASK                   0x00000030
#define BCHP_SEC_VF_CH2_TAP10_TAP10B_PHASE0_SHIFT                  4
#define BCHP_SEC_VF_CH2_TAP10_TAP10B_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP10_TAP10B_PHASE0_M4                     1
#define BCHP_SEC_VF_CH2_TAP10_TAP10B_PHASE0_X4                     2
#define BCHP_SEC_VF_CH2_TAP10_TAP10B_PHASE0_X8                     3

/* SEC_VF :: CH2_TAP10 :: TAP10A_PHASE1 [03:02] */
#define BCHP_SEC_VF_CH2_TAP10_TAP10A_PHASE1_MASK                   0x0000000c
#define BCHP_SEC_VF_CH2_TAP10_TAP10A_PHASE1_SHIFT                  2
#define BCHP_SEC_VF_CH2_TAP10_TAP10A_PHASE1_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP10_TAP10A_PHASE1_M1                     1
#define BCHP_SEC_VF_CH2_TAP10_TAP10A_PHASE1_X1                     2
#define BCHP_SEC_VF_CH2_TAP10_TAP10A_PHASE1_X2                     3

/* SEC_VF :: CH2_TAP10 :: TAP10A_PHASE0 [01:00] */
#define BCHP_SEC_VF_CH2_TAP10_TAP10A_PHASE0_MASK                   0x00000003
#define BCHP_SEC_VF_CH2_TAP10_TAP10A_PHASE0_SHIFT                  0
#define BCHP_SEC_VF_CH2_TAP10_TAP10A_PHASE0_ZERO                   0
#define BCHP_SEC_VF_CH2_TAP10_TAP10A_PHASE0_M1                     1
#define BCHP_SEC_VF_CH2_TAP10_TAP10A_PHASE0_X1                     2
#define BCHP_SEC_VF_CH2_TAP10_TAP10A_PHASE0_X2                     3

/***************************************************************************
 *BVB_STATUS - VEC's BVB Status Register
 ***************************************************************************/
/* SEC_VF :: BVB_STATUS :: reserved0 [31:09] */
#define BCHP_SEC_VF_BVB_STATUS_reserved0_MASK                      0xfffffe00
#define BCHP_SEC_VF_BVB_STATUS_reserved0_SHIFT                     9

/* SEC_VF :: BVB_STATUS :: LATE_BF_SOURCE [08:08] */
#define BCHP_SEC_VF_BVB_STATUS_LATE_BF_SOURCE_MASK                 0x00000100
#define BCHP_SEC_VF_BVB_STATUS_LATE_BF_SOURCE_SHIFT                8

/* SEC_VF :: BVB_STATUS :: LONG_BF_SOURCE [07:07] */
#define BCHP_SEC_VF_BVB_STATUS_LONG_BF_SOURCE_MASK                 0x00000080
#define BCHP_SEC_VF_BVB_STATUS_LONG_BF_SOURCE_SHIFT                7

/* SEC_VF :: BVB_STATUS :: SHORT_BF_SOURCE [06:06] */
#define BCHP_SEC_VF_BVB_STATUS_SHORT_BF_SOURCE_MASK                0x00000040
#define BCHP_SEC_VF_BVB_STATUS_SHORT_BF_SOURCE_SHIFT               6

/* SEC_VF :: BVB_STATUS :: LATE_TF_SOURCE [05:05] */
#define BCHP_SEC_VF_BVB_STATUS_LATE_TF_SOURCE_MASK                 0x00000020
#define BCHP_SEC_VF_BVB_STATUS_LATE_TF_SOURCE_SHIFT                5

/* SEC_VF :: BVB_STATUS :: LONG_TF_SOURCE [04:04] */
#define BCHP_SEC_VF_BVB_STATUS_LONG_TF_SOURCE_MASK                 0x00000010
#define BCHP_SEC_VF_BVB_STATUS_LONG_TF_SOURCE_SHIFT                4

/* SEC_VF :: BVB_STATUS :: SHORT_TF_SOURCE [03:03] */
#define BCHP_SEC_VF_BVB_STATUS_SHORT_TF_SOURCE_MASK                0x00000008
#define BCHP_SEC_VF_BVB_STATUS_SHORT_TF_SOURCE_SHIFT               3

/* SEC_VF :: BVB_STATUS :: LATE_LINE [02:02] */
#define BCHP_SEC_VF_BVB_STATUS_LATE_LINE_MASK                      0x00000004
#define BCHP_SEC_VF_BVB_STATUS_LATE_LINE_SHIFT                     2

/* SEC_VF :: BVB_STATUS :: LONG_LINE [01:01] */
#define BCHP_SEC_VF_BVB_STATUS_LONG_LINE_MASK                      0x00000002
#define BCHP_SEC_VF_BVB_STATUS_LONG_LINE_SHIFT                     1

/* SEC_VF :: BVB_STATUS :: SHORT_LINE [00:00] */
#define BCHP_SEC_VF_BVB_STATUS_SHORT_LINE_MASK                     0x00000001
#define BCHP_SEC_VF_BVB_STATUS_SHORT_LINE_SHIFT                    0

/***************************************************************************
 *SHAPER - VEC's Shaper Register
 ***************************************************************************/
/* SEC_VF :: SHAPER :: reserved0 [31:13] */
#define BCHP_SEC_VF_SHAPER_reserved0_MASK                          0xffffe000
#define BCHP_SEC_VF_SHAPER_reserved0_SHIFT                         13

/* SEC_VF :: SHAPER :: SAV_REPLICATE [12:09] */
#define BCHP_SEC_VF_SHAPER_SAV_REPLICATE_MASK                      0x00001e00
#define BCHP_SEC_VF_SHAPER_SAV_REPLICATE_SHIFT                     9

/* SEC_VF :: SHAPER :: EAV_PREDICT [08:05] */
#define BCHP_SEC_VF_SHAPER_EAV_PREDICT_MASK                        0x000001e0
#define BCHP_SEC_VF_SHAPER_EAV_PREDICT_SHIFT                       5

/* SEC_VF :: SHAPER :: THRESHOLD [04:01] */
#define BCHP_SEC_VF_SHAPER_THRESHOLD_MASK                          0x0000001e
#define BCHP_SEC_VF_SHAPER_THRESHOLD_SHIFT                         1

/* SEC_VF :: SHAPER :: CONTROL [00:00] */
#define BCHP_SEC_VF_SHAPER_CONTROL_MASK                            0x00000001
#define BCHP_SEC_VF_SHAPER_CONTROL_SHIFT                           0
#define BCHP_SEC_VF_SHAPER_CONTROL_DISABLE                         0
#define BCHP_SEC_VF_SHAPER_CONTROL_ENABLE                          1

/***************************************************************************
 *HSYNC_AMP - VEC's Hsync Amplitude Register
 ***************************************************************************/
/* SEC_VF :: HSYNC_AMP :: reserved0 [31:22] */
#define BCHP_SEC_VF_HSYNC_AMP_reserved0_MASK                       0xffc00000
#define BCHP_SEC_VF_HSYNC_AMP_reserved0_SHIFT                      22

/* SEC_VF :: HSYNC_AMP :: MAX_LEVEL [21:11] */
#define BCHP_SEC_VF_HSYNC_AMP_MAX_LEVEL_MASK                       0x003ff800
#define BCHP_SEC_VF_HSYNC_AMP_MAX_LEVEL_SHIFT                      11

/* SEC_VF :: HSYNC_AMP :: MIN_LEVEL [10:00] */
#define BCHP_SEC_VF_HSYNC_AMP_MIN_LEVEL_MASK                       0x000007ff
#define BCHP_SEC_VF_HSYNC_AMP_MIN_LEVEL_SHIFT                      0

/***************************************************************************
 *VIDEOBUS_SA_CONFIG - VIDEO-BUS SA CONFIGURATION REGISTER
 ***************************************************************************/
/* SEC_VF :: VIDEOBUS_SA_CONFIG :: reserved0 [31:11] */
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_reserved0_MASK              0xfffff800
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_reserved0_SHIFT             11

/* SEC_VF :: VIDEOBUS_SA_CONFIG :: EDGE_SELECT [10:09] */
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_EDGE_SELECT_MASK            0x00000600
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_EDGE_SELECT_SHIFT           9
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_EDGE_SELECT_RISE_EDGE       0
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_EDGE_SELECT_FALL_EDGE       1
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_EDGE_SELECT_BOTH_EDGES      2
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_EDGE_SELECT_NOT_DEFINED     3

/* SEC_VF :: VIDEOBUS_SA_CONFIG :: SA_CH0_EN [08:08] */
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH0_EN_MASK              0x00000100
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH0_EN_SHIFT             8
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH0_EN_ON                1
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH0_EN_OFF               0

/* SEC_VF :: VIDEOBUS_SA_CONFIG :: SA_CH1_EN [07:07] */
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH1_EN_MASK              0x00000080
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH1_EN_SHIFT             7
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH1_EN_ON                1
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH1_EN_OFF               0

/* SEC_VF :: VIDEOBUS_SA_CONFIG :: SA_CH2_EN [06:06] */
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH2_EN_MASK              0x00000040
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH2_EN_SHIFT             6
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH2_EN_ON                1
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH2_EN_OFF               0

/* SEC_VF :: VIDEOBUS_SA_CONFIG :: SA_CH0_CLEAR [05:05] */
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH0_CLEAR_MASK           0x00000020
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH0_CLEAR_SHIFT          5
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH0_CLEAR_ON             1
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH0_CLEAR_OFF            0

/* SEC_VF :: VIDEOBUS_SA_CONFIG :: SA_CH1_CLEAR [04:04] */
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH1_CLEAR_MASK           0x00000010
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH1_CLEAR_SHIFT          4
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH1_CLEAR_ON             1
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH1_CLEAR_OFF            0

/* SEC_VF :: VIDEOBUS_SA_CONFIG :: SA_CH2_CLEAR [03:03] */
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH2_CLEAR_MASK           0x00000008
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH2_CLEAR_SHIFT          3
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH2_CLEAR_ON             1
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_CH2_CLEAR_OFF            0

/* SEC_VF :: VIDEOBUS_SA_CONFIG :: SA_PROBE_RATE [02:00] */
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_PROBE_RATE_MASK          0x00000007
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_PROBE_RATE_SHIFT         0
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_PROBE_RATE_ZERO          0
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_PROBE_RATE_PER_WINDOW    1
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_PROBE_RATE_PER_2WINDOWS  2
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_PROBE_RATE_PER_3WINDOWS  3
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_PROBE_RATE_PER_4WINDOWS  4
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_PROBE_RATE_PER_5WINDOWS  5
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_PROBE_RATE_PER_6WINDOWS  6
#define BCHP_SEC_VF_VIDEOBUS_SA_CONFIG_SA_PROBE_RATE_PER_7WINDOWS  7

/***************************************************************************
 *VIDEOBUS_SA_CH0_STATUS - VIDEO-BUS CHANNEL0 SA  STATUS REGISTER
 ***************************************************************************/
/* SEC_VF :: VIDEOBUS_SA_CH0_STATUS :: STATUS [31:00] */
#define BCHP_SEC_VF_VIDEOBUS_SA_CH0_STATUS_STATUS_MASK             0xffffffff
#define BCHP_SEC_VF_VIDEOBUS_SA_CH0_STATUS_STATUS_SHIFT            0

/***************************************************************************
 *VIDEOBUS_SA_CH1_STATUS - VIDEO-BUS CHANNEL1 SA  STATUS REGISTER
 ***************************************************************************/
/* SEC_VF :: VIDEOBUS_SA_CH1_STATUS :: STATUS [31:00] */
#define BCHP_SEC_VF_VIDEOBUS_SA_CH1_STATUS_STATUS_MASK             0xffffffff
#define BCHP_SEC_VF_VIDEOBUS_SA_CH1_STATUS_STATUS_SHIFT            0

/***************************************************************************
 *VIDEOBUS_SA_CH2_STATUS - VIDEO-BUS CHANNEL2 SA  STATUS REGISTER
 ***************************************************************************/
/* SEC_VF :: VIDEOBUS_SA_CH2_STATUS :: STATUS [31:00] */
#define BCHP_SEC_VF_VIDEOBUS_SA_CH2_STATUS_STATUS_MASK             0xffffffff
#define BCHP_SEC_VF_VIDEOBUS_SA_CH2_STATUS_STATUS_SHIFT            0

/***************************************************************************
 *CONTROLBUS_SA_CONFIG - CONTROL-BUS SA CONFIGURATION REGISTER
 ***************************************************************************/
/* SEC_VF :: CONTROLBUS_SA_CONFIG :: reserved0 [31:07] */
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_reserved0_MASK            0xffffff80
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_reserved0_SHIFT           7

/* SEC_VF :: CONTROLBUS_SA_CONFIG :: EDGE_SELECT [06:05] */
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_EDGE_SELECT_MASK          0x00000060
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_EDGE_SELECT_SHIFT         5
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_EDGE_SELECT_RISE_EDGE     0
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_EDGE_SELECT_FALL_EDGE     1
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_EDGE_SELECT_BOTH_EDGES    2
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_EDGE_SELECT_NOT_DEFINED   3

/* SEC_VF :: CONTROLBUS_SA_CONFIG :: SA_EN [04:04] */
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_SA_EN_MASK                0x00000010
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_SA_EN_SHIFT               4
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_SA_EN_ON                  1
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_SA_EN_OFF                 0

/* SEC_VF :: CONTROLBUS_SA_CONFIG :: SA_CLEAR [03:03] */
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_SA_CLEAR_MASK             0x00000008
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_SA_CLEAR_SHIFT            3
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_SA_CLEAR_ON               1
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_SA_CLEAR_OFF              0

/* SEC_VF :: CONTROLBUS_SA_CONFIG :: SA_PROBE_RATE [02:00] */
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_SA_PROBE_RATE_MASK        0x00000007
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_SA_PROBE_RATE_SHIFT       0
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_SA_PROBE_RATE_ZERO        0
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_SA_PROBE_RATE_PER_WINDOW  1
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_SA_PROBE_RATE_PER_2WINDOWS 2
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_SA_PROBE_RATE_PER_3WINDOWS 3
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_SA_PROBE_RATE_PER_4WINDOWS 4
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_SA_PROBE_RATE_PER_5WINDOWS 5
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_SA_PROBE_RATE_PER_6WINDOWS 6
#define BCHP_SEC_VF_CONTROLBUS_SA_CONFIG_SA_PROBE_RATE_PER_7WINDOWS 7

/***************************************************************************
 *CONTROLBUS_SA_STATUS - CONTROL-BUS SA STATUS REGISTER
 ***************************************************************************/
/* SEC_VF :: CONTROLBUS_SA_STATUS :: SA_DATA [31:00] */
#define BCHP_SEC_VF_CONTROLBUS_SA_STATUS_SA_DATA_MASK              0xffffffff
#define BCHP_SEC_VF_CONTROLBUS_SA_STATUS_SA_DATA_SHIFT             0

#endif /* #ifndef BCHP_SEC_VF_H__ */

/* End of File */
