

================================================================
== Vivado HLS Report for 'Loop_l_PE_1_0_k3_pro'
================================================================
* Date:           Tue Aug 29 13:18:27 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.336 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       85|       85| 0.850 us | 0.850 us |   85|   85|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_PE_1_0_k3  |       83|       83|         9|          5|          1|    16|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     38|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    122|    -|
|Register         |        -|      -|     118|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     466|    871|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |systolic_array_fabkb_U25  |systolic_array_fabkb  |        0|      2|  205|  390|    0|
    |systolic_array_fmcud_U26  |systolic_array_fmcud  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  348|  711|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |k3_fu_120_p2                      |     +    |      0|  0|  15|           5|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln104_fu_114_p2              |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  38|          16|          14|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |A_fifo_1_0_V_blk_n            |   9|          2|    1|          2|
    |A_fifo_1_1_V_blk_n            |   9|          2|    1|          2|
    |B_fifo_0_1_V_blk_n            |   9|          2|    1|          2|
    |B_fifo_0_2_V_blk_n            |   9|          2|    1|          2|
    |ap_NS_fsm                     |  41|          8|    1|          8|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_k3_0_phi_fu_95_p4  |   9|          2|    5|         10|
    |k3_0_reg_91                   |   9|          2|    5|         10|
    |v2_1_0_o                      |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 122|         26|   49|        104|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |icmp_ln104_reg_126                |   1|   0|    1|          0|
    |icmp_ln104_reg_126_pp0_iter1_reg  |   1|   0|    1|          0|
    |k3_0_reg_91                       |   5|   0|    5|          0|
    |k3_reg_130                        |   5|   0|    5|          0|
    |tmp_6_reg_141                     |  32|   0|   32|          0|
    |tmp_reg_135                       |  32|   0|   32|          0|
    |v51_reg_147                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 118|   0|  118|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | Loop_l_PE_1_0_k3_pro | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | Loop_l_PE_1_0_k3_pro | return value |
|ap_start              |  in |    1| ap_ctrl_hs | Loop_l_PE_1_0_k3_pro | return value |
|ap_done               | out |    1| ap_ctrl_hs | Loop_l_PE_1_0_k3_pro | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | Loop_l_PE_1_0_k3_pro | return value |
|ap_idle               | out |    1| ap_ctrl_hs | Loop_l_PE_1_0_k3_pro | return value |
|ap_ready              | out |    1| ap_ctrl_hs | Loop_l_PE_1_0_k3_pro | return value |
|A_fifo_1_0_V_dout     |  in |   32|   ap_fifo  |     A_fifo_1_0_V     |    pointer   |
|A_fifo_1_0_V_empty_n  |  in |    1|   ap_fifo  |     A_fifo_1_0_V     |    pointer   |
|A_fifo_1_0_V_read     | out |    1|   ap_fifo  |     A_fifo_1_0_V     |    pointer   |
|B_fifo_0_1_V_dout     |  in |   32|   ap_fifo  |     B_fifo_0_1_V     |    pointer   |
|B_fifo_0_1_V_empty_n  |  in |    1|   ap_fifo  |     B_fifo_0_1_V     |    pointer   |
|B_fifo_0_1_V_read     | out |    1|   ap_fifo  |     B_fifo_0_1_V     |    pointer   |
|v2_1_0_i              |  in |   32|   ap_ovld  |        v2_1_0        |    pointer   |
|v2_1_0_o              | out |   32|   ap_ovld  |        v2_1_0        |    pointer   |
|v2_1_0_o_ap_vld       | out |    1|   ap_ovld  |        v2_1_0        |    pointer   |
|A_fifo_1_1_V_din      | out |   32|   ap_fifo  |     A_fifo_1_1_V     |    pointer   |
|A_fifo_1_1_V_full_n   |  in |    1|   ap_fifo  |     A_fifo_1_1_V     |    pointer   |
|A_fifo_1_1_V_write    | out |    1|   ap_fifo  |     A_fifo_1_1_V     |    pointer   |
|B_fifo_0_2_V_din      | out |   32|   ap_fifo  |     B_fifo_0_2_V     |    pointer   |
|B_fifo_0_2_V_full_n   |  in |    1|   ap_fifo  |     B_fifo_0_2_V     |    pointer   |
|B_fifo_0_2_V_write    | out |    1|   ap_fifo  |     B_fifo_0_2_V     |    pointer   |
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 5, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 11 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_0_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_0_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_1_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_1_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader81"   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 9.33>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%k3_0 = phi i5 [ %k3, %l_PE_1_0_k3 ], [ 0, %newFuncRoot ]"   --->   Operation 17 'phi' 'k3_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.36ns)   --->   "%icmp_ln104 = icmp eq i5 %k3_0, -16" [kernel.cpp:104]   --->   Operation 18 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 19 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.78ns)   --->   "%k3 = add i5 %k3_0, 1" [kernel.cpp:104]   --->   Operation 20 'add' 'k3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln104, label %.preheader80.exitStub, label %l_PE_1_0_k3" [kernel.cpp:104]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.63ns)   --->   "%tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_1_0_V)" [kernel.cpp:106]   --->   Operation 22 'read' 'tmp' <Predicate = (!icmp_ln104)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (3.63ns)   --->   "%tmp_6 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_0_1_V)" [kernel.cpp:108]   --->   Operation 23 'read' 'tmp_6' <Predicate = (!icmp_ln104)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 24 [4/4] (5.70ns)   --->   "%v51 = fmul float %tmp, %tmp_6" [kernel.cpp:112]   --->   Operation 24 'fmul' 'v51' <Predicate = (!icmp_ln104)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 25 [3/4] (5.70ns)   --->   "%v51 = fmul float %tmp, %tmp_6" [kernel.cpp:112]   --->   Operation 25 'fmul' 'v51' <Predicate = (!icmp_ln104)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %A_fifo_1_1_V, float %tmp)" [kernel.cpp:117]   --->   Operation 26 'write' <Predicate = (!icmp_ln104)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 27 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %B_fifo_0_2_V, float %tmp_6)" [kernel.cpp:119]   --->   Operation 27 'write' <Predicate = (!icmp_ln104)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 28 [2/4] (5.70ns)   --->   "%v51 = fmul float %tmp, %tmp_6" [kernel.cpp:112]   --->   Operation 28 'fmul' 'v51' <Predicate = (!icmp_ln104)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 29 [1/4] (5.70ns)   --->   "%v51 = fmul float %tmp, %tmp_6" [kernel.cpp:112]   --->   Operation 29 'fmul' 'v51' <Predicate = (!icmp_ln104)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%v52 = call float @_ssdm_op_Read.ap_auto.floatP(float* %v2_1_0)" [kernel.cpp:113]   --->   Operation 30 'read' 'v52' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_6 : Operation 31 [5/5] (7.25ns)   --->   "%v53 = fadd float %v52, %v51" [kernel.cpp:114]   --->   Operation 31 'fadd' 'v53' <Predicate = (!icmp_ln104)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 32 [4/5] (7.25ns)   --->   "%v53 = fadd float %v52, %v51" [kernel.cpp:114]   --->   Operation 32 'fadd' 'v53' <Predicate = (!icmp_ln104)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 33 [3/5] (7.25ns)   --->   "%v53 = fadd float %v52, %v51" [kernel.cpp:114]   --->   Operation 33 'fadd' 'v53' <Predicate = (!icmp_ln104)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 34 [2/5] (7.25ns)   --->   "%v53 = fadd float %v52, %v51" [kernel.cpp:114]   --->   Operation 34 'fadd' 'v53' <Predicate = (!icmp_ln104)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind" [kernel.cpp:104]   --->   Operation 35 'specloopname' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind" [kernel.cpp:104]   --->   Operation 36 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [kernel.cpp:105]   --->   Operation 37 'specpipeline' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_10 : Operation 38 [1/5] (7.25ns)   --->   "%v53 = fadd float %v52, %v51" [kernel.cpp:114]   --->   Operation 38 'fadd' 'v53' <Predicate = (!icmp_ln104)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %v2_1_0, float %v53)" [kernel.cpp:115]   --->   Operation 39 'write' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_s) nounwind" [kernel.cpp:120]   --->   Operation 40 'specregionend' 'empty_46' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "br label %.preheader81" [kernel.cpp:104]   --->   Operation 41 'br' <Predicate = (!icmp_ln104)> <Delay = 0.00>

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 42 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_fifo_1_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_0_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v2_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ A_fifo_1_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_0_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty              (specinterface    ) [ 000000000000]
empty_42           (specinterface    ) [ 000000000000]
empty_43           (specinterface    ) [ 000000000000]
empty_44           (specinterface    ) [ 000000000000]
br_ln0             (br               ) [ 011111111110]
k3_0               (phi              ) [ 001000000000]
icmp_ln104         (icmp             ) [ 001111111110]
empty_45           (speclooptripcount) [ 000000000000]
k3                 (add              ) [ 011111111110]
br_ln104           (br               ) [ 000000000000]
tmp                (read             ) [ 000111000000]
tmp_6              (read             ) [ 000111000000]
write_ln117        (write            ) [ 000000000000]
write_ln119        (write            ) [ 000000000000]
v51                (fmul             ) [ 001111111110]
v52                (read             ) [ 001111011110]
specloopname_ln104 (specloopname     ) [ 000000000000]
tmp_s              (specregionbegin  ) [ 000000000000]
specpipeline_ln105 (specpipeline     ) [ 000000000000]
v53                (fadd             ) [ 000000000000]
write_ln115        (write            ) [ 000000000000]
empty_46           (specregionend    ) [ 000000000000]
br_ln104           (br               ) [ 011111111110]
ret_ln0            (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_fifo_1_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_fifo_0_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_0_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v2_1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v2_1_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_fifo_1_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_fifo_0_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_0_2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.floatP"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_6_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln117_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="1"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln117/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="write_ln119_write_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="0" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="0" index="2" bw="32" slack="1"/>
<pin id="75" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="v52_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v52/6 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln115_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln115/10 "/>
</bind>
</comp>

<comp id="91" class="1005" name="k3_0_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="1"/>
<pin id="93" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k3_0 (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="k3_0_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="5" slack="0"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="1" slack="1"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k3_0/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="1"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v53/6 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v51/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln104_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="5" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="k3_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k3/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="icmp_ln104_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="130" class="1005" name="k3_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k3 "/>
</bind>
</comp>

<comp id="135" class="1005" name="tmp_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="141" class="1005" name="tmp_6_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="147" class="1005" name="v51_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v51 "/>
</bind>
</comp>

<comp id="152" class="1005" name="v52_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v52 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="32" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="32" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="34" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="48" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="106"><net_src comp="102" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="107"><net_src comp="78" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="52" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="58" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="95" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="95" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="114" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="120" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="138"><net_src comp="52" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="144"><net_src comp="58" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="150"><net_src comp="108" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="155"><net_src comp="78" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="102" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v2_1_0 | {10 }
	Port: A_fifo_1_1_V | {3 }
	Port: B_fifo_0_2_V | {3 }
 - Input state : 
	Port: Loop_l_PE_1_0_k3_pro : A_fifo_1_0_V | {2 }
	Port: Loop_l_PE_1_0_k3_pro : B_fifo_0_1_V | {2 }
	Port: Loop_l_PE_1_0_k3_pro : v2_1_0 | {6 }
  - Chain level:
	State 1
	State 2
		icmp_ln104 : 1
		k3 : 1
		br_ln104 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		write_ln115 : 1
		empty_46 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_102       |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_108       |    3    |   143   |   321   |
|----------|-------------------------|---------|---------|---------|
|    add   |        k3_fu_120        |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln104_fu_114    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_read_fu_52     |    0    |    0    |    0    |
|   read   |     tmp_6_read_fu_58    |    0    |    0    |    0    |
|          |      v52_read_fu_78     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln117_write_fu_64 |    0    |    0    |    0    |
|   write  | write_ln119_write_fu_71 |    0    |    0    |    0    |
|          | write_ln115_write_fu_84 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    5    |   348   |   737   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|icmp_ln104_reg_126|    1   |
|    k3_0_reg_91   |    5   |
|    k3_reg_130    |    5   |
|   tmp_6_reg_141  |   32   |
|    tmp_reg_135   |   32   |
|    v51_reg_147   |   32   |
|    v52_reg_152   |   32   |
+------------------+--------+
|       Total      |   139  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_102 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_108 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_108 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   192  ||  5.307  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   737  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   139  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    5   |   487  |   764  |
+-----------+--------+--------+--------+--------+
