# Vivado project System Verilog syntaxis
Vivado project:
![adder_tree_csa](https://github.com/SalamatinVV/Vivado/tree/main/adder_tree_csa)
![adder_tree_bin](https://github.com/SalamatinVV/Vivado/tree/main/adder_tree_bin)

