/* Generated by Yosys 0.7+377 (git sha1 68e2bdf, gcc 5.4.0-6ubuntu1~16.04.4 -O3 -DNDEBUG -fPIC -fno-builtin-malloc -fno-builtin-free -fno-builtin-realloc -fno-builtin-calloc -fno-builtin-cfree -fno-builtin-valloc -fno-builtin-pvalloc -fno-builtin-memalign -fno-builtin-posix_memalign) */

/* top =  1  */
/* src = "Blinky.v:1" */
module Blinky(clk, bank0, bank1, bank2, bank3);
  /* src = "Blinky.v:19" */
  wire [31:0] syn__00_;
  wire syn__01_;
  wire syn__02_;
  /* src = "Blinky.v:3" */
  output [7:0] bank0;
  /* src = "Blinky.v:4" */
  output [7:0] bank1;
  /* src = "Blinky.v:5" */
  output [7:0] bank2;
  /* src = "Blinky.v:6" */
  output [7:0] bank3;
  /* src = "Blinky.v:2" */
  input clk;
  /* src = "Blinky.v:9" */
  wire [31:0] counter;
  /* src = "Blinky.v:10" */
  wire [35:0] data;
  /* src = "prom.v:10" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" */
  wire [35:0] \mem.doutb ;
  rodina_lcell_comb syn__03_ (
    .combout(syn__00_[1]),
    .dataa(counter[1]),
    .datab(counter[0]),
    .datac(1'b1),
    .datad(1'b1)
  );
  defparam syn__03_.lut_mask = 16'b0110011001100110;
  defparam syn__03_.sum_lutc_input = "datac";
  rodina_lcell_comb syn__04_ (
    .combout(syn__00_[2]),
    .dataa(counter[1]),
    .datab(counter[0]),
    .datac(counter[2]),
    .datad(1'b1)
  );
  defparam syn__04_.lut_mask = 16'b0111100001111000;
  defparam syn__04_.sum_lutc_input = "datac";
  rodina_lcell_comb syn__05_ (
    .combout(syn__00_[3]),
    .dataa(counter[1]),
    .datab(counter[0]),
    .datac(counter[2]),
    .datad(counter[3])
  );
  defparam syn__05_.lut_mask = 16'b0111111110000000;
  defparam syn__05_.sum_lutc_input = "datac";
  rodina_lcell_comb syn__06_ (
    .combout(syn__00_[4]),
    .dataa(syn__01_),
    .datab(counter[4]),
    .datac(1'b1),
    .datad(1'b1)
  );
  defparam syn__06_.lut_mask = 16'b0110011001100110;
  defparam syn__06_.sum_lutc_input = "datac";
  rodina_lcell_comb syn__07_ (
    .combout(syn__01_),
    .dataa(counter[1]),
    .datab(counter[0]),
    .datac(counter[2]),
    .datad(counter[3])
  );
  defparam syn__07_.lut_mask = 16'b1000000000000000;
  defparam syn__07_.sum_lutc_input = "datac";
  rodina_lcell_comb syn__08_ (
    .combout(syn__00_[5]),
    .dataa(syn__01_),
    .datab(counter[4]),
    .datac(counter[5]),
    .datad(1'b1)
  );
  defparam syn__08_.lut_mask = 16'b0111100001111000;
  defparam syn__08_.sum_lutc_input = "datac";
  rodina_lcell_comb syn__09_ (
    .combout(syn__00_[6]),
    .dataa(syn__01_),
    .datab(counter[4]),
    .datac(counter[5]),
    .datad(counter[6])
  );
  defparam syn__09_.lut_mask = 16'b0111111110000000;
  defparam syn__09_.sum_lutc_input = "datac";
  /* keep = 1 */
  rodina_io_obuf syn__10_ (
    .i(data[0]),
    .o(bank0[0]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__11_ (
    .i(data[1]),
    .o(bank0[1]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__12_ (
    .i(data[2]),
    .o(bank0[2]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__13_ (
    .i(data[3]),
    .o(bank0[3]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__14_ (
    .i(data[4]),
    .o(bank0[4]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__15_ (
    .i(data[5]),
    .o(bank0[5]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__16_ (
    .i(data[6]),
    .o(bank0[6]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__17_ (
    .i(data[7]),
    .o(bank0[7]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__18_ (
    .i(data[8]),
    .o(bank1[0]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__19_ (
    .i(data[9]),
    .o(bank1[1]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__20_ (
    .i(data[10]),
    .o(bank1[2]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__21_ (
    .i(data[11]),
    .o(bank1[3]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__22_ (
    .i(data[12]),
    .o(bank1[4]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__23_ (
    .i(data[13]),
    .o(bank1[5]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__24_ (
    .i(data[14]),
    .o(bank1[6]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__25_ (
    .i(data[15]),
    .o(bank1[7]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__26_ (
    .i(data[16]),
    .o(bank2[0]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__27_ (
    .i(data[17]),
    .o(bank2[1]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__28_ (
    .i(data[18]),
    .o(bank2[2]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__29_ (
    .i(data[19]),
    .o(bank2[3]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__30_ (
    .i(data[20]),
    .o(bank2[4]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__31_ (
    .i(data[21]),
    .o(bank2[5]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__32_ (
    .i(data[22]),
    .o(bank2[6]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__33_ (
    .i(data[23]),
    .o(bank2[7]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__34_ (
    .i(data[24]),
    .o(bank3[0]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__35_ (
    .i(data[25]),
    .o(bank3[1]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__36_ (
    .i(data[26]),
    .o(bank3[2]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__37_ (
    .i(data[27]),
    .o(bank3[3]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__38_ (
    .i(data[28]),
    .o(bank3[4]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__39_ (
    .i(data[29]),
    .o(bank3[5]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__40_ (
    .i(data[30]),
    .o(bank3[6]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_obuf syn__41_ (
    .i(data[31]),
    .o(bank3[7]),
    .oe(1'b1)
  );
  /* keep = 1 */
  rodina_io_ibuf syn__42_ (
    .i(clk),
    .ibar(1'b0),
    .o(syn__02_)
  );
  /* src = "Blinky.v:19" */
  dffeas syn__43_ (
    .aload(1'b0),
    .asdata(1'b0),
    .clk(syn__02_),
    .clrn(1'b1),
    .d(syn__00_[0]),
    .ena(1'b1),
    .prn(1'b1),
    .q(counter[0]),
    .sclr(1'b0),
    .sload(1'b0)
  );
  defparam syn__43_.is_wysiwyg = "TRUE";
  /* src = "Blinky.v:19" */
  dffeas syn__44_ (
    .aload(1'b0),
    .asdata(1'b0),
    .clk(syn__02_),
    .clrn(1'b1),
    .d(syn__00_[1]),
    .ena(1'b1),
    .prn(1'b1),
    .q(counter[1]),
    .sclr(1'b0),
    .sload(1'b0)
  );
  defparam syn__44_.is_wysiwyg = "TRUE";
  /* src = "Blinky.v:19" */
  dffeas syn__45_ (
    .aload(1'b0),
    .asdata(1'b0),
    .clk(syn__02_),
    .clrn(1'b1),
    .d(syn__00_[2]),
    .ena(1'b1),
    .prn(1'b1),
    .q(counter[2]),
    .sclr(1'b0),
    .sload(1'b0)
  );
  defparam syn__45_.is_wysiwyg = "TRUE";
  /* src = "Blinky.v:19" */
  dffeas syn__46_ (
    .aload(1'b0),
    .asdata(1'b0),
    .clk(syn__02_),
    .clrn(1'b1),
    .d(syn__00_[3]),
    .ena(1'b1),
    .prn(1'b1),
    .q(counter[3]),
    .sclr(1'b0),
    .sload(1'b0)
  );
  defparam syn__46_.is_wysiwyg = "TRUE";
  /* src = "Blinky.v:19" */
  dffeas syn__47_ (
    .aload(1'b0),
    .asdata(1'b0),
    .clk(syn__02_),
    .clrn(1'b1),
    .d(syn__00_[4]),
    .ena(1'b1),
    .prn(1'b1),
    .q(counter[4]),
    .sclr(1'b0),
    .sload(1'b0)
  );
  defparam syn__47_.is_wysiwyg = "TRUE";
  /* src = "Blinky.v:19" */
  dffeas syn__48_ (
    .aload(1'b0),
    .asdata(1'b0),
    .clk(syn__02_),
    .clrn(1'b1),
    .d(syn__00_[5]),
    .ena(1'b1),
    .prn(1'b1),
    .q(counter[5]),
    .sclr(1'b0),
    .sload(1'b0)
  );
  defparam syn__48_.is_wysiwyg = "TRUE";
  /* src = "Blinky.v:19" */
  dffeas syn__49_ (
    .aload(1'b0),
    .asdata(1'b0),
    .clk(syn__02_),
    .clrn(1'b1),
    .d(syn__00_[6]),
    .ena(1'b1),
    .prn(1'b1),
    .q(counter[6]),
    .sclr(1'b0),
    .sload(1'b0)
  );
  defparam syn__49_.is_wysiwyg = "TRUE";
  assign syn__00_[0] = ~ counter[0];
  /* src = "Blinky.v:12" */
  alta_bram \mem.ram_inst  (
    .AddressA(counter[6:0]),
    .AddressB({ 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0 }),
    .AsyncReset0(1'b0),
    .AsyncReset1(1'b0),
    .Clk0(syn__02_),
    .Clk1(1'b0),
    .ClkEn0(1'b1),
    .ClkEn1(1'b1),
    .DataInA({ 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0 }),
    .DataOutA(data),
    .DataOutB(\mem.doutb ),
    .WeRenA(1'b0),
    .WeRenB(1'b0)
  );
  defparam \mem.ram_inst .CLKMODE = "read_write";
  defparam \mem.ram_inst .INIT_VAL = 4608'b111101110000101010000010010111001010011101001011001011011110100111101111000011010111011110101001011100111101000100110101000101111000010101111010110100101011011000001010110000011111011011010100011010001010100101111110010101111101110010000100001100000101111101011100010001000100110011000001101011010000100011111010100011001100100011101100100000111001101001010111110101101010010110001111000111110100100110010001011011101010001100000001010111000110100101110000011010011000110111100010001000010101101011000101110100010111011110011100110010101011011011111111111101111111011000110000010010010100100101010011100101000001000101010000111110100010011011011010001001000101010111011110101000000010100010001110111010010000000000111010110111110001000110101101001000011000011011101010010110001110000101101110011000011000011000010000111110011001110101100001010011010101111011001000000101011111011011011100111010110110101111000101111100101010100011001001100000100011101100101010000000110011000011000011001001011110111000010000001101011011111101100101010010010000001100100001110111010111101001101111011000010111001111111110001110000010000001001100100001101011010011110010110101110001111001000000101001001111010101010100101010101010010101110010101110101000111001001010100100110110010100101101101011011010001000101001101110110001111110111001010110011001001100001011001010111101101111100111100101010000101101101001001000110100001000011001111000100011001111000101101100001101100110010111001100101001010010001100010110111000000100000011000001011110011101110011010011111100001010010010011100000111011010000110100001111100001100101011001101101010100100011100011000110001101110110111001110000001011011111110011011101110010001011110000110110000110011001110011001111001010010100010110100110011000111111101110110000011110100011111100110110100100100010100010001000011001001001110000111100111111101101011011001100010001010101110011100010011100000111110100110000100001001111010001111100101111011100010101101000001000111110110011111000110001111101100111101110000001011001100001101100011000111111011010001001011111100000100011011100010000010001101100001010111110111000101010101101110011100010111001101010001111000011010011000001011111010000011110011111100101111001100010100001001110101011000111100010110110110000101010001001111101000000110000001001110111011100110011011111100110001100001000100000011010100001000010110011100110010010101110010000110100101001001001010000110101010000001101011011101111100111111101110001000111100101011111000011001000011011100111110111011010100110100001111110011010110101011110011110110100010010000111011111100111100100000011000111101011100010011011100110010010000110101011010100000101011010010001111101111010001001100110011101000100111111101001101100000001110001011111101011111111010011001100111011011010010011011001000001110110101110011001111000100110110111110010000100100011111010100110110000011101001101010110110100110011110001110010000001101010011100000111010100001001011000010100000110111111100011101011110111010101010111010001011111111001011001000110000000110101111010101101100010011111001000011100101010011011100010111010000011111101111000000100010110101101100110110011110000100110100111100000110000000001000001000101001101000110001010100100011110011001001111101001000011001101000111010100111100110110000010101110100000000011100100111101100101100110110000010101001100001011100100000000001011111101000101100001110010100110000101111010011111001010000000101110100111011010000101110010100101001011100010011011100010010110111111010011101110110001000000000100100001111011010011100111111010111110100110000100111011000100000101100110010001001001000011111101011111011000011100100101001001111100111110111100110101100011011010000010011101111101110010110111110001010101101011101110100011100000011010100110111100101101111000100001100100000010100011000110010110011110110101110001110010001110010010111011110100111001111100111000011011101101001011111100101101110110000010101011010111001011000001000110011111111110011011001100111011010111000110101111001011000110010001011111011100110110100111110100100011000101000000101111000111000011010110000011111001000111111000001110000011011010111000101010011010110110101010111100100001000101101110010101000110111100101101101101000100001100011110110111011110100101001001000111010000001111111011011101111011100101000001110011100100001111010011111001000010010000000110000000111000110111010111100010011001100010100011111110001101010010000011010100100010100111011101010000101000111011001010010010101000111001010100101110110011000100000000000100000000111010001111011111110000101000000000111;
  defparam \mem.ram_inst .PORTA_OUTREG = 1'b0;
  defparam \mem.ram_inst .PORTA_WIDTH = 36;
  defparam \mem.ram_inst .PORTA_WRITEMODE = 1'b0;
  defparam \mem.ram_inst .PORTA_WRITETHRU = 1'b0;
  defparam \mem.ram_inst .PORTB_OUTREG = 1'b0;
  defparam \mem.ram_inst .PORTB_READONLY = 1'b1;
  defparam \mem.ram_inst .PORTB_WIDTH = 36;
  defparam \mem.ram_inst .PORTB_WRITEMODE = 1'b0;
  defparam \mem.ram_inst .PORTB_WRITETHRU = 1'b0;
endmodule
