{"files":[{"patch":"@@ -294,1 +294,1 @@\n-    st->print(\"ldr  t0, [guard]\\n\\t\");\n+    st->print(\"ldr t0, [guard]\\n\\t\");\n","filename":"src\/hotspot\/cpu\/arm\/arm.ad","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -207,1 +207,1 @@\n-  Register tmp1 = R5; \/\/ wrong register here will lead to crash\n+  Register tmp1 = R5; \/\/ must be callee-save register\n@@ -214,1 +214,1 @@\n-#ifndef PRODUCT\n+#ifdef ASSERT\n","filename":"src\/hotspot\/cpu\/arm\/gc\/shared\/barrierSetAssembler_arm.cpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -40,1 +40,1 @@\n-static const int entry_barrier_bytes = 36;\n+static const int entry_barrier_bytes = 9 * NativeInstruction::size();\n","filename":"src\/hotspot\/cpu\/arm\/gc\/shared\/barrierSetNMethod_arm.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -80,0 +80,2 @@\n+  static int size() { return instruction_size; }\n+\n@@ -83,0 +85,1 @@\n+\n","filename":"src\/hotspot\/cpu\/arm\/nativeInst_arm_32.hpp","additions":3,"deletions":0,"binary":false,"changes":3,"status":"modified"}]}