Design Entry;HDL Check||(null)||Checking HDL syntax of 'dac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'dac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'dac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'dac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'dac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'dac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'dac.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'data_receiver.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'data_receiver.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'data_receiver.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'spi_slave.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'data_receiver.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'data_receiver.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'data_receiver.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'data_receiver.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'delta_adder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'delta_adder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'delta_adder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'delta_adder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'delta_adder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'delta_adder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'delta_adder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sigma_adder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.vhd'.||soundchip.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd'.||soundchip.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'.||soundchip.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\hdl\spi_slave.vhd'.||soundchip.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\hdl\delta_adder.vhd'.||soundchip.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\hdl\sigma_adder.vhd'.||soundchip.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\hdl\data_receiver.vhd'.||soundchip.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\component\work\CORERESET_PF_C0\CORERESET_PF_C0.vhd'.||soundchip.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\component\work\FCCC_C0\FCCC_C0.vhd'.||soundchip.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'.||soundchip.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\component\work\OSC_C0\OSC_C0.vhd'.||soundchip.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\hdl\dac.vhd'.||soundchip.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\Constantin\Documents\VHDLSoundchip\component\work\soundchip\soundchip.vhd'.||soundchip.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/72||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||soundchip.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/76||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.soundchip.rtl.||soundchip.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/77||soundchip.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\soundchip\soundchip.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.sysreset.syn_black_box.||soundchip.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/78||smartfusion2.vhd(790);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/790
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_slave.rtl.||soundchip.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/80||spi_slave.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_slave.vhd'/linenumber/16
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||soundchip.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/81||spi_slave.vhd(168);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_slave.vhd'/linenumber/168
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0.rtl.||soundchip.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/85||OSC_C0.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.||soundchip.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/86||OSC_C0_OSC_C0_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||soundchip.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/87||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||soundchip.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/89||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz_fab.def_arch.||soundchip.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/91||osc_comps.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||soundchip.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/95||OSC_C0_OSC_C0_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||soundchip.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/96||OSC_C0_OSC_C0_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||soundchip.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/97||OSC_C0_OSC_C0_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||soundchip.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/98||OSC_C0_OSC_C0_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0.rtl.||soundchip.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/103||FCCC_C0.vhd(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\FCCC_C0\FCCC_C0.vhd'/linenumber/145
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.||soundchip.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/104||FCCC_C0_FCCC_C0_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ccc.syn_black_box.||soundchip.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/105||smartfusion2.vhd(798);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/798
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||soundchip.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/107||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||soundchip.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/109||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CD630||@N: Synthesizing work.data_receiver.architecture_data_receiver.||soundchip.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/117||data_receiver.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\data_receiver.vhd'/linenumber/23
Implementation;Synthesis||CL117||@W:Latch generated from process for signal data_right(15 downto 0); possible missing assignment in an if or case statement.||soundchip.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/120||data_receiver.vhd(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\data_receiver.vhd'/linenumber/38
Implementation;Synthesis||CL117||@W:Latch generated from process for signal data_left(15 downto 0); possible missing assignment in an if or case statement.||soundchip.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/121||data_receiver.vhd(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\data_receiver.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.dac.architecture_dac.||soundchip.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/123||dac.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\dac.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.sigma_adder.architecture_sigma_adder.||soundchip.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/124||sigma_adder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\sigma_adder.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.delta_adder.architecture_delta_adder.||soundchip.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/128||delta_adder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\delta_adder.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.corereset_pf_c0.rtl.||soundchip.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/135||CORERESET_PF_C0.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0.vhd'/linenumber/29
Implementation;Synthesis||CD630||@N: Synthesizing corereset_pf_lib.corereset_pf_c0_corereset_pf_c0_0_corereset_pf.architecture_corereset_pf.||soundchip.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/136||corereset_pf.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.vhd'/linenumber/23
Implementation;Synthesis||CL260||@W:Pruning register bit 17 of data_out(17 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||soundchip.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/151||delta_adder.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\delta_adder.vhd'/linenumber/41
Implementation;Synthesis||CL159||@N: Input XTL is unused.||soundchip.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/164||OSC_C0_OSC_C0_0_OSC.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/10
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||soundchip.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/286||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>\designer\soundchip\synthesis.fdc'/linenumber/8
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||soundchip.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/287||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>\designer\soundchip\synthesis.fdc'/linenumber/9
Implementation;Synthesis||FX1171||@N: Found instance SPI_SLAVE_0.shreg_busy with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||soundchip.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/303||spi_slave.vhd(159);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_slave.vhd'/linenumber/159
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist soundchip ||soundchip.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/310||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 47 sequential elements including SPI_SLAVE_0.bit_cnt[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||soundchip.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/352||spi_slave.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_slave.vhd'/linenumber/111
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock which controls 70 sequential elements including dac_0.DELTA_ADDER_0.data_out_1[16:0]. This clock has no specified timing constraint which may adversely impact design performance. ||soundchip.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/353||delta_adder.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\delta_adder.vhd'/linenumber/41
Implementation;Synthesis||MT530||@W:Found inferred clock SPI_SLAVE|DOUT_VLD_inferred_clock which controls 32 sequential elements including data_receiver_0.data_right[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||soundchip.srr(354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/354||data_receiver.vhd(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\data_receiver.vhd'/linenumber/38
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||soundchip.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/356||null;null
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\Users\Constantin\Documents\VHDLSoundchip\synthesis\soundchip_cck.rpt" .||soundchip.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/365||null;null
Implementation;Synthesis||FP130||@N: Promoting Net dff_1_arst on CLKINT  I_330 ||soundchip.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/457||null;null
Implementation;Synthesis||FP130||@N: Promoting Net SPI_SLAVE_0_DOUT_VLD on CLKINT  I_331 ||soundchip.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/458||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||soundchip.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/508||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||soundchip.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/509||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||soundchip.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/510||null;null
Implementation;Synthesis||MT615||@N: Found clock OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||soundchip.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/521||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.||soundchip.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/522||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL1_net.||soundchip.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/523||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock SPI_SLAVE|DOUT_VLD_inferred_clock with period 10.00ns. Please declare a user-defined clock on net SPI_SLAVE_0.DOUT_VLD.||soundchip.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\soundchip.srr'/linenumber/524||null;null
Implementation;Place and Route;RootName:soundchip
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||soundchip_layout_log.log;liberoaction://open_report/file/soundchip_layout_log.log||(null);(null)
