

================================================================
== Vitis HLS Report for 'eucHW'
================================================================
* Date:           Sun Mar 20 17:25:31 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.155 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31|  0.310 us|  0.310 us|   32|   32|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i8 %A_3, i64 0, i64 0" [src/EucHW_RC.cpp:16]   --->   Operation 33 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (3.25ns)   --->   "%A_3_load = load i4 %A_3_addr" [src/EucHW_RC.cpp:16]   --->   Operation 34 'load' 'A_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr i8 %B_3, i64 0, i64 0" [src/EucHW_RC.cpp:16]   --->   Operation 35 'getelementptr' 'B_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%B_3_load = load i4 %B_3_addr" [src/EucHW_RC.cpp:16]   --->   Operation 36 'load' 'B_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i8 %A_5, i64 0, i64 0" [src/EucHW_RC.cpp:16]   --->   Operation 37 'getelementptr' 'A_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%A_5_load = load i4 %A_5_addr" [src/EucHW_RC.cpp:16]   --->   Operation 38 'load' 'A_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%B_5_addr = getelementptr i8 %B_5, i64 0, i64 0" [src/EucHW_RC.cpp:16]   --->   Operation 39 'getelementptr' 'B_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%B_5_load = load i4 %B_5_addr" [src/EucHW_RC.cpp:16]   --->   Operation 40 'load' 'B_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i8 %A_7, i64 0, i64 0" [src/EucHW_RC.cpp:16]   --->   Operation 41 'getelementptr' 'A_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%A_7_load = load i4 %A_7_addr" [src/EucHW_RC.cpp:16]   --->   Operation 42 'load' 'A_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%B_7_addr = getelementptr i8 %B_7, i64 0, i64 0" [src/EucHW_RC.cpp:16]   --->   Operation 43 'getelementptr' 'B_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%B_7_load = load i4 %B_7_addr" [src/EucHW_RC.cpp:16]   --->   Operation 44 'load' 'B_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 6.21>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i8 %A_0, i64 0, i64 0" [src/EucHW_RC.cpp:16]   --->   Operation 45 'getelementptr' 'A_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%A_0_load = load i4 %A_0_addr" [src/EucHW_RC.cpp:16]   --->   Operation 46 'load' 'A_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i8 %B_0, i64 0, i64 0" [src/EucHW_RC.cpp:16]   --->   Operation 47 'getelementptr' 'B_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%B_0_load = load i4 %B_0_addr" [src/EucHW_RC.cpp:16]   --->   Operation 48 'load' 'B_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i8 %A_2, i64 0, i64 0" [src/EucHW_RC.cpp:16]   --->   Operation 49 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (3.25ns)   --->   "%A_2_load = load i4 %A_2_addr" [src/EucHW_RC.cpp:16]   --->   Operation 50 'load' 'A_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr i8 %B_2, i64 0, i64 0" [src/EucHW_RC.cpp:16]   --->   Operation 51 'getelementptr' 'B_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (3.25ns)   --->   "%B_2_load = load i4 %B_2_addr" [src/EucHW_RC.cpp:16]   --->   Operation 52 'load' 'B_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 53 [1/2] (3.25ns)   --->   "%A_3_load = load i4 %A_3_addr" [src/EucHW_RC.cpp:16]   --->   Operation 53 'load' 'A_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln16_6 = zext i8 %A_3_load" [src/EucHW_RC.cpp:16]   --->   Operation 54 'zext' 'zext_ln16_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (3.25ns)   --->   "%B_3_load = load i4 %B_3_addr" [src/EucHW_RC.cpp:16]   --->   Operation 55 'load' 'B_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln16_7 = zext i8 %B_3_load" [src/EucHW_RC.cpp:16]   --->   Operation 56 'zext' 'zext_ln16_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.91ns)   --->   "%sub_ln16_3 = sub i9 %zext_ln16_6, i9 %zext_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 57 'sub' 'sub_ln16_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i8 %A_4, i64 0, i64 0" [src/EucHW_RC.cpp:16]   --->   Operation 58 'getelementptr' 'A_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (3.25ns)   --->   "%A_4_load = load i4 %A_4_addr" [src/EucHW_RC.cpp:16]   --->   Operation 59 'load' 'A_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%B_4_addr = getelementptr i8 %B_4, i64 0, i64 0" [src/EucHW_RC.cpp:16]   --->   Operation 60 'getelementptr' 'B_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (3.25ns)   --->   "%B_4_load = load i4 %B_4_addr" [src/EucHW_RC.cpp:16]   --->   Operation 61 'load' 'B_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 62 [1/2] (3.25ns)   --->   "%A_5_load = load i4 %A_5_addr" [src/EucHW_RC.cpp:16]   --->   Operation 62 'load' 'A_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln16_10 = zext i8 %A_5_load" [src/EucHW_RC.cpp:16]   --->   Operation 63 'zext' 'zext_ln16_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/2] (3.25ns)   --->   "%B_5_load = load i4 %B_5_addr" [src/EucHW_RC.cpp:16]   --->   Operation 64 'load' 'B_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln16_11 = zext i8 %B_5_load" [src/EucHW_RC.cpp:16]   --->   Operation 65 'zext' 'zext_ln16_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.91ns)   --->   "%sub_ln16_5 = sub i9 %zext_ln16_10, i9 %zext_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 66 'sub' 'sub_ln16_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln16_5 = sext i9 %sub_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 67 'sext' 'sext_ln16_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16_4 = mul i18 %sext_ln16_5, i18 %sext_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 68 'mul' 'mul_ln16_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i8 %A_6, i64 0, i64 0" [src/EucHW_RC.cpp:16]   --->   Operation 69 'getelementptr' 'A_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%A_6_load = load i4 %A_6_addr" [src/EucHW_RC.cpp:16]   --->   Operation 70 'load' 'A_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%B_6_addr = getelementptr i8 %B_6, i64 0, i64 0" [src/EucHW_RC.cpp:16]   --->   Operation 71 'getelementptr' 'B_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%B_6_load = load i4 %B_6_addr" [src/EucHW_RC.cpp:16]   --->   Operation 72 'load' 'B_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 73 [1/2] (3.25ns)   --->   "%A_7_load = load i4 %A_7_addr" [src/EucHW_RC.cpp:16]   --->   Operation 73 'load' 'A_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln16_14 = zext i8 %A_7_load" [src/EucHW_RC.cpp:16]   --->   Operation 74 'zext' 'zext_ln16_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/2] (3.25ns)   --->   "%B_7_load = load i4 %B_7_addr" [src/EucHW_RC.cpp:16]   --->   Operation 75 'load' 'B_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln16_15 = zext i8 %B_7_load" [src/EucHW_RC.cpp:16]   --->   Operation 76 'zext' 'zext_ln16_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.91ns)   --->   "%sub_ln16_7 = sub i9 %zext_ln16_14, i9 %zext_ln16_15" [src/EucHW_RC.cpp:16]   --->   Operation 77 'sub' 'sub_ln16_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln16_7 = sext i9 %sub_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 78 'sext' 'sext_ln16_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_6 = mul i18 %sext_ln16_7, i18 %sext_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 79 'mul' 'mul_ln16_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%A_1_addr_1 = getelementptr i8 %A_1, i64 0, i64 1" [src/EucHW_RC.cpp:16]   --->   Operation 80 'getelementptr' 'A_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (3.25ns)   --->   "%A_1_load_1 = load i4 %A_1_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 81 'load' 'A_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%B_1_addr_1 = getelementptr i8 %B_1, i64 0, i64 1" [src/EucHW_RC.cpp:16]   --->   Operation 82 'getelementptr' 'B_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (3.25ns)   --->   "%B_1_load_1 = load i4 %B_1_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 83 'load' 'B_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%A_3_addr_1 = getelementptr i8 %A_3, i64 0, i64 1" [src/EucHW_RC.cpp:16]   --->   Operation 84 'getelementptr' 'A_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%A_3_load_1 = load i4 %A_3_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 85 'load' 'A_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%B_3_addr_1 = getelementptr i8 %B_3, i64 0, i64 1" [src/EucHW_RC.cpp:16]   --->   Operation 86 'getelementptr' 'B_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (3.25ns)   --->   "%B_3_load_1 = load i4 %B_3_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 87 'load' 'B_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%A_5_addr_1 = getelementptr i8 %A_5, i64 0, i64 1" [src/EucHW_RC.cpp:16]   --->   Operation 88 'getelementptr' 'A_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%A_5_load_1 = load i4 %A_5_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 89 'load' 'A_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%B_5_addr_1 = getelementptr i8 %B_5, i64 0, i64 1" [src/EucHW_RC.cpp:16]   --->   Operation 90 'getelementptr' 'B_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (3.25ns)   --->   "%B_5_load_1 = load i4 %B_5_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 91 'load' 'B_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%A_7_addr_1 = getelementptr i8 %A_7, i64 0, i64 1" [src/EucHW_RC.cpp:16]   --->   Operation 92 'getelementptr' 'A_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (3.25ns)   --->   "%A_7_load_1 = load i4 %A_7_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 93 'load' 'A_7_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%B_7_addr_1 = getelementptr i8 %B_7, i64 0, i64 1" [src/EucHW_RC.cpp:16]   --->   Operation 94 'getelementptr' 'B_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (3.25ns)   --->   "%B_7_load_1 = load i4 %B_7_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 95 'load' 'B_7_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 6.21>
ST_3 : Operation 96 [1/2] (3.25ns)   --->   "%A_0_load = load i4 %A_0_addr" [src/EucHW_RC.cpp:16]   --->   Operation 96 'load' 'A_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i8 %A_0_load" [src/EucHW_RC.cpp:16]   --->   Operation 97 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%B_0_load = load i4 %B_0_addr" [src/EucHW_RC.cpp:16]   --->   Operation 98 'load' 'B_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i8 %B_0_load" [src/EucHW_RC.cpp:16]   --->   Operation 99 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.91ns)   --->   "%sub_ln16 = sub i9 %zext_ln16, i9 %zext_ln16_1" [src/EucHW_RC.cpp:16]   --->   Operation 100 'sub' 'sub_ln16' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/2] (3.25ns)   --->   "%A_2_load = load i4 %A_2_addr" [src/EucHW_RC.cpp:16]   --->   Operation 101 'load' 'A_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln16_4 = zext i8 %A_2_load" [src/EucHW_RC.cpp:16]   --->   Operation 102 'zext' 'zext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/2] (3.25ns)   --->   "%B_2_load = load i4 %B_2_addr" [src/EucHW_RC.cpp:16]   --->   Operation 103 'load' 'B_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i8 %B_2_load" [src/EucHW_RC.cpp:16]   --->   Operation 104 'zext' 'zext_ln16_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.91ns)   --->   "%sub_ln16_2 = sub i9 %zext_ln16_4, i9 %zext_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 105 'sub' 'sub_ln16_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/2] (3.25ns)   --->   "%A_4_load = load i4 %A_4_addr" [src/EucHW_RC.cpp:16]   --->   Operation 106 'load' 'A_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln16_8 = zext i8 %A_4_load" [src/EucHW_RC.cpp:16]   --->   Operation 107 'zext' 'zext_ln16_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/2] (3.25ns)   --->   "%B_4_load = load i4 %B_4_addr" [src/EucHW_RC.cpp:16]   --->   Operation 108 'load' 'B_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln16_9 = zext i8 %B_4_load" [src/EucHW_RC.cpp:16]   --->   Operation 109 'zext' 'zext_ln16_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.91ns)   --->   "%sub_ln16_4 = sub i9 %zext_ln16_8, i9 %zext_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 110 'sub' 'sub_ln16_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16_4 = mul i18 %sext_ln16_5, i18 %sext_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 111 'mul' 'mul_ln16_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 112 [1/2] (3.25ns)   --->   "%A_6_load = load i4 %A_6_addr" [src/EucHW_RC.cpp:16]   --->   Operation 112 'load' 'A_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln16_12 = zext i8 %A_6_load" [src/EucHW_RC.cpp:16]   --->   Operation 113 'zext' 'zext_ln16_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/2] (3.25ns)   --->   "%B_6_load = load i4 %B_6_addr" [src/EucHW_RC.cpp:16]   --->   Operation 114 'load' 'B_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln16_13 = zext i8 %B_6_load" [src/EucHW_RC.cpp:16]   --->   Operation 115 'zext' 'zext_ln16_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.91ns)   --->   "%sub_ln16_6 = sub i9 %zext_ln16_12, i9 %zext_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 116 'sub' 'sub_ln16_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_6 = mul i18 %sext_ln16_7, i18 %sext_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 117 'mul' 'mul_ln16_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%A_0_addr_1 = getelementptr i8 %A_0, i64 0, i64 1" [src/EucHW_RC.cpp:16]   --->   Operation 118 'getelementptr' 'A_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [2/2] (3.25ns)   --->   "%A_0_load_1 = load i4 %A_0_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 119 'load' 'A_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%B_0_addr_1 = getelementptr i8 %B_0, i64 0, i64 1" [src/EucHW_RC.cpp:16]   --->   Operation 120 'getelementptr' 'B_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [2/2] (3.25ns)   --->   "%B_0_load_1 = load i4 %B_0_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 121 'load' 'B_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 122 [1/2] (3.25ns)   --->   "%A_1_load_1 = load i4 %A_1_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 122 'load' 'A_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln16_18 = zext i8 %A_1_load_1" [src/EucHW_RC.cpp:16]   --->   Operation 123 'zext' 'zext_ln16_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/2] (3.25ns)   --->   "%B_1_load_1 = load i4 %B_1_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 124 'load' 'B_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln16_19 = zext i8 %B_1_load_1" [src/EucHW_RC.cpp:16]   --->   Operation 125 'zext' 'zext_ln16_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.91ns)   --->   "%sub_ln16_9 = sub i9 %zext_ln16_18, i9 %zext_ln16_19" [src/EucHW_RC.cpp:16]   --->   Operation 126 'sub' 'sub_ln16_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln16_9 = sext i9 %sub_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 127 'sext' 'sext_ln16_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_7)   --->   "%mul_ln16_8 = mul i18 %sext_ln16_9, i18 %sext_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 128 'mul' 'mul_ln16_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%A_2_addr_1 = getelementptr i8 %A_2, i64 0, i64 1" [src/EucHW_RC.cpp:16]   --->   Operation 129 'getelementptr' 'A_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [2/2] (3.25ns)   --->   "%A_2_load_1 = load i4 %A_2_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 130 'load' 'A_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%B_2_addr_1 = getelementptr i8 %B_2, i64 0, i64 1" [src/EucHW_RC.cpp:16]   --->   Operation 131 'getelementptr' 'B_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [2/2] (3.25ns)   --->   "%B_2_load_1 = load i4 %B_2_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 132 'load' 'B_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 133 [1/2] (3.25ns)   --->   "%A_3_load_1 = load i4 %A_3_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 133 'load' 'A_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln16_22 = zext i8 %A_3_load_1" [src/EucHW_RC.cpp:16]   --->   Operation 134 'zext' 'zext_ln16_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/2] (3.25ns)   --->   "%B_3_load_1 = load i4 %B_3_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 135 'load' 'B_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln16_23 = zext i8 %B_3_load_1" [src/EucHW_RC.cpp:16]   --->   Operation 136 'zext' 'zext_ln16_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.91ns)   --->   "%sub_ln16_11 = sub i9 %zext_ln16_22, i9 %zext_ln16_23" [src/EucHW_RC.cpp:16]   --->   Operation 137 'sub' 'sub_ln16_11' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln16_11 = sext i9 %sub_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 138 'sext' 'sext_ln16_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_8)   --->   "%mul_ln16_10 = mul i18 %sext_ln16_11, i18 %sext_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 139 'mul' 'mul_ln16_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%A_4_addr_1 = getelementptr i8 %A_4, i64 0, i64 1" [src/EucHW_RC.cpp:16]   --->   Operation 140 'getelementptr' 'A_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [2/2] (3.25ns)   --->   "%A_4_load_1 = load i4 %A_4_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 141 'load' 'A_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%B_4_addr_1 = getelementptr i8 %B_4, i64 0, i64 1" [src/EucHW_RC.cpp:16]   --->   Operation 142 'getelementptr' 'B_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [2/2] (3.25ns)   --->   "%B_4_load_1 = load i4 %B_4_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 143 'load' 'B_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 144 [1/2] (3.25ns)   --->   "%A_5_load_1 = load i4 %A_5_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 144 'load' 'A_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln16_26 = zext i8 %A_5_load_1" [src/EucHW_RC.cpp:16]   --->   Operation 145 'zext' 'zext_ln16_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/2] (3.25ns)   --->   "%B_5_load_1 = load i4 %B_5_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 146 'load' 'B_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln16_27 = zext i8 %B_5_load_1" [src/EucHW_RC.cpp:16]   --->   Operation 147 'zext' 'zext_ln16_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (1.91ns)   --->   "%sub_ln16_13 = sub i9 %zext_ln16_26, i9 %zext_ln16_27" [src/EucHW_RC.cpp:16]   --->   Operation 148 'sub' 'sub_ln16_13' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln16_13 = sext i9 %sub_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 149 'sext' 'sext_ln16_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_10)   --->   "%mul_ln16_12 = mul i18 %sext_ln16_13, i18 %sext_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 150 'mul' 'mul_ln16_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%A_6_addr_1 = getelementptr i8 %A_6, i64 0, i64 1" [src/EucHW_RC.cpp:16]   --->   Operation 151 'getelementptr' 'A_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [2/2] (3.25ns)   --->   "%A_6_load_1 = load i4 %A_6_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 152 'load' 'A_6_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%B_6_addr_1 = getelementptr i8 %B_6, i64 0, i64 1" [src/EucHW_RC.cpp:16]   --->   Operation 153 'getelementptr' 'B_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [2/2] (3.25ns)   --->   "%B_6_load_1 = load i4 %B_6_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 154 'load' 'B_6_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 155 [1/2] (3.25ns)   --->   "%A_7_load_1 = load i4 %A_7_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 155 'load' 'A_7_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln16_30 = zext i8 %A_7_load_1" [src/EucHW_RC.cpp:16]   --->   Operation 156 'zext' 'zext_ln16_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/2] (3.25ns)   --->   "%B_7_load_1 = load i4 %B_7_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 157 'load' 'B_7_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln16_31 = zext i8 %B_7_load_1" [src/EucHW_RC.cpp:16]   --->   Operation 158 'zext' 'zext_ln16_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (1.91ns)   --->   "%sub_ln16_15 = sub i9 %zext_ln16_30, i9 %zext_ln16_31" [src/EucHW_RC.cpp:16]   --->   Operation 159 'sub' 'sub_ln16_15' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln16_15 = sext i9 %sub_ln16_15" [src/EucHW_RC.cpp:16]   --->   Operation 160 'sext' 'sext_ln16_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_11)   --->   "%mul_ln16_14 = mul i18 %sext_ln16_15, i18 %sext_ln16_15" [src/EucHW_RC.cpp:16]   --->   Operation 161 'mul' 'mul_ln16_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%A_1_addr_2 = getelementptr i8 %A_1, i64 0, i64 2" [src/EucHW_RC.cpp:16]   --->   Operation 162 'getelementptr' 'A_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [2/2] (3.25ns)   --->   "%A_1_load_2 = load i4 %A_1_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 163 'load' 'A_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%B_1_addr_2 = getelementptr i8 %B_1, i64 0, i64 2" [src/EucHW_RC.cpp:16]   --->   Operation 164 'getelementptr' 'B_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [2/2] (3.25ns)   --->   "%B_1_load_2 = load i4 %B_1_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 165 'load' 'B_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%A_3_addr_2 = getelementptr i8 %A_3, i64 0, i64 2" [src/EucHW_RC.cpp:16]   --->   Operation 166 'getelementptr' 'A_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [2/2] (3.25ns)   --->   "%A_3_load_2 = load i4 %A_3_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 167 'load' 'A_3_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%B_3_addr_2 = getelementptr i8 %B_3, i64 0, i64 2" [src/EucHW_RC.cpp:16]   --->   Operation 168 'getelementptr' 'B_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [2/2] (3.25ns)   --->   "%B_3_load_2 = load i4 %B_3_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 169 'load' 'B_3_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%A_5_addr_2 = getelementptr i8 %A_5, i64 0, i64 2" [src/EucHW_RC.cpp:16]   --->   Operation 170 'getelementptr' 'A_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [2/2] (3.25ns)   --->   "%A_5_load_2 = load i4 %A_5_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 171 'load' 'A_5_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%B_5_addr_2 = getelementptr i8 %B_5, i64 0, i64 2" [src/EucHW_RC.cpp:16]   --->   Operation 172 'getelementptr' 'B_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [2/2] (3.25ns)   --->   "%B_5_load_2 = load i4 %B_5_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 173 'load' 'B_5_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%A_7_addr_2 = getelementptr i8 %A_7, i64 0, i64 2" [src/EucHW_RC.cpp:16]   --->   Operation 174 'getelementptr' 'A_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [2/2] (3.25ns)   --->   "%A_7_load_2 = load i4 %A_7_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 175 'load' 'A_7_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%B_7_addr_2 = getelementptr i8 %B_7, i64 0, i64 2" [src/EucHW_RC.cpp:16]   --->   Operation 176 'getelementptr' 'B_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [2/2] (3.25ns)   --->   "%B_7_load_2 = load i4 %B_7_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 177 'load' 'B_7_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 6.45>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln16_4 = sext i9 %sub_ln16_4" [src/EucHW_RC.cpp:16]   --->   Operation 178 'sext' 'sext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (4.35ns)   --->   "%mul_ln16_3 = mul i18 %sext_ln16_4, i18 %sext_ln16_4" [src/EucHW_RC.cpp:16]   --->   Operation 179 'mul' 'mul_ln16_3' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_3)   --->   "%mul_ln16_4 = mul i18 %sext_ln16_5, i18 %sext_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 180 'mul' 'mul_ln16_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln16_6 = sext i9 %sub_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 181 'sext' 'sext_ln16_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (4.35ns)   --->   "%mul_ln16_5 = mul i18 %sext_ln16_6, i18 %sext_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 182 'mul' 'mul_ln16_5' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_4)   --->   "%mul_ln16_6 = mul i18 %sext_ln16_7, i18 %sext_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 183 'mul' 'mul_ln16_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 184 [1/2] (3.25ns)   --->   "%A_0_load_1 = load i4 %A_0_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 184 'load' 'A_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln16_16 = zext i8 %A_0_load_1" [src/EucHW_RC.cpp:16]   --->   Operation 185 'zext' 'zext_ln16_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/2] (3.25ns)   --->   "%B_0_load_1 = load i4 %B_0_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 186 'load' 'B_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln16_17 = zext i8 %B_0_load_1" [src/EucHW_RC.cpp:16]   --->   Operation 187 'zext' 'zext_ln16_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (1.91ns)   --->   "%sub_ln16_8 = sub i9 %zext_ln16_16, i9 %zext_ln16_17" [src/EucHW_RC.cpp:16]   --->   Operation 188 'sub' 'sub_ln16_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_7)   --->   "%mul_ln16_8 = mul i18 %sext_ln16_9, i18 %sext_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 189 'mul' 'mul_ln16_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 190 [1/2] (3.25ns)   --->   "%A_2_load_1 = load i4 %A_2_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 190 'load' 'A_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln16_20 = zext i8 %A_2_load_1" [src/EucHW_RC.cpp:16]   --->   Operation 191 'zext' 'zext_ln16_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/2] (3.25ns)   --->   "%B_2_load_1 = load i4 %B_2_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 192 'load' 'B_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln16_21 = zext i8 %B_2_load_1" [src/EucHW_RC.cpp:16]   --->   Operation 193 'zext' 'zext_ln16_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (1.91ns)   --->   "%sub_ln16_10 = sub i9 %zext_ln16_20, i9 %zext_ln16_21" [src/EucHW_RC.cpp:16]   --->   Operation 194 'sub' 'sub_ln16_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_8)   --->   "%mul_ln16_10 = mul i18 %sext_ln16_11, i18 %sext_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 195 'mul' 'mul_ln16_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 196 [1/2] (3.25ns)   --->   "%A_4_load_1 = load i4 %A_4_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 196 'load' 'A_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln16_24 = zext i8 %A_4_load_1" [src/EucHW_RC.cpp:16]   --->   Operation 197 'zext' 'zext_ln16_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/2] (3.25ns)   --->   "%B_4_load_1 = load i4 %B_4_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 198 'load' 'B_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln16_25 = zext i8 %B_4_load_1" [src/EucHW_RC.cpp:16]   --->   Operation 199 'zext' 'zext_ln16_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (1.91ns)   --->   "%sub_ln16_12 = sub i9 %zext_ln16_24, i9 %zext_ln16_25" [src/EucHW_RC.cpp:16]   --->   Operation 200 'sub' 'sub_ln16_12' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_10)   --->   "%mul_ln16_12 = mul i18 %sext_ln16_13, i18 %sext_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 201 'mul' 'mul_ln16_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 202 [1/2] (3.25ns)   --->   "%A_6_load_1 = load i4 %A_6_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 202 'load' 'A_6_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln16_28 = zext i8 %A_6_load_1" [src/EucHW_RC.cpp:16]   --->   Operation 203 'zext' 'zext_ln16_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/2] (3.25ns)   --->   "%B_6_load_1 = load i4 %B_6_addr_1" [src/EucHW_RC.cpp:16]   --->   Operation 204 'load' 'B_6_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln16_29 = zext i8 %B_6_load_1" [src/EucHW_RC.cpp:16]   --->   Operation 205 'zext' 'zext_ln16_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (1.91ns)   --->   "%sub_ln16_14 = sub i9 %zext_ln16_28, i9 %zext_ln16_29" [src/EucHW_RC.cpp:16]   --->   Operation 206 'sub' 'sub_ln16_14' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_11)   --->   "%mul_ln16_14 = mul i18 %sext_ln16_15, i18 %sext_ln16_15" [src/EucHW_RC.cpp:16]   --->   Operation 207 'mul' 'mul_ln16_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%A_0_addr_2 = getelementptr i8 %A_0, i64 0, i64 2" [src/EucHW_RC.cpp:16]   --->   Operation 208 'getelementptr' 'A_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [2/2] (3.25ns)   --->   "%A_0_load_2 = load i4 %A_0_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 209 'load' 'A_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%B_0_addr_2 = getelementptr i8 %B_0, i64 0, i64 2" [src/EucHW_RC.cpp:16]   --->   Operation 210 'getelementptr' 'B_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [2/2] (3.25ns)   --->   "%B_0_load_2 = load i4 %B_0_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 211 'load' 'B_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 212 [1/2] (3.25ns)   --->   "%A_1_load_2 = load i4 %A_1_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 212 'load' 'A_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln16_34 = zext i8 %A_1_load_2" [src/EucHW_RC.cpp:16]   --->   Operation 213 'zext' 'zext_ln16_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/2] (3.25ns)   --->   "%B_1_load_2 = load i4 %B_1_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 214 'load' 'B_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln16_35 = zext i8 %B_1_load_2" [src/EucHW_RC.cpp:16]   --->   Operation 215 'zext' 'zext_ln16_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (1.91ns)   --->   "%sub_ln16_17 = sub i9 %zext_ln16_34, i9 %zext_ln16_35" [src/EucHW_RC.cpp:16]   --->   Operation 216 'sub' 'sub_ln16_17' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln16_17 = sext i9 %sub_ln16_17" [src/EucHW_RC.cpp:16]   --->   Operation 217 'sext' 'sext_ln16_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_15)   --->   "%mul_ln16_16 = mul i18 %sext_ln16_17, i18 %sext_ln16_17" [src/EucHW_RC.cpp:16]   --->   Operation 218 'mul' 'mul_ln16_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%A_2_addr_2 = getelementptr i8 %A_2, i64 0, i64 2" [src/EucHW_RC.cpp:16]   --->   Operation 219 'getelementptr' 'A_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [2/2] (3.25ns)   --->   "%A_2_load_2 = load i4 %A_2_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 220 'load' 'A_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%B_2_addr_2 = getelementptr i8 %B_2, i64 0, i64 2" [src/EucHW_RC.cpp:16]   --->   Operation 221 'getelementptr' 'B_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [2/2] (3.25ns)   --->   "%B_2_load_2 = load i4 %B_2_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 222 'load' 'B_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 223 [1/2] (3.25ns)   --->   "%A_3_load_2 = load i4 %A_3_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 223 'load' 'A_3_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln16_38 = zext i8 %A_3_load_2" [src/EucHW_RC.cpp:16]   --->   Operation 224 'zext' 'zext_ln16_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/2] (3.25ns)   --->   "%B_3_load_2 = load i4 %B_3_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 225 'load' 'B_3_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln16_39 = zext i8 %B_3_load_2" [src/EucHW_RC.cpp:16]   --->   Operation 226 'zext' 'zext_ln16_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (1.91ns)   --->   "%sub_ln16_19 = sub i9 %zext_ln16_38, i9 %zext_ln16_39" [src/EucHW_RC.cpp:16]   --->   Operation 227 'sub' 'sub_ln16_19' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln16_19 = sext i9 %sub_ln16_19" [src/EucHW_RC.cpp:16]   --->   Operation 228 'sext' 'sext_ln16_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_16)   --->   "%mul_ln16_18 = mul i18 %sext_ln16_19, i18 %sext_ln16_19" [src/EucHW_RC.cpp:16]   --->   Operation 229 'mul' 'mul_ln16_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%A_4_addr_2 = getelementptr i8 %A_4, i64 0, i64 2" [src/EucHW_RC.cpp:16]   --->   Operation 230 'getelementptr' 'A_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [2/2] (3.25ns)   --->   "%A_4_load_2 = load i4 %A_4_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 231 'load' 'A_4_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%B_4_addr_2 = getelementptr i8 %B_4, i64 0, i64 2" [src/EucHW_RC.cpp:16]   --->   Operation 232 'getelementptr' 'B_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [2/2] (3.25ns)   --->   "%B_4_load_2 = load i4 %B_4_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 233 'load' 'B_4_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 234 [1/2] (3.25ns)   --->   "%A_5_load_2 = load i4 %A_5_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 234 'load' 'A_5_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln16_42 = zext i8 %A_5_load_2" [src/EucHW_RC.cpp:16]   --->   Operation 235 'zext' 'zext_ln16_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/2] (3.25ns)   --->   "%B_5_load_2 = load i4 %B_5_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 236 'load' 'B_5_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln16_43 = zext i8 %B_5_load_2" [src/EucHW_RC.cpp:16]   --->   Operation 237 'zext' 'zext_ln16_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (1.91ns)   --->   "%sub_ln16_21 = sub i9 %zext_ln16_42, i9 %zext_ln16_43" [src/EucHW_RC.cpp:16]   --->   Operation 238 'sub' 'sub_ln16_21' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln16_21 = sext i9 %sub_ln16_21" [src/EucHW_RC.cpp:16]   --->   Operation 239 'sext' 'sext_ln16_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_18)   --->   "%mul_ln16_20 = mul i18 %sext_ln16_21, i18 %sext_ln16_21" [src/EucHW_RC.cpp:16]   --->   Operation 240 'mul' 'mul_ln16_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%A_6_addr_2 = getelementptr i8 %A_6, i64 0, i64 2" [src/EucHW_RC.cpp:16]   --->   Operation 241 'getelementptr' 'A_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [2/2] (3.25ns)   --->   "%A_6_load_2 = load i4 %A_6_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 242 'load' 'A_6_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%B_6_addr_2 = getelementptr i8 %B_6, i64 0, i64 2" [src/EucHW_RC.cpp:16]   --->   Operation 243 'getelementptr' 'B_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [2/2] (3.25ns)   --->   "%B_6_load_2 = load i4 %B_6_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 244 'load' 'B_6_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 245 [1/2] (3.25ns)   --->   "%A_7_load_2 = load i4 %A_7_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 245 'load' 'A_7_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln16_46 = zext i8 %A_7_load_2" [src/EucHW_RC.cpp:16]   --->   Operation 246 'zext' 'zext_ln16_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [1/2] (3.25ns)   --->   "%B_7_load_2 = load i4 %B_7_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 247 'load' 'B_7_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln16_47 = zext i8 %B_7_load_2" [src/EucHW_RC.cpp:16]   --->   Operation 248 'zext' 'zext_ln16_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (1.91ns)   --->   "%sub_ln16_23 = sub i9 %zext_ln16_46, i9 %zext_ln16_47" [src/EucHW_RC.cpp:16]   --->   Operation 249 'sub' 'sub_ln16_23' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln16_23 = sext i9 %sub_ln16_23" [src/EucHW_RC.cpp:16]   --->   Operation 250 'sext' 'sext_ln16_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_19)   --->   "%mul_ln16_22 = mul i18 %sext_ln16_23, i18 %sext_ln16_23" [src/EucHW_RC.cpp:16]   --->   Operation 251 'mul' 'mul_ln16_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%A_1_addr_3 = getelementptr i8 %A_1, i64 0, i64 3" [src/EucHW_RC.cpp:16]   --->   Operation 252 'getelementptr' 'A_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [2/2] (3.25ns)   --->   "%A_1_load_3 = load i4 %A_1_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 253 'load' 'A_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%B_1_addr_3 = getelementptr i8 %B_1, i64 0, i64 3" [src/EucHW_RC.cpp:16]   --->   Operation 254 'getelementptr' 'B_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [2/2] (3.25ns)   --->   "%B_1_load_3 = load i4 %B_1_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 255 'load' 'B_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%A_3_addr_3 = getelementptr i8 %A_3, i64 0, i64 3" [src/EucHW_RC.cpp:16]   --->   Operation 256 'getelementptr' 'A_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [2/2] (3.25ns)   --->   "%A_3_load_3 = load i4 %A_3_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 257 'load' 'A_3_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%B_3_addr_3 = getelementptr i8 %B_3, i64 0, i64 3" [src/EucHW_RC.cpp:16]   --->   Operation 258 'getelementptr' 'B_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [2/2] (3.25ns)   --->   "%B_3_load_3 = load i4 %B_3_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 259 'load' 'B_3_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%A_5_addr_3 = getelementptr i8 %A_5, i64 0, i64 3" [src/EucHW_RC.cpp:16]   --->   Operation 260 'getelementptr' 'A_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [2/2] (3.25ns)   --->   "%A_5_load_3 = load i4 %A_5_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 261 'load' 'A_5_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%B_5_addr_3 = getelementptr i8 %B_5, i64 0, i64 3" [src/EucHW_RC.cpp:16]   --->   Operation 262 'getelementptr' 'B_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [2/2] (3.25ns)   --->   "%B_5_load_3 = load i4 %B_5_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 263 'load' 'B_5_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%A_7_addr_3 = getelementptr i8 %A_7, i64 0, i64 3" [src/EucHW_RC.cpp:16]   --->   Operation 264 'getelementptr' 'A_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [2/2] (3.25ns)   --->   "%A_7_load_3 = load i4 %A_7_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 265 'load' 'A_7_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%B_7_addr_3 = getelementptr i8 %B_7, i64 0, i64 3" [src/EucHW_RC.cpp:16]   --->   Operation 266 'getelementptr' 'B_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [2/2] (3.25ns)   --->   "%B_7_load_3 = load i4 %B_7_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 267 'load' 'B_7_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 268 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_3 = add i18 %mul_ln16_3, i18 %mul_ln16_4" [src/EucHW_RC.cpp:16]   --->   Operation 268 'add' 'add_ln16_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 269 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_4 = add i18 %mul_ln16_5, i18 %mul_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 269 'add' 'add_ln16_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.45>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln16_8 = sext i9 %sub_ln16_8" [src/EucHW_RC.cpp:16]   --->   Operation 270 'sext' 'sext_ln16_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (4.35ns)   --->   "%mul_ln16_7 = mul i18 %sext_ln16_8, i18 %sext_ln16_8" [src/EucHW_RC.cpp:16]   --->   Operation 271 'mul' 'mul_ln16_7' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_7)   --->   "%mul_ln16_8 = mul i18 %sext_ln16_9, i18 %sext_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 272 'mul' 'mul_ln16_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln16_10 = sext i9 %sub_ln16_10" [src/EucHW_RC.cpp:16]   --->   Operation 273 'sext' 'sext_ln16_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (4.35ns)   --->   "%mul_ln16_9 = mul i18 %sext_ln16_10, i18 %sext_ln16_10" [src/EucHW_RC.cpp:16]   --->   Operation 274 'mul' 'mul_ln16_9' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_8)   --->   "%mul_ln16_10 = mul i18 %sext_ln16_11, i18 %sext_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 275 'mul' 'mul_ln16_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln16_12 = sext i9 %sub_ln16_12" [src/EucHW_RC.cpp:16]   --->   Operation 276 'sext' 'sext_ln16_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (4.35ns)   --->   "%mul_ln16_11 = mul i18 %sext_ln16_12, i18 %sext_ln16_12" [src/EucHW_RC.cpp:16]   --->   Operation 277 'mul' 'mul_ln16_11' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_10)   --->   "%mul_ln16_12 = mul i18 %sext_ln16_13, i18 %sext_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 278 'mul' 'mul_ln16_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln16_14 = sext i9 %sub_ln16_14" [src/EucHW_RC.cpp:16]   --->   Operation 279 'sext' 'sext_ln16_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (4.35ns)   --->   "%mul_ln16_13 = mul i18 %sext_ln16_14, i18 %sext_ln16_14" [src/EucHW_RC.cpp:16]   --->   Operation 280 'mul' 'mul_ln16_13' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_11)   --->   "%mul_ln16_14 = mul i18 %sext_ln16_15, i18 %sext_ln16_15" [src/EucHW_RC.cpp:16]   --->   Operation 281 'mul' 'mul_ln16_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 282 [1/2] (3.25ns)   --->   "%A_0_load_2 = load i4 %A_0_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 282 'load' 'A_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln16_32 = zext i8 %A_0_load_2" [src/EucHW_RC.cpp:16]   --->   Operation 283 'zext' 'zext_ln16_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 284 [1/2] (3.25ns)   --->   "%B_0_load_2 = load i4 %B_0_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 284 'load' 'B_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln16_33 = zext i8 %B_0_load_2" [src/EucHW_RC.cpp:16]   --->   Operation 285 'zext' 'zext_ln16_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (1.91ns)   --->   "%sub_ln16_16 = sub i9 %zext_ln16_32, i9 %zext_ln16_33" [src/EucHW_RC.cpp:16]   --->   Operation 286 'sub' 'sub_ln16_16' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_15)   --->   "%mul_ln16_16 = mul i18 %sext_ln16_17, i18 %sext_ln16_17" [src/EucHW_RC.cpp:16]   --->   Operation 287 'mul' 'mul_ln16_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 288 [1/2] (3.25ns)   --->   "%A_2_load_2 = load i4 %A_2_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 288 'load' 'A_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln16_36 = zext i8 %A_2_load_2" [src/EucHW_RC.cpp:16]   --->   Operation 289 'zext' 'zext_ln16_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 290 [1/2] (3.25ns)   --->   "%B_2_load_2 = load i4 %B_2_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 290 'load' 'B_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln16_37 = zext i8 %B_2_load_2" [src/EucHW_RC.cpp:16]   --->   Operation 291 'zext' 'zext_ln16_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (1.91ns)   --->   "%sub_ln16_18 = sub i9 %zext_ln16_36, i9 %zext_ln16_37" [src/EucHW_RC.cpp:16]   --->   Operation 292 'sub' 'sub_ln16_18' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_16)   --->   "%mul_ln16_18 = mul i18 %sext_ln16_19, i18 %sext_ln16_19" [src/EucHW_RC.cpp:16]   --->   Operation 293 'mul' 'mul_ln16_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 294 [1/2] (3.25ns)   --->   "%A_4_load_2 = load i4 %A_4_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 294 'load' 'A_4_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln16_40 = zext i8 %A_4_load_2" [src/EucHW_RC.cpp:16]   --->   Operation 295 'zext' 'zext_ln16_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/2] (3.25ns)   --->   "%B_4_load_2 = load i4 %B_4_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 296 'load' 'B_4_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln16_41 = zext i8 %B_4_load_2" [src/EucHW_RC.cpp:16]   --->   Operation 297 'zext' 'zext_ln16_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (1.91ns)   --->   "%sub_ln16_20 = sub i9 %zext_ln16_40, i9 %zext_ln16_41" [src/EucHW_RC.cpp:16]   --->   Operation 298 'sub' 'sub_ln16_20' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 299 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_18)   --->   "%mul_ln16_20 = mul i18 %sext_ln16_21, i18 %sext_ln16_21" [src/EucHW_RC.cpp:16]   --->   Operation 299 'mul' 'mul_ln16_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 300 [1/2] (3.25ns)   --->   "%A_6_load_2 = load i4 %A_6_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 300 'load' 'A_6_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln16_44 = zext i8 %A_6_load_2" [src/EucHW_RC.cpp:16]   --->   Operation 301 'zext' 'zext_ln16_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 302 [1/2] (3.25ns)   --->   "%B_6_load_2 = load i4 %B_6_addr_2" [src/EucHW_RC.cpp:16]   --->   Operation 302 'load' 'B_6_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln16_45 = zext i8 %B_6_load_2" [src/EucHW_RC.cpp:16]   --->   Operation 303 'zext' 'zext_ln16_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (1.91ns)   --->   "%sub_ln16_22 = sub i9 %zext_ln16_44, i9 %zext_ln16_45" [src/EucHW_RC.cpp:16]   --->   Operation 304 'sub' 'sub_ln16_22' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 305 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_19)   --->   "%mul_ln16_22 = mul i18 %sext_ln16_23, i18 %sext_ln16_23" [src/EucHW_RC.cpp:16]   --->   Operation 305 'mul' 'mul_ln16_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%A_0_addr_3 = getelementptr i8 %A_0, i64 0, i64 3" [src/EucHW_RC.cpp:16]   --->   Operation 306 'getelementptr' 'A_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 307 [2/2] (3.25ns)   --->   "%A_0_load_3 = load i4 %A_0_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 307 'load' 'A_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%B_0_addr_3 = getelementptr i8 %B_0, i64 0, i64 3" [src/EucHW_RC.cpp:16]   --->   Operation 308 'getelementptr' 'B_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 309 [2/2] (3.25ns)   --->   "%B_0_load_3 = load i4 %B_0_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 309 'load' 'B_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 310 [1/2] (3.25ns)   --->   "%A_1_load_3 = load i4 %A_1_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 310 'load' 'A_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln16_50 = zext i8 %A_1_load_3" [src/EucHW_RC.cpp:16]   --->   Operation 311 'zext' 'zext_ln16_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 312 [1/2] (3.25ns)   --->   "%B_1_load_3 = load i4 %B_1_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 312 'load' 'B_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln16_51 = zext i8 %B_1_load_3" [src/EucHW_RC.cpp:16]   --->   Operation 313 'zext' 'zext_ln16_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (1.91ns)   --->   "%sub_ln16_25 = sub i9 %zext_ln16_50, i9 %zext_ln16_51" [src/EucHW_RC.cpp:16]   --->   Operation 314 'sub' 'sub_ln16_25' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln16_25 = sext i9 %sub_ln16_25" [src/EucHW_RC.cpp:16]   --->   Operation 315 'sext' 'sext_ln16_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 316 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_22)   --->   "%mul_ln16_24 = mul i18 %sext_ln16_25, i18 %sext_ln16_25" [src/EucHW_RC.cpp:16]   --->   Operation 316 'mul' 'mul_ln16_24' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%A_2_addr_3 = getelementptr i8 %A_2, i64 0, i64 3" [src/EucHW_RC.cpp:16]   --->   Operation 317 'getelementptr' 'A_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 318 [2/2] (3.25ns)   --->   "%A_2_load_3 = load i4 %A_2_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 318 'load' 'A_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%B_2_addr_3 = getelementptr i8 %B_2, i64 0, i64 3" [src/EucHW_RC.cpp:16]   --->   Operation 319 'getelementptr' 'B_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 320 [2/2] (3.25ns)   --->   "%B_2_load_3 = load i4 %B_2_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 320 'load' 'B_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 321 [1/2] (3.25ns)   --->   "%A_3_load_3 = load i4 %A_3_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 321 'load' 'A_3_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln16_54 = zext i8 %A_3_load_3" [src/EucHW_RC.cpp:16]   --->   Operation 322 'zext' 'zext_ln16_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 323 [1/2] (3.25ns)   --->   "%B_3_load_3 = load i4 %B_3_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 323 'load' 'B_3_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln16_55 = zext i8 %B_3_load_3" [src/EucHW_RC.cpp:16]   --->   Operation 324 'zext' 'zext_ln16_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (1.91ns)   --->   "%sub_ln16_27 = sub i9 %zext_ln16_54, i9 %zext_ln16_55" [src/EucHW_RC.cpp:16]   --->   Operation 325 'sub' 'sub_ln16_27' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln16_27 = sext i9 %sub_ln16_27" [src/EucHW_RC.cpp:16]   --->   Operation 326 'sext' 'sext_ln16_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 327 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_23)   --->   "%mul_ln16_26 = mul i18 %sext_ln16_27, i18 %sext_ln16_27" [src/EucHW_RC.cpp:16]   --->   Operation 327 'mul' 'mul_ln16_26' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "%A_4_addr_3 = getelementptr i8 %A_4, i64 0, i64 3" [src/EucHW_RC.cpp:16]   --->   Operation 328 'getelementptr' 'A_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 329 [2/2] (3.25ns)   --->   "%A_4_load_3 = load i4 %A_4_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 329 'load' 'A_4_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%B_4_addr_3 = getelementptr i8 %B_4, i64 0, i64 3" [src/EucHW_RC.cpp:16]   --->   Operation 330 'getelementptr' 'B_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 331 [2/2] (3.25ns)   --->   "%B_4_load_3 = load i4 %B_4_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 331 'load' 'B_4_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 332 [1/2] (3.25ns)   --->   "%A_5_load_3 = load i4 %A_5_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 332 'load' 'A_5_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln16_58 = zext i8 %A_5_load_3" [src/EucHW_RC.cpp:16]   --->   Operation 333 'zext' 'zext_ln16_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 334 [1/2] (3.25ns)   --->   "%B_5_load_3 = load i4 %B_5_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 334 'load' 'B_5_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln16_59 = zext i8 %B_5_load_3" [src/EucHW_RC.cpp:16]   --->   Operation 335 'zext' 'zext_ln16_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (1.91ns)   --->   "%sub_ln16_29 = sub i9 %zext_ln16_58, i9 %zext_ln16_59" [src/EucHW_RC.cpp:16]   --->   Operation 336 'sub' 'sub_ln16_29' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln16_29 = sext i9 %sub_ln16_29" [src/EucHW_RC.cpp:16]   --->   Operation 337 'sext' 'sext_ln16_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 338 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_25)   --->   "%mul_ln16_28 = mul i18 %sext_ln16_29, i18 %sext_ln16_29" [src/EucHW_RC.cpp:16]   --->   Operation 338 'mul' 'mul_ln16_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 339 [1/1] (0.00ns)   --->   "%A_6_addr_3 = getelementptr i8 %A_6, i64 0, i64 3" [src/EucHW_RC.cpp:16]   --->   Operation 339 'getelementptr' 'A_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 340 [2/2] (3.25ns)   --->   "%A_6_load_3 = load i4 %A_6_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 340 'load' 'A_6_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "%B_6_addr_3 = getelementptr i8 %B_6, i64 0, i64 3" [src/EucHW_RC.cpp:16]   --->   Operation 341 'getelementptr' 'B_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 342 [2/2] (3.25ns)   --->   "%B_6_load_3 = load i4 %B_6_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 342 'load' 'B_6_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 343 [1/2] (3.25ns)   --->   "%A_7_load_3 = load i4 %A_7_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 343 'load' 'A_7_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln16_62 = zext i8 %A_7_load_3" [src/EucHW_RC.cpp:16]   --->   Operation 344 'zext' 'zext_ln16_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 345 [1/2] (3.25ns)   --->   "%B_7_load_3 = load i4 %B_7_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 345 'load' 'B_7_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln16_63 = zext i8 %B_7_load_3" [src/EucHW_RC.cpp:16]   --->   Operation 346 'zext' 'zext_ln16_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 347 [1/1] (1.91ns)   --->   "%sub_ln16_31 = sub i9 %zext_ln16_62, i9 %zext_ln16_63" [src/EucHW_RC.cpp:16]   --->   Operation 347 'sub' 'sub_ln16_31' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln16_31 = sext i9 %sub_ln16_31" [src/EucHW_RC.cpp:16]   --->   Operation 348 'sext' 'sext_ln16_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 349 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_26)   --->   "%mul_ln16_30 = mul i18 %sext_ln16_31, i18 %sext_ln16_31" [src/EucHW_RC.cpp:16]   --->   Operation 349 'mul' 'mul_ln16_30' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%A_1_addr_4 = getelementptr i8 %A_1, i64 0, i64 4" [src/EucHW_RC.cpp:16]   --->   Operation 350 'getelementptr' 'A_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 351 [2/2] (3.25ns)   --->   "%A_1_load_4 = load i4 %A_1_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 351 'load' 'A_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%B_1_addr_4 = getelementptr i8 %B_1, i64 0, i64 4" [src/EucHW_RC.cpp:16]   --->   Operation 352 'getelementptr' 'B_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 353 [2/2] (3.25ns)   --->   "%B_1_load_4 = load i4 %B_1_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 353 'load' 'B_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%A_3_addr_4 = getelementptr i8 %A_3, i64 0, i64 4" [src/EucHW_RC.cpp:16]   --->   Operation 354 'getelementptr' 'A_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 355 [2/2] (3.25ns)   --->   "%A_3_load_4 = load i4 %A_3_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 355 'load' 'A_3_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%B_3_addr_4 = getelementptr i8 %B_3, i64 0, i64 4" [src/EucHW_RC.cpp:16]   --->   Operation 356 'getelementptr' 'B_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 357 [2/2] (3.25ns)   --->   "%B_3_load_4 = load i4 %B_3_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 357 'load' 'B_3_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%A_5_addr_4 = getelementptr i8 %A_5, i64 0, i64 4" [src/EucHW_RC.cpp:16]   --->   Operation 358 'getelementptr' 'A_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 359 [2/2] (3.25ns)   --->   "%A_5_load_4 = load i4 %A_5_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 359 'load' 'A_5_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%B_5_addr_4 = getelementptr i8 %B_5, i64 0, i64 4" [src/EucHW_RC.cpp:16]   --->   Operation 360 'getelementptr' 'B_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 361 [2/2] (3.25ns)   --->   "%B_5_load_4 = load i4 %B_5_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 361 'load' 'B_5_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%A_7_addr_4 = getelementptr i8 %A_7, i64 0, i64 4" [src/EucHW_RC.cpp:16]   --->   Operation 362 'getelementptr' 'A_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 363 [2/2] (3.25ns)   --->   "%A_7_load_4 = load i4 %A_7_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 363 'load' 'A_7_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%B_7_addr_4 = getelementptr i8 %B_7, i64 0, i64 4" [src/EucHW_RC.cpp:16]   --->   Operation 364 'getelementptr' 'B_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 365 [2/2] (3.25ns)   --->   "%B_7_load_4 = load i4 %B_7_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 365 'load' 'B_7_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 366 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_3 = add i18 %mul_ln16_3, i18 %mul_ln16_4" [src/EucHW_RC.cpp:16]   --->   Operation 366 'add' 'add_ln16_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln16_131 = sext i18 %add_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 367 'sext' 'sext_ln16_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 368 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_4 = add i18 %mul_ln16_5, i18 %mul_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 368 'add' 'add_ln16_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln16_132 = sext i18 %add_ln16_4" [src/EucHW_RC.cpp:16]   --->   Operation 369 'sext' 'sext_ln16_132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (2.13ns)   --->   "%add_ln16_5 = add i19 %sext_ln16_132, i19 %sext_ln16_131" [src/EucHW_RC.cpp:16]   --->   Operation 370 'add' 'add_ln16_5' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 371 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_7 = add i18 %mul_ln16_7, i18 %mul_ln16_8" [src/EucHW_RC.cpp:16]   --->   Operation 371 'add' 'add_ln16_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 372 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_8 = add i18 %mul_ln16_9, i18 %mul_ln16_10" [src/EucHW_RC.cpp:16]   --->   Operation 372 'add' 'add_ln16_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 373 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_10 = add i18 %mul_ln16_11, i18 %mul_ln16_12" [src/EucHW_RC.cpp:16]   --->   Operation 373 'add' 'add_ln16_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 374 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_11 = add i18 %mul_ln16_13, i18 %mul_ln16_14" [src/EucHW_RC.cpp:16]   --->   Operation 374 'add' 'add_ln16_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.45>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln16_16 = sext i9 %sub_ln16_16" [src/EucHW_RC.cpp:16]   --->   Operation 375 'sext' 'sext_ln16_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (4.35ns)   --->   "%mul_ln16_15 = mul i18 %sext_ln16_16, i18 %sext_ln16_16" [src/EucHW_RC.cpp:16]   --->   Operation 376 'mul' 'mul_ln16_15' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 377 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_15)   --->   "%mul_ln16_16 = mul i18 %sext_ln16_17, i18 %sext_ln16_17" [src/EucHW_RC.cpp:16]   --->   Operation 377 'mul' 'mul_ln16_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln16_18 = sext i9 %sub_ln16_18" [src/EucHW_RC.cpp:16]   --->   Operation 378 'sext' 'sext_ln16_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (4.35ns)   --->   "%mul_ln16_17 = mul i18 %sext_ln16_18, i18 %sext_ln16_18" [src/EucHW_RC.cpp:16]   --->   Operation 379 'mul' 'mul_ln16_17' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 380 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_16)   --->   "%mul_ln16_18 = mul i18 %sext_ln16_19, i18 %sext_ln16_19" [src/EucHW_RC.cpp:16]   --->   Operation 380 'mul' 'mul_ln16_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln16_20 = sext i9 %sub_ln16_20" [src/EucHW_RC.cpp:16]   --->   Operation 381 'sext' 'sext_ln16_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (4.35ns)   --->   "%mul_ln16_19 = mul i18 %sext_ln16_20, i18 %sext_ln16_20" [src/EucHW_RC.cpp:16]   --->   Operation 382 'mul' 'mul_ln16_19' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 383 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_18)   --->   "%mul_ln16_20 = mul i18 %sext_ln16_21, i18 %sext_ln16_21" [src/EucHW_RC.cpp:16]   --->   Operation 383 'mul' 'mul_ln16_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln16_22 = sext i9 %sub_ln16_22" [src/EucHW_RC.cpp:16]   --->   Operation 384 'sext' 'sext_ln16_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (4.35ns)   --->   "%mul_ln16_21 = mul i18 %sext_ln16_22, i18 %sext_ln16_22" [src/EucHW_RC.cpp:16]   --->   Operation 385 'mul' 'mul_ln16_21' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 386 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_19)   --->   "%mul_ln16_22 = mul i18 %sext_ln16_23, i18 %sext_ln16_23" [src/EucHW_RC.cpp:16]   --->   Operation 386 'mul' 'mul_ln16_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 387 [1/2] (3.25ns)   --->   "%A_0_load_3 = load i4 %A_0_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 387 'load' 'A_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln16_48 = zext i8 %A_0_load_3" [src/EucHW_RC.cpp:16]   --->   Operation 388 'zext' 'zext_ln16_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 389 [1/2] (3.25ns)   --->   "%B_0_load_3 = load i4 %B_0_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 389 'load' 'B_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln16_49 = zext i8 %B_0_load_3" [src/EucHW_RC.cpp:16]   --->   Operation 390 'zext' 'zext_ln16_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 391 [1/1] (1.91ns)   --->   "%sub_ln16_24 = sub i9 %zext_ln16_48, i9 %zext_ln16_49" [src/EucHW_RC.cpp:16]   --->   Operation 391 'sub' 'sub_ln16_24' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 392 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_22)   --->   "%mul_ln16_24 = mul i18 %sext_ln16_25, i18 %sext_ln16_25" [src/EucHW_RC.cpp:16]   --->   Operation 392 'mul' 'mul_ln16_24' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 393 [1/2] (3.25ns)   --->   "%A_2_load_3 = load i4 %A_2_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 393 'load' 'A_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln16_52 = zext i8 %A_2_load_3" [src/EucHW_RC.cpp:16]   --->   Operation 394 'zext' 'zext_ln16_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 395 [1/2] (3.25ns)   --->   "%B_2_load_3 = load i4 %B_2_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 395 'load' 'B_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln16_53 = zext i8 %B_2_load_3" [src/EucHW_RC.cpp:16]   --->   Operation 396 'zext' 'zext_ln16_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (1.91ns)   --->   "%sub_ln16_26 = sub i9 %zext_ln16_52, i9 %zext_ln16_53" [src/EucHW_RC.cpp:16]   --->   Operation 397 'sub' 'sub_ln16_26' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 398 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_23)   --->   "%mul_ln16_26 = mul i18 %sext_ln16_27, i18 %sext_ln16_27" [src/EucHW_RC.cpp:16]   --->   Operation 398 'mul' 'mul_ln16_26' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 399 [1/2] (3.25ns)   --->   "%A_4_load_3 = load i4 %A_4_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 399 'load' 'A_4_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln16_56 = zext i8 %A_4_load_3" [src/EucHW_RC.cpp:16]   --->   Operation 400 'zext' 'zext_ln16_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 401 [1/2] (3.25ns)   --->   "%B_4_load_3 = load i4 %B_4_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 401 'load' 'B_4_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln16_57 = zext i8 %B_4_load_3" [src/EucHW_RC.cpp:16]   --->   Operation 402 'zext' 'zext_ln16_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (1.91ns)   --->   "%sub_ln16_28 = sub i9 %zext_ln16_56, i9 %zext_ln16_57" [src/EucHW_RC.cpp:16]   --->   Operation 403 'sub' 'sub_ln16_28' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 404 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_25)   --->   "%mul_ln16_28 = mul i18 %sext_ln16_29, i18 %sext_ln16_29" [src/EucHW_RC.cpp:16]   --->   Operation 404 'mul' 'mul_ln16_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 405 [1/2] (3.25ns)   --->   "%A_6_load_3 = load i4 %A_6_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 405 'load' 'A_6_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln16_60 = zext i8 %A_6_load_3" [src/EucHW_RC.cpp:16]   --->   Operation 406 'zext' 'zext_ln16_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 407 [1/2] (3.25ns)   --->   "%B_6_load_3 = load i4 %B_6_addr_3" [src/EucHW_RC.cpp:16]   --->   Operation 407 'load' 'B_6_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln16_61 = zext i8 %B_6_load_3" [src/EucHW_RC.cpp:16]   --->   Operation 408 'zext' 'zext_ln16_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 409 [1/1] (1.91ns)   --->   "%sub_ln16_30 = sub i9 %zext_ln16_60, i9 %zext_ln16_61" [src/EucHW_RC.cpp:16]   --->   Operation 409 'sub' 'sub_ln16_30' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 410 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_26)   --->   "%mul_ln16_30 = mul i18 %sext_ln16_31, i18 %sext_ln16_31" [src/EucHW_RC.cpp:16]   --->   Operation 410 'mul' 'mul_ln16_30' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 411 [1/1] (0.00ns)   --->   "%A_0_addr_4 = getelementptr i8 %A_0, i64 0, i64 4" [src/EucHW_RC.cpp:16]   --->   Operation 411 'getelementptr' 'A_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 412 [2/2] (3.25ns)   --->   "%A_0_load_4 = load i4 %A_0_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 412 'load' 'A_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 413 [1/1] (0.00ns)   --->   "%B_0_addr_4 = getelementptr i8 %B_0, i64 0, i64 4" [src/EucHW_RC.cpp:16]   --->   Operation 413 'getelementptr' 'B_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 414 [2/2] (3.25ns)   --->   "%B_0_load_4 = load i4 %B_0_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 414 'load' 'B_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 415 [1/2] (3.25ns)   --->   "%A_1_load_4 = load i4 %A_1_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 415 'load' 'A_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln16_66 = zext i8 %A_1_load_4" [src/EucHW_RC.cpp:16]   --->   Operation 416 'zext' 'zext_ln16_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 417 [1/2] (3.25ns)   --->   "%B_1_load_4 = load i4 %B_1_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 417 'load' 'B_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln16_67 = zext i8 %B_1_load_4" [src/EucHW_RC.cpp:16]   --->   Operation 418 'zext' 'zext_ln16_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 419 [1/1] (1.91ns)   --->   "%sub_ln16_33 = sub i9 %zext_ln16_66, i9 %zext_ln16_67" [src/EucHW_RC.cpp:16]   --->   Operation 419 'sub' 'sub_ln16_33' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln16_33 = sext i9 %sub_ln16_33" [src/EucHW_RC.cpp:16]   --->   Operation 420 'sext' 'sext_ln16_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 421 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_31)   --->   "%mul_ln16_32 = mul i18 %sext_ln16_33, i18 %sext_ln16_33" [src/EucHW_RC.cpp:16]   --->   Operation 421 'mul' 'mul_ln16_32' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 422 [1/1] (0.00ns)   --->   "%A_2_addr_4 = getelementptr i8 %A_2, i64 0, i64 4" [src/EucHW_RC.cpp:16]   --->   Operation 422 'getelementptr' 'A_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 423 [2/2] (3.25ns)   --->   "%A_2_load_4 = load i4 %A_2_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 423 'load' 'A_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 424 [1/1] (0.00ns)   --->   "%B_2_addr_4 = getelementptr i8 %B_2, i64 0, i64 4" [src/EucHW_RC.cpp:16]   --->   Operation 424 'getelementptr' 'B_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 425 [2/2] (3.25ns)   --->   "%B_2_load_4 = load i4 %B_2_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 425 'load' 'B_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 426 [1/2] (3.25ns)   --->   "%A_3_load_4 = load i4 %A_3_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 426 'load' 'A_3_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln16_70 = zext i8 %A_3_load_4" [src/EucHW_RC.cpp:16]   --->   Operation 427 'zext' 'zext_ln16_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 428 [1/2] (3.25ns)   --->   "%B_3_load_4 = load i4 %B_3_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 428 'load' 'B_3_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln16_71 = zext i8 %B_3_load_4" [src/EucHW_RC.cpp:16]   --->   Operation 429 'zext' 'zext_ln16_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (1.91ns)   --->   "%sub_ln16_35 = sub i9 %zext_ln16_70, i9 %zext_ln16_71" [src/EucHW_RC.cpp:16]   --->   Operation 430 'sub' 'sub_ln16_35' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln16_35 = sext i9 %sub_ln16_35" [src/EucHW_RC.cpp:16]   --->   Operation 431 'sext' 'sext_ln16_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 432 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_32)   --->   "%mul_ln16_34 = mul i18 %sext_ln16_35, i18 %sext_ln16_35" [src/EucHW_RC.cpp:16]   --->   Operation 432 'mul' 'mul_ln16_34' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 433 [1/1] (0.00ns)   --->   "%A_4_addr_4 = getelementptr i8 %A_4, i64 0, i64 4" [src/EucHW_RC.cpp:16]   --->   Operation 433 'getelementptr' 'A_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 434 [2/2] (3.25ns)   --->   "%A_4_load_4 = load i4 %A_4_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 434 'load' 'A_4_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 435 [1/1] (0.00ns)   --->   "%B_4_addr_4 = getelementptr i8 %B_4, i64 0, i64 4" [src/EucHW_RC.cpp:16]   --->   Operation 435 'getelementptr' 'B_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 436 [2/2] (3.25ns)   --->   "%B_4_load_4 = load i4 %B_4_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 436 'load' 'B_4_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 437 [1/2] (3.25ns)   --->   "%A_5_load_4 = load i4 %A_5_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 437 'load' 'A_5_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln16_74 = zext i8 %A_5_load_4" [src/EucHW_RC.cpp:16]   --->   Operation 438 'zext' 'zext_ln16_74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 439 [1/2] (3.25ns)   --->   "%B_5_load_4 = load i4 %B_5_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 439 'load' 'B_5_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln16_75 = zext i8 %B_5_load_4" [src/EucHW_RC.cpp:16]   --->   Operation 440 'zext' 'zext_ln16_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (1.91ns)   --->   "%sub_ln16_37 = sub i9 %zext_ln16_74, i9 %zext_ln16_75" [src/EucHW_RC.cpp:16]   --->   Operation 441 'sub' 'sub_ln16_37' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln16_37 = sext i9 %sub_ln16_37" [src/EucHW_RC.cpp:16]   --->   Operation 442 'sext' 'sext_ln16_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 443 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_34)   --->   "%mul_ln16_36 = mul i18 %sext_ln16_37, i18 %sext_ln16_37" [src/EucHW_RC.cpp:16]   --->   Operation 443 'mul' 'mul_ln16_36' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 444 [1/1] (0.00ns)   --->   "%A_6_addr_4 = getelementptr i8 %A_6, i64 0, i64 4" [src/EucHW_RC.cpp:16]   --->   Operation 444 'getelementptr' 'A_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 445 [2/2] (3.25ns)   --->   "%A_6_load_4 = load i4 %A_6_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 445 'load' 'A_6_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "%B_6_addr_4 = getelementptr i8 %B_6, i64 0, i64 4" [src/EucHW_RC.cpp:16]   --->   Operation 446 'getelementptr' 'B_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 447 [2/2] (3.25ns)   --->   "%B_6_load_4 = load i4 %B_6_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 447 'load' 'B_6_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 448 [1/2] (3.25ns)   --->   "%A_7_load_4 = load i4 %A_7_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 448 'load' 'A_7_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln16_78 = zext i8 %A_7_load_4" [src/EucHW_RC.cpp:16]   --->   Operation 449 'zext' 'zext_ln16_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 450 [1/2] (3.25ns)   --->   "%B_7_load_4 = load i4 %B_7_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 450 'load' 'B_7_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln16_79 = zext i8 %B_7_load_4" [src/EucHW_RC.cpp:16]   --->   Operation 451 'zext' 'zext_ln16_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 452 [1/1] (1.91ns)   --->   "%sub_ln16_39 = sub i9 %zext_ln16_78, i9 %zext_ln16_79" [src/EucHW_RC.cpp:16]   --->   Operation 452 'sub' 'sub_ln16_39' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln16_39 = sext i9 %sub_ln16_39" [src/EucHW_RC.cpp:16]   --->   Operation 453 'sext' 'sext_ln16_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 454 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_35)   --->   "%mul_ln16_38 = mul i18 %sext_ln16_39, i18 %sext_ln16_39" [src/EucHW_RC.cpp:16]   --->   Operation 454 'mul' 'mul_ln16_38' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 455 [1/1] (0.00ns)   --->   "%A_1_addr_5 = getelementptr i8 %A_1, i64 0, i64 5" [src/EucHW_RC.cpp:16]   --->   Operation 455 'getelementptr' 'A_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 456 [2/2] (3.25ns)   --->   "%A_1_load_5 = load i4 %A_1_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 456 'load' 'A_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 457 [1/1] (0.00ns)   --->   "%B_1_addr_5 = getelementptr i8 %B_1, i64 0, i64 5" [src/EucHW_RC.cpp:16]   --->   Operation 457 'getelementptr' 'B_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 458 [2/2] (3.25ns)   --->   "%B_1_load_5 = load i4 %B_1_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 458 'load' 'B_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 459 [1/1] (0.00ns)   --->   "%A_3_addr_5 = getelementptr i8 %A_3, i64 0, i64 5" [src/EucHW_RC.cpp:16]   --->   Operation 459 'getelementptr' 'A_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 460 [2/2] (3.25ns)   --->   "%A_3_load_5 = load i4 %A_3_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 460 'load' 'A_3_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 461 [1/1] (0.00ns)   --->   "%B_3_addr_5 = getelementptr i8 %B_3, i64 0, i64 5" [src/EucHW_RC.cpp:16]   --->   Operation 461 'getelementptr' 'B_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 462 [2/2] (3.25ns)   --->   "%B_3_load_5 = load i4 %B_3_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 462 'load' 'B_3_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 463 [1/1] (0.00ns)   --->   "%A_5_addr_5 = getelementptr i8 %A_5, i64 0, i64 5" [src/EucHW_RC.cpp:16]   --->   Operation 463 'getelementptr' 'A_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 464 [2/2] (3.25ns)   --->   "%A_5_load_5 = load i4 %A_5_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 464 'load' 'A_5_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 465 [1/1] (0.00ns)   --->   "%B_5_addr_5 = getelementptr i8 %B_5, i64 0, i64 5" [src/EucHW_RC.cpp:16]   --->   Operation 465 'getelementptr' 'B_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 466 [2/2] (3.25ns)   --->   "%B_5_load_5 = load i4 %B_5_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 466 'load' 'B_5_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 467 [1/1] (0.00ns)   --->   "%A_7_addr_5 = getelementptr i8 %A_7, i64 0, i64 5" [src/EucHW_RC.cpp:16]   --->   Operation 467 'getelementptr' 'A_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 468 [2/2] (3.25ns)   --->   "%A_7_load_5 = load i4 %A_7_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 468 'load' 'A_7_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 469 [1/1] (0.00ns)   --->   "%B_7_addr_5 = getelementptr i8 %B_7, i64 0, i64 5" [src/EucHW_RC.cpp:16]   --->   Operation 469 'getelementptr' 'B_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 470 [2/2] (3.25ns)   --->   "%B_7_load_5 = load i4 %B_7_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 470 'load' 'B_7_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 471 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_7 = add i18 %mul_ln16_7, i18 %mul_ln16_8" [src/EucHW_RC.cpp:16]   --->   Operation 471 'add' 'add_ln16_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln16_135 = sext i18 %add_ln16_7" [src/EucHW_RC.cpp:16]   --->   Operation 472 'sext' 'sext_ln16_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 473 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_8 = add i18 %mul_ln16_9, i18 %mul_ln16_10" [src/EucHW_RC.cpp:16]   --->   Operation 473 'add' 'add_ln16_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln16_136 = sext i18 %add_ln16_8" [src/EucHW_RC.cpp:16]   --->   Operation 474 'sext' 'sext_ln16_136' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 475 [1/1] (2.13ns)   --->   "%add_ln16_9 = add i19 %sext_ln16_136, i19 %sext_ln16_135" [src/EucHW_RC.cpp:16]   --->   Operation 475 'add' 'add_ln16_9' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln16_137 = sext i19 %add_ln16_9" [src/EucHW_RC.cpp:16]   --->   Operation 476 'sext' 'sext_ln16_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 477 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_10 = add i18 %mul_ln16_11, i18 %mul_ln16_12" [src/EucHW_RC.cpp:16]   --->   Operation 477 'add' 'add_ln16_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln16_138 = sext i18 %add_ln16_10" [src/EucHW_RC.cpp:16]   --->   Operation 478 'sext' 'sext_ln16_138' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 479 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_11 = add i18 %mul_ln16_13, i18 %mul_ln16_14" [src/EucHW_RC.cpp:16]   --->   Operation 479 'add' 'add_ln16_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln16_139 = sext i18 %add_ln16_11" [src/EucHW_RC.cpp:16]   --->   Operation 480 'sext' 'sext_ln16_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 481 [1/1] (2.13ns)   --->   "%add_ln16_12 = add i19 %sext_ln16_139, i19 %sext_ln16_138" [src/EucHW_RC.cpp:16]   --->   Operation 481 'add' 'add_ln16_12' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln16_140 = sext i19 %add_ln16_12" [src/EucHW_RC.cpp:16]   --->   Operation 482 'sext' 'sext_ln16_140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 483 [1/1] (2.16ns)   --->   "%add_ln16_13 = add i20 %sext_ln16_140, i20 %sext_ln16_137" [src/EucHW_RC.cpp:16]   --->   Operation 483 'add' 'add_ln16_13' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 484 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_15 = add i18 %mul_ln16_15, i18 %mul_ln16_16" [src/EucHW_RC.cpp:16]   --->   Operation 484 'add' 'add_ln16_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 485 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_16 = add i18 %mul_ln16_17, i18 %mul_ln16_18" [src/EucHW_RC.cpp:16]   --->   Operation 485 'add' 'add_ln16_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 486 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_18 = add i18 %mul_ln16_19, i18 %mul_ln16_20" [src/EucHW_RC.cpp:16]   --->   Operation 486 'add' 'add_ln16_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 487 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_19 = add i18 %mul_ln16_21, i18 %mul_ln16_22" [src/EucHW_RC.cpp:16]   --->   Operation 487 'add' 'add_ln16_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.45>
ST_7 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln16_24 = sext i9 %sub_ln16_24" [src/EucHW_RC.cpp:16]   --->   Operation 488 'sext' 'sext_ln16_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 489 [1/1] (4.35ns)   --->   "%mul_ln16_23 = mul i18 %sext_ln16_24, i18 %sext_ln16_24" [src/EucHW_RC.cpp:16]   --->   Operation 489 'mul' 'mul_ln16_23' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 490 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_22)   --->   "%mul_ln16_24 = mul i18 %sext_ln16_25, i18 %sext_ln16_25" [src/EucHW_RC.cpp:16]   --->   Operation 490 'mul' 'mul_ln16_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln16_26 = sext i9 %sub_ln16_26" [src/EucHW_RC.cpp:16]   --->   Operation 491 'sext' 'sext_ln16_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 492 [1/1] (4.35ns)   --->   "%mul_ln16_25 = mul i18 %sext_ln16_26, i18 %sext_ln16_26" [src/EucHW_RC.cpp:16]   --->   Operation 492 'mul' 'mul_ln16_25' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 493 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_23)   --->   "%mul_ln16_26 = mul i18 %sext_ln16_27, i18 %sext_ln16_27" [src/EucHW_RC.cpp:16]   --->   Operation 493 'mul' 'mul_ln16_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln16_28 = sext i9 %sub_ln16_28" [src/EucHW_RC.cpp:16]   --->   Operation 494 'sext' 'sext_ln16_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 495 [1/1] (4.35ns)   --->   "%mul_ln16_27 = mul i18 %sext_ln16_28, i18 %sext_ln16_28" [src/EucHW_RC.cpp:16]   --->   Operation 495 'mul' 'mul_ln16_27' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 496 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_25)   --->   "%mul_ln16_28 = mul i18 %sext_ln16_29, i18 %sext_ln16_29" [src/EucHW_RC.cpp:16]   --->   Operation 496 'mul' 'mul_ln16_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln16_30 = sext i9 %sub_ln16_30" [src/EucHW_RC.cpp:16]   --->   Operation 497 'sext' 'sext_ln16_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 498 [1/1] (4.35ns)   --->   "%mul_ln16_29 = mul i18 %sext_ln16_30, i18 %sext_ln16_30" [src/EucHW_RC.cpp:16]   --->   Operation 498 'mul' 'mul_ln16_29' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 499 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_26)   --->   "%mul_ln16_30 = mul i18 %sext_ln16_31, i18 %sext_ln16_31" [src/EucHW_RC.cpp:16]   --->   Operation 499 'mul' 'mul_ln16_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 500 [1/2] (3.25ns)   --->   "%A_0_load_4 = load i4 %A_0_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 500 'load' 'A_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln16_64 = zext i8 %A_0_load_4" [src/EucHW_RC.cpp:16]   --->   Operation 501 'zext' 'zext_ln16_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 502 [1/2] (3.25ns)   --->   "%B_0_load_4 = load i4 %B_0_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 502 'load' 'B_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln16_65 = zext i8 %B_0_load_4" [src/EucHW_RC.cpp:16]   --->   Operation 503 'zext' 'zext_ln16_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 504 [1/1] (1.91ns)   --->   "%sub_ln16_32 = sub i9 %zext_ln16_64, i9 %zext_ln16_65" [src/EucHW_RC.cpp:16]   --->   Operation 504 'sub' 'sub_ln16_32' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 505 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_31)   --->   "%mul_ln16_32 = mul i18 %sext_ln16_33, i18 %sext_ln16_33" [src/EucHW_RC.cpp:16]   --->   Operation 505 'mul' 'mul_ln16_32' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 506 [1/2] (3.25ns)   --->   "%A_2_load_4 = load i4 %A_2_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 506 'load' 'A_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln16_68 = zext i8 %A_2_load_4" [src/EucHW_RC.cpp:16]   --->   Operation 507 'zext' 'zext_ln16_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 508 [1/2] (3.25ns)   --->   "%B_2_load_4 = load i4 %B_2_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 508 'load' 'B_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln16_69 = zext i8 %B_2_load_4" [src/EucHW_RC.cpp:16]   --->   Operation 509 'zext' 'zext_ln16_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 510 [1/1] (1.91ns)   --->   "%sub_ln16_34 = sub i9 %zext_ln16_68, i9 %zext_ln16_69" [src/EucHW_RC.cpp:16]   --->   Operation 510 'sub' 'sub_ln16_34' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 511 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_32)   --->   "%mul_ln16_34 = mul i18 %sext_ln16_35, i18 %sext_ln16_35" [src/EucHW_RC.cpp:16]   --->   Operation 511 'mul' 'mul_ln16_34' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 512 [1/2] (3.25ns)   --->   "%A_4_load_4 = load i4 %A_4_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 512 'load' 'A_4_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln16_72 = zext i8 %A_4_load_4" [src/EucHW_RC.cpp:16]   --->   Operation 513 'zext' 'zext_ln16_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 514 [1/2] (3.25ns)   --->   "%B_4_load_4 = load i4 %B_4_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 514 'load' 'B_4_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln16_73 = zext i8 %B_4_load_4" [src/EucHW_RC.cpp:16]   --->   Operation 515 'zext' 'zext_ln16_73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 516 [1/1] (1.91ns)   --->   "%sub_ln16_36 = sub i9 %zext_ln16_72, i9 %zext_ln16_73" [src/EucHW_RC.cpp:16]   --->   Operation 516 'sub' 'sub_ln16_36' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 517 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_34)   --->   "%mul_ln16_36 = mul i18 %sext_ln16_37, i18 %sext_ln16_37" [src/EucHW_RC.cpp:16]   --->   Operation 517 'mul' 'mul_ln16_36' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 518 [1/2] (3.25ns)   --->   "%A_6_load_4 = load i4 %A_6_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 518 'load' 'A_6_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln16_76 = zext i8 %A_6_load_4" [src/EucHW_RC.cpp:16]   --->   Operation 519 'zext' 'zext_ln16_76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 520 [1/2] (3.25ns)   --->   "%B_6_load_4 = load i4 %B_6_addr_4" [src/EucHW_RC.cpp:16]   --->   Operation 520 'load' 'B_6_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln16_77 = zext i8 %B_6_load_4" [src/EucHW_RC.cpp:16]   --->   Operation 521 'zext' 'zext_ln16_77' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 522 [1/1] (1.91ns)   --->   "%sub_ln16_38 = sub i9 %zext_ln16_76, i9 %zext_ln16_77" [src/EucHW_RC.cpp:16]   --->   Operation 522 'sub' 'sub_ln16_38' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 523 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_35)   --->   "%mul_ln16_38 = mul i18 %sext_ln16_39, i18 %sext_ln16_39" [src/EucHW_RC.cpp:16]   --->   Operation 523 'mul' 'mul_ln16_38' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 524 [1/1] (0.00ns)   --->   "%A_0_addr_5 = getelementptr i8 %A_0, i64 0, i64 5" [src/EucHW_RC.cpp:16]   --->   Operation 524 'getelementptr' 'A_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 525 [2/2] (3.25ns)   --->   "%A_0_load_5 = load i4 %A_0_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 525 'load' 'A_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 526 [1/1] (0.00ns)   --->   "%B_0_addr_5 = getelementptr i8 %B_0, i64 0, i64 5" [src/EucHW_RC.cpp:16]   --->   Operation 526 'getelementptr' 'B_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 527 [2/2] (3.25ns)   --->   "%B_0_load_5 = load i4 %B_0_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 527 'load' 'B_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 528 [1/2] (3.25ns)   --->   "%A_1_load_5 = load i4 %A_1_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 528 'load' 'A_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln16_82 = zext i8 %A_1_load_5" [src/EucHW_RC.cpp:16]   --->   Operation 529 'zext' 'zext_ln16_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 530 [1/2] (3.25ns)   --->   "%B_1_load_5 = load i4 %B_1_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 530 'load' 'B_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln16_83 = zext i8 %B_1_load_5" [src/EucHW_RC.cpp:16]   --->   Operation 531 'zext' 'zext_ln16_83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 532 [1/1] (1.91ns)   --->   "%sub_ln16_41 = sub i9 %zext_ln16_82, i9 %zext_ln16_83" [src/EucHW_RC.cpp:16]   --->   Operation 532 'sub' 'sub_ln16_41' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln16_41 = sext i9 %sub_ln16_41" [src/EucHW_RC.cpp:16]   --->   Operation 533 'sext' 'sext_ln16_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 534 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_38)   --->   "%mul_ln16_40 = mul i18 %sext_ln16_41, i18 %sext_ln16_41" [src/EucHW_RC.cpp:16]   --->   Operation 534 'mul' 'mul_ln16_40' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 535 [1/1] (0.00ns)   --->   "%A_2_addr_5 = getelementptr i8 %A_2, i64 0, i64 5" [src/EucHW_RC.cpp:16]   --->   Operation 535 'getelementptr' 'A_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 536 [2/2] (3.25ns)   --->   "%A_2_load_5 = load i4 %A_2_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 536 'load' 'A_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 537 [1/1] (0.00ns)   --->   "%B_2_addr_5 = getelementptr i8 %B_2, i64 0, i64 5" [src/EucHW_RC.cpp:16]   --->   Operation 537 'getelementptr' 'B_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 538 [2/2] (3.25ns)   --->   "%B_2_load_5 = load i4 %B_2_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 538 'load' 'B_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 539 [1/2] (3.25ns)   --->   "%A_3_load_5 = load i4 %A_3_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 539 'load' 'A_3_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln16_86 = zext i8 %A_3_load_5" [src/EucHW_RC.cpp:16]   --->   Operation 540 'zext' 'zext_ln16_86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 541 [1/2] (3.25ns)   --->   "%B_3_load_5 = load i4 %B_3_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 541 'load' 'B_3_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln16_87 = zext i8 %B_3_load_5" [src/EucHW_RC.cpp:16]   --->   Operation 542 'zext' 'zext_ln16_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 543 [1/1] (1.91ns)   --->   "%sub_ln16_43 = sub i9 %zext_ln16_86, i9 %zext_ln16_87" [src/EucHW_RC.cpp:16]   --->   Operation 543 'sub' 'sub_ln16_43' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln16_43 = sext i9 %sub_ln16_43" [src/EucHW_RC.cpp:16]   --->   Operation 544 'sext' 'sext_ln16_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 545 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_39)   --->   "%mul_ln16_42 = mul i18 %sext_ln16_43, i18 %sext_ln16_43" [src/EucHW_RC.cpp:16]   --->   Operation 545 'mul' 'mul_ln16_42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 546 [1/1] (0.00ns)   --->   "%A_4_addr_5 = getelementptr i8 %A_4, i64 0, i64 5" [src/EucHW_RC.cpp:16]   --->   Operation 546 'getelementptr' 'A_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 547 [2/2] (3.25ns)   --->   "%A_4_load_5 = load i4 %A_4_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 547 'load' 'A_4_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 548 [1/1] (0.00ns)   --->   "%B_4_addr_5 = getelementptr i8 %B_4, i64 0, i64 5" [src/EucHW_RC.cpp:16]   --->   Operation 548 'getelementptr' 'B_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 549 [2/2] (3.25ns)   --->   "%B_4_load_5 = load i4 %B_4_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 549 'load' 'B_4_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 550 [1/2] (3.25ns)   --->   "%A_5_load_5 = load i4 %A_5_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 550 'load' 'A_5_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln16_90 = zext i8 %A_5_load_5" [src/EucHW_RC.cpp:16]   --->   Operation 551 'zext' 'zext_ln16_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 552 [1/2] (3.25ns)   --->   "%B_5_load_5 = load i4 %B_5_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 552 'load' 'B_5_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln16_91 = zext i8 %B_5_load_5" [src/EucHW_RC.cpp:16]   --->   Operation 553 'zext' 'zext_ln16_91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 554 [1/1] (1.91ns)   --->   "%sub_ln16_45 = sub i9 %zext_ln16_90, i9 %zext_ln16_91" [src/EucHW_RC.cpp:16]   --->   Operation 554 'sub' 'sub_ln16_45' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln16_45 = sext i9 %sub_ln16_45" [src/EucHW_RC.cpp:16]   --->   Operation 555 'sext' 'sext_ln16_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 556 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_41)   --->   "%mul_ln16_44 = mul i18 %sext_ln16_45, i18 %sext_ln16_45" [src/EucHW_RC.cpp:16]   --->   Operation 556 'mul' 'mul_ln16_44' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 557 [1/1] (0.00ns)   --->   "%A_6_addr_5 = getelementptr i8 %A_6, i64 0, i64 5" [src/EucHW_RC.cpp:16]   --->   Operation 557 'getelementptr' 'A_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 558 [2/2] (3.25ns)   --->   "%A_6_load_5 = load i4 %A_6_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 558 'load' 'A_6_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 559 [1/1] (0.00ns)   --->   "%B_6_addr_5 = getelementptr i8 %B_6, i64 0, i64 5" [src/EucHW_RC.cpp:16]   --->   Operation 559 'getelementptr' 'B_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 560 [2/2] (3.25ns)   --->   "%B_6_load_5 = load i4 %B_6_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 560 'load' 'B_6_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 561 [1/2] (3.25ns)   --->   "%A_7_load_5 = load i4 %A_7_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 561 'load' 'A_7_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln16_94 = zext i8 %A_7_load_5" [src/EucHW_RC.cpp:16]   --->   Operation 562 'zext' 'zext_ln16_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 563 [1/2] (3.25ns)   --->   "%B_7_load_5 = load i4 %B_7_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 563 'load' 'B_7_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln16_95 = zext i8 %B_7_load_5" [src/EucHW_RC.cpp:16]   --->   Operation 564 'zext' 'zext_ln16_95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 565 [1/1] (1.91ns)   --->   "%sub_ln16_47 = sub i9 %zext_ln16_94, i9 %zext_ln16_95" [src/EucHW_RC.cpp:16]   --->   Operation 565 'sub' 'sub_ln16_47' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln16_47 = sext i9 %sub_ln16_47" [src/EucHW_RC.cpp:16]   --->   Operation 566 'sext' 'sext_ln16_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 567 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_42)   --->   "%mul_ln16_46 = mul i18 %sext_ln16_47, i18 %sext_ln16_47" [src/EucHW_RC.cpp:16]   --->   Operation 567 'mul' 'mul_ln16_46' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 568 [1/1] (0.00ns)   --->   "%A_1_addr_6 = getelementptr i8 %A_1, i64 0, i64 6" [src/EucHW_RC.cpp:16]   --->   Operation 568 'getelementptr' 'A_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 569 [2/2] (3.25ns)   --->   "%A_1_load_6 = load i4 %A_1_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 569 'load' 'A_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 570 [1/1] (0.00ns)   --->   "%B_1_addr_6 = getelementptr i8 %B_1, i64 0, i64 6" [src/EucHW_RC.cpp:16]   --->   Operation 570 'getelementptr' 'B_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 571 [2/2] (3.25ns)   --->   "%B_1_load_6 = load i4 %B_1_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 571 'load' 'B_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 572 [1/1] (0.00ns)   --->   "%A_3_addr_6 = getelementptr i8 %A_3, i64 0, i64 6" [src/EucHW_RC.cpp:16]   --->   Operation 572 'getelementptr' 'A_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 573 [2/2] (3.25ns)   --->   "%A_3_load_6 = load i4 %A_3_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 573 'load' 'A_3_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 574 [1/1] (0.00ns)   --->   "%B_3_addr_6 = getelementptr i8 %B_3, i64 0, i64 6" [src/EucHW_RC.cpp:16]   --->   Operation 574 'getelementptr' 'B_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 575 [2/2] (3.25ns)   --->   "%B_3_load_6 = load i4 %B_3_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 575 'load' 'B_3_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 576 [1/1] (0.00ns)   --->   "%A_5_addr_6 = getelementptr i8 %A_5, i64 0, i64 6" [src/EucHW_RC.cpp:16]   --->   Operation 576 'getelementptr' 'A_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 577 [2/2] (3.25ns)   --->   "%A_5_load_6 = load i4 %A_5_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 577 'load' 'A_5_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 578 [1/1] (0.00ns)   --->   "%B_5_addr_6 = getelementptr i8 %B_5, i64 0, i64 6" [src/EucHW_RC.cpp:16]   --->   Operation 578 'getelementptr' 'B_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 579 [2/2] (3.25ns)   --->   "%B_5_load_6 = load i4 %B_5_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 579 'load' 'B_5_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 580 [1/1] (0.00ns)   --->   "%A_7_addr_6 = getelementptr i8 %A_7, i64 0, i64 6" [src/EucHW_RC.cpp:16]   --->   Operation 580 'getelementptr' 'A_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 581 [2/2] (3.25ns)   --->   "%A_7_load_6 = load i4 %A_7_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 581 'load' 'A_7_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 582 [1/1] (0.00ns)   --->   "%B_7_addr_6 = getelementptr i8 %B_7, i64 0, i64 6" [src/EucHW_RC.cpp:16]   --->   Operation 582 'getelementptr' 'B_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 583 [2/2] (3.25ns)   --->   "%B_7_load_6 = load i4 %B_7_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 583 'load' 'B_7_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 584 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_15 = add i18 %mul_ln16_15, i18 %mul_ln16_16" [src/EucHW_RC.cpp:16]   --->   Operation 584 'add' 'add_ln16_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln16_143 = sext i18 %add_ln16_15" [src/EucHW_RC.cpp:16]   --->   Operation 585 'sext' 'sext_ln16_143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 586 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_16 = add i18 %mul_ln16_17, i18 %mul_ln16_18" [src/EucHW_RC.cpp:16]   --->   Operation 586 'add' 'add_ln16_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln16_144 = sext i18 %add_ln16_16" [src/EucHW_RC.cpp:16]   --->   Operation 587 'sext' 'sext_ln16_144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 588 [1/1] (2.13ns)   --->   "%add_ln16_17 = add i19 %sext_ln16_144, i19 %sext_ln16_143" [src/EucHW_RC.cpp:16]   --->   Operation 588 'add' 'add_ln16_17' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln16_145 = sext i19 %add_ln16_17" [src/EucHW_RC.cpp:16]   --->   Operation 589 'sext' 'sext_ln16_145' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 590 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_18 = add i18 %mul_ln16_19, i18 %mul_ln16_20" [src/EucHW_RC.cpp:16]   --->   Operation 590 'add' 'add_ln16_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln16_146 = sext i18 %add_ln16_18" [src/EucHW_RC.cpp:16]   --->   Operation 591 'sext' 'sext_ln16_146' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 592 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_19 = add i18 %mul_ln16_21, i18 %mul_ln16_22" [src/EucHW_RC.cpp:16]   --->   Operation 592 'add' 'add_ln16_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln16_147 = sext i18 %add_ln16_19" [src/EucHW_RC.cpp:16]   --->   Operation 593 'sext' 'sext_ln16_147' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 594 [1/1] (2.13ns)   --->   "%add_ln16_20 = add i19 %sext_ln16_147, i19 %sext_ln16_146" [src/EucHW_RC.cpp:16]   --->   Operation 594 'add' 'add_ln16_20' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln16_148 = sext i19 %add_ln16_20" [src/EucHW_RC.cpp:16]   --->   Operation 595 'sext' 'sext_ln16_148' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 596 [1/1] (2.16ns)   --->   "%add_ln16_21 = add i20 %sext_ln16_148, i20 %sext_ln16_145" [src/EucHW_RC.cpp:16]   --->   Operation 596 'add' 'add_ln16_21' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 597 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_22 = add i18 %mul_ln16_23, i18 %mul_ln16_24" [src/EucHW_RC.cpp:16]   --->   Operation 597 'add' 'add_ln16_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 598 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_23 = add i18 %mul_ln16_25, i18 %mul_ln16_26" [src/EucHW_RC.cpp:16]   --->   Operation 598 'add' 'add_ln16_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 599 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_25 = add i18 %mul_ln16_27, i18 %mul_ln16_28" [src/EucHW_RC.cpp:16]   --->   Operation 599 'add' 'add_ln16_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 600 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_26 = add i18 %mul_ln16_29, i18 %mul_ln16_30" [src/EucHW_RC.cpp:16]   --->   Operation 600 'add' 'add_ln16_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.45>
ST_8 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln16_32 = sext i9 %sub_ln16_32" [src/EucHW_RC.cpp:16]   --->   Operation 601 'sext' 'sext_ln16_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 602 [1/1] (4.35ns)   --->   "%mul_ln16_31 = mul i18 %sext_ln16_32, i18 %sext_ln16_32" [src/EucHW_RC.cpp:16]   --->   Operation 602 'mul' 'mul_ln16_31' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 603 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_31)   --->   "%mul_ln16_32 = mul i18 %sext_ln16_33, i18 %sext_ln16_33" [src/EucHW_RC.cpp:16]   --->   Operation 603 'mul' 'mul_ln16_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln16_34 = sext i9 %sub_ln16_34" [src/EucHW_RC.cpp:16]   --->   Operation 604 'sext' 'sext_ln16_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 605 [1/1] (4.35ns)   --->   "%mul_ln16_33 = mul i18 %sext_ln16_34, i18 %sext_ln16_34" [src/EucHW_RC.cpp:16]   --->   Operation 605 'mul' 'mul_ln16_33' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 606 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_32)   --->   "%mul_ln16_34 = mul i18 %sext_ln16_35, i18 %sext_ln16_35" [src/EucHW_RC.cpp:16]   --->   Operation 606 'mul' 'mul_ln16_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln16_36 = sext i9 %sub_ln16_36" [src/EucHW_RC.cpp:16]   --->   Operation 607 'sext' 'sext_ln16_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 608 [1/1] (4.35ns)   --->   "%mul_ln16_35 = mul i18 %sext_ln16_36, i18 %sext_ln16_36" [src/EucHW_RC.cpp:16]   --->   Operation 608 'mul' 'mul_ln16_35' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 609 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_34)   --->   "%mul_ln16_36 = mul i18 %sext_ln16_37, i18 %sext_ln16_37" [src/EucHW_RC.cpp:16]   --->   Operation 609 'mul' 'mul_ln16_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln16_38 = sext i9 %sub_ln16_38" [src/EucHW_RC.cpp:16]   --->   Operation 610 'sext' 'sext_ln16_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 611 [1/1] (4.35ns)   --->   "%mul_ln16_37 = mul i18 %sext_ln16_38, i18 %sext_ln16_38" [src/EucHW_RC.cpp:16]   --->   Operation 611 'mul' 'mul_ln16_37' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 612 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_35)   --->   "%mul_ln16_38 = mul i18 %sext_ln16_39, i18 %sext_ln16_39" [src/EucHW_RC.cpp:16]   --->   Operation 612 'mul' 'mul_ln16_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 613 [1/2] (3.25ns)   --->   "%A_0_load_5 = load i4 %A_0_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 613 'load' 'A_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln16_80 = zext i8 %A_0_load_5" [src/EucHW_RC.cpp:16]   --->   Operation 614 'zext' 'zext_ln16_80' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 615 [1/2] (3.25ns)   --->   "%B_0_load_5 = load i4 %B_0_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 615 'load' 'B_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln16_81 = zext i8 %B_0_load_5" [src/EucHW_RC.cpp:16]   --->   Operation 616 'zext' 'zext_ln16_81' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 617 [1/1] (1.91ns)   --->   "%sub_ln16_40 = sub i9 %zext_ln16_80, i9 %zext_ln16_81" [src/EucHW_RC.cpp:16]   --->   Operation 617 'sub' 'sub_ln16_40' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 618 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_38)   --->   "%mul_ln16_40 = mul i18 %sext_ln16_41, i18 %sext_ln16_41" [src/EucHW_RC.cpp:16]   --->   Operation 618 'mul' 'mul_ln16_40' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 619 [1/2] (3.25ns)   --->   "%A_2_load_5 = load i4 %A_2_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 619 'load' 'A_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln16_84 = zext i8 %A_2_load_5" [src/EucHW_RC.cpp:16]   --->   Operation 620 'zext' 'zext_ln16_84' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 621 [1/2] (3.25ns)   --->   "%B_2_load_5 = load i4 %B_2_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 621 'load' 'B_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln16_85 = zext i8 %B_2_load_5" [src/EucHW_RC.cpp:16]   --->   Operation 622 'zext' 'zext_ln16_85' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 623 [1/1] (1.91ns)   --->   "%sub_ln16_42 = sub i9 %zext_ln16_84, i9 %zext_ln16_85" [src/EucHW_RC.cpp:16]   --->   Operation 623 'sub' 'sub_ln16_42' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 624 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_39)   --->   "%mul_ln16_42 = mul i18 %sext_ln16_43, i18 %sext_ln16_43" [src/EucHW_RC.cpp:16]   --->   Operation 624 'mul' 'mul_ln16_42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 625 [1/2] (3.25ns)   --->   "%A_4_load_5 = load i4 %A_4_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 625 'load' 'A_4_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln16_88 = zext i8 %A_4_load_5" [src/EucHW_RC.cpp:16]   --->   Operation 626 'zext' 'zext_ln16_88' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 627 [1/2] (3.25ns)   --->   "%B_4_load_5 = load i4 %B_4_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 627 'load' 'B_4_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln16_89 = zext i8 %B_4_load_5" [src/EucHW_RC.cpp:16]   --->   Operation 628 'zext' 'zext_ln16_89' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 629 [1/1] (1.91ns)   --->   "%sub_ln16_44 = sub i9 %zext_ln16_88, i9 %zext_ln16_89" [src/EucHW_RC.cpp:16]   --->   Operation 629 'sub' 'sub_ln16_44' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 630 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_41)   --->   "%mul_ln16_44 = mul i18 %sext_ln16_45, i18 %sext_ln16_45" [src/EucHW_RC.cpp:16]   --->   Operation 630 'mul' 'mul_ln16_44' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 631 [1/2] (3.25ns)   --->   "%A_6_load_5 = load i4 %A_6_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 631 'load' 'A_6_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln16_92 = zext i8 %A_6_load_5" [src/EucHW_RC.cpp:16]   --->   Operation 632 'zext' 'zext_ln16_92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 633 [1/2] (3.25ns)   --->   "%B_6_load_5 = load i4 %B_6_addr_5" [src/EucHW_RC.cpp:16]   --->   Operation 633 'load' 'B_6_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln16_93 = zext i8 %B_6_load_5" [src/EucHW_RC.cpp:16]   --->   Operation 634 'zext' 'zext_ln16_93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 635 [1/1] (1.91ns)   --->   "%sub_ln16_46 = sub i9 %zext_ln16_92, i9 %zext_ln16_93" [src/EucHW_RC.cpp:16]   --->   Operation 635 'sub' 'sub_ln16_46' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 636 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_42)   --->   "%mul_ln16_46 = mul i18 %sext_ln16_47, i18 %sext_ln16_47" [src/EucHW_RC.cpp:16]   --->   Operation 636 'mul' 'mul_ln16_46' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 637 [1/1] (0.00ns)   --->   "%A_0_addr_6 = getelementptr i8 %A_0, i64 0, i64 6" [src/EucHW_RC.cpp:16]   --->   Operation 637 'getelementptr' 'A_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 638 [2/2] (3.25ns)   --->   "%A_0_load_6 = load i4 %A_0_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 638 'load' 'A_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 639 [1/1] (0.00ns)   --->   "%B_0_addr_6 = getelementptr i8 %B_0, i64 0, i64 6" [src/EucHW_RC.cpp:16]   --->   Operation 639 'getelementptr' 'B_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 640 [2/2] (3.25ns)   --->   "%B_0_load_6 = load i4 %B_0_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 640 'load' 'B_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 641 [1/2] (3.25ns)   --->   "%A_1_load_6 = load i4 %A_1_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 641 'load' 'A_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln16_98 = zext i8 %A_1_load_6" [src/EucHW_RC.cpp:16]   --->   Operation 642 'zext' 'zext_ln16_98' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 643 [1/2] (3.25ns)   --->   "%B_1_load_6 = load i4 %B_1_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 643 'load' 'B_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln16_99 = zext i8 %B_1_load_6" [src/EucHW_RC.cpp:16]   --->   Operation 644 'zext' 'zext_ln16_99' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 645 [1/1] (1.91ns)   --->   "%sub_ln16_49 = sub i9 %zext_ln16_98, i9 %zext_ln16_99" [src/EucHW_RC.cpp:16]   --->   Operation 645 'sub' 'sub_ln16_49' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln16_49 = sext i9 %sub_ln16_49" [src/EucHW_RC.cpp:16]   --->   Operation 646 'sext' 'sext_ln16_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 647 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_46)   --->   "%mul_ln16_48 = mul i18 %sext_ln16_49, i18 %sext_ln16_49" [src/EucHW_RC.cpp:16]   --->   Operation 647 'mul' 'mul_ln16_48' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 648 [1/1] (0.00ns)   --->   "%A_2_addr_6 = getelementptr i8 %A_2, i64 0, i64 6" [src/EucHW_RC.cpp:16]   --->   Operation 648 'getelementptr' 'A_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 649 [2/2] (3.25ns)   --->   "%A_2_load_6 = load i4 %A_2_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 649 'load' 'A_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 650 [1/1] (0.00ns)   --->   "%B_2_addr_6 = getelementptr i8 %B_2, i64 0, i64 6" [src/EucHW_RC.cpp:16]   --->   Operation 650 'getelementptr' 'B_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 651 [2/2] (3.25ns)   --->   "%B_2_load_6 = load i4 %B_2_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 651 'load' 'B_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 652 [1/2] (3.25ns)   --->   "%A_3_load_6 = load i4 %A_3_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 652 'load' 'A_3_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln16_102 = zext i8 %A_3_load_6" [src/EucHW_RC.cpp:16]   --->   Operation 653 'zext' 'zext_ln16_102' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 654 [1/2] (3.25ns)   --->   "%B_3_load_6 = load i4 %B_3_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 654 'load' 'B_3_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln16_103 = zext i8 %B_3_load_6" [src/EucHW_RC.cpp:16]   --->   Operation 655 'zext' 'zext_ln16_103' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 656 [1/1] (1.91ns)   --->   "%sub_ln16_51 = sub i9 %zext_ln16_102, i9 %zext_ln16_103" [src/EucHW_RC.cpp:16]   --->   Operation 656 'sub' 'sub_ln16_51' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln16_51 = sext i9 %sub_ln16_51" [src/EucHW_RC.cpp:16]   --->   Operation 657 'sext' 'sext_ln16_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 658 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_47)   --->   "%mul_ln16_50 = mul i18 %sext_ln16_51, i18 %sext_ln16_51" [src/EucHW_RC.cpp:16]   --->   Operation 658 'mul' 'mul_ln16_50' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 659 [1/1] (0.00ns)   --->   "%A_4_addr_6 = getelementptr i8 %A_4, i64 0, i64 6" [src/EucHW_RC.cpp:16]   --->   Operation 659 'getelementptr' 'A_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 660 [2/2] (3.25ns)   --->   "%A_4_load_6 = load i4 %A_4_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 660 'load' 'A_4_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 661 [1/1] (0.00ns)   --->   "%B_4_addr_6 = getelementptr i8 %B_4, i64 0, i64 6" [src/EucHW_RC.cpp:16]   --->   Operation 661 'getelementptr' 'B_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 662 [2/2] (3.25ns)   --->   "%B_4_load_6 = load i4 %B_4_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 662 'load' 'B_4_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 663 [1/2] (3.25ns)   --->   "%A_5_load_6 = load i4 %A_5_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 663 'load' 'A_5_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln16_106 = zext i8 %A_5_load_6" [src/EucHW_RC.cpp:16]   --->   Operation 664 'zext' 'zext_ln16_106' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 665 [1/2] (3.25ns)   --->   "%B_5_load_6 = load i4 %B_5_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 665 'load' 'B_5_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln16_107 = zext i8 %B_5_load_6" [src/EucHW_RC.cpp:16]   --->   Operation 666 'zext' 'zext_ln16_107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 667 [1/1] (1.91ns)   --->   "%sub_ln16_53 = sub i9 %zext_ln16_106, i9 %zext_ln16_107" [src/EucHW_RC.cpp:16]   --->   Operation 667 'sub' 'sub_ln16_53' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln16_53 = sext i9 %sub_ln16_53" [src/EucHW_RC.cpp:16]   --->   Operation 668 'sext' 'sext_ln16_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 669 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_49)   --->   "%mul_ln16_52 = mul i18 %sext_ln16_53, i18 %sext_ln16_53" [src/EucHW_RC.cpp:16]   --->   Operation 669 'mul' 'mul_ln16_52' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 670 [1/1] (0.00ns)   --->   "%A_6_addr_6 = getelementptr i8 %A_6, i64 0, i64 6" [src/EucHW_RC.cpp:16]   --->   Operation 670 'getelementptr' 'A_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 671 [2/2] (3.25ns)   --->   "%A_6_load_6 = load i4 %A_6_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 671 'load' 'A_6_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 672 [1/1] (0.00ns)   --->   "%B_6_addr_6 = getelementptr i8 %B_6, i64 0, i64 6" [src/EucHW_RC.cpp:16]   --->   Operation 672 'getelementptr' 'B_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 673 [2/2] (3.25ns)   --->   "%B_6_load_6 = load i4 %B_6_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 673 'load' 'B_6_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 674 [1/2] (3.25ns)   --->   "%A_7_load_6 = load i4 %A_7_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 674 'load' 'A_7_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln16_110 = zext i8 %A_7_load_6" [src/EucHW_RC.cpp:16]   --->   Operation 675 'zext' 'zext_ln16_110' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 676 [1/2] (3.25ns)   --->   "%B_7_load_6 = load i4 %B_7_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 676 'load' 'B_7_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln16_111 = zext i8 %B_7_load_6" [src/EucHW_RC.cpp:16]   --->   Operation 677 'zext' 'zext_ln16_111' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 678 [1/1] (1.91ns)   --->   "%sub_ln16_55 = sub i9 %zext_ln16_110, i9 %zext_ln16_111" [src/EucHW_RC.cpp:16]   --->   Operation 678 'sub' 'sub_ln16_55' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln16_55 = sext i9 %sub_ln16_55" [src/EucHW_RC.cpp:16]   --->   Operation 679 'sext' 'sext_ln16_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 680 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_50)   --->   "%mul_ln16_54 = mul i18 %sext_ln16_55, i18 %sext_ln16_55" [src/EucHW_RC.cpp:16]   --->   Operation 680 'mul' 'mul_ln16_54' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 681 [1/1] (0.00ns)   --->   "%A_1_addr_7 = getelementptr i8 %A_1, i64 0, i64 7" [src/EucHW_RC.cpp:16]   --->   Operation 681 'getelementptr' 'A_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 682 [2/2] (3.25ns)   --->   "%A_1_load_7 = load i4 %A_1_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 682 'load' 'A_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 683 [1/1] (0.00ns)   --->   "%B_1_addr_7 = getelementptr i8 %B_1, i64 0, i64 7" [src/EucHW_RC.cpp:16]   --->   Operation 683 'getelementptr' 'B_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 684 [2/2] (3.25ns)   --->   "%B_1_load_7 = load i4 %B_1_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 684 'load' 'B_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 685 [1/1] (0.00ns)   --->   "%A_3_addr_7 = getelementptr i8 %A_3, i64 0, i64 7" [src/EucHW_RC.cpp:16]   --->   Operation 685 'getelementptr' 'A_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 686 [2/2] (3.25ns)   --->   "%A_3_load_7 = load i4 %A_3_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 686 'load' 'A_3_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 687 [1/1] (0.00ns)   --->   "%B_3_addr_7 = getelementptr i8 %B_3, i64 0, i64 7" [src/EucHW_RC.cpp:16]   --->   Operation 687 'getelementptr' 'B_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 688 [2/2] (3.25ns)   --->   "%B_3_load_7 = load i4 %B_3_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 688 'load' 'B_3_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 689 [1/1] (0.00ns)   --->   "%A_5_addr_7 = getelementptr i8 %A_5, i64 0, i64 7" [src/EucHW_RC.cpp:16]   --->   Operation 689 'getelementptr' 'A_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 690 [2/2] (3.25ns)   --->   "%A_5_load_7 = load i4 %A_5_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 690 'load' 'A_5_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 691 [1/1] (0.00ns)   --->   "%B_5_addr_7 = getelementptr i8 %B_5, i64 0, i64 7" [src/EucHW_RC.cpp:16]   --->   Operation 691 'getelementptr' 'B_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 692 [2/2] (3.25ns)   --->   "%B_5_load_7 = load i4 %B_5_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 692 'load' 'B_5_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 693 [1/1] (0.00ns)   --->   "%A_7_addr_7 = getelementptr i8 %A_7, i64 0, i64 7" [src/EucHW_RC.cpp:16]   --->   Operation 693 'getelementptr' 'A_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 694 [2/2] (3.25ns)   --->   "%A_7_load_7 = load i4 %A_7_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 694 'load' 'A_7_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 695 [1/1] (0.00ns)   --->   "%B_7_addr_7 = getelementptr i8 %B_7, i64 0, i64 7" [src/EucHW_RC.cpp:16]   --->   Operation 695 'getelementptr' 'B_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 696 [2/2] (3.25ns)   --->   "%B_7_load_7 = load i4 %B_7_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 696 'load' 'B_7_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 697 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_22 = add i18 %mul_ln16_23, i18 %mul_ln16_24" [src/EucHW_RC.cpp:16]   --->   Operation 697 'add' 'add_ln16_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln16_150 = sext i18 %add_ln16_22" [src/EucHW_RC.cpp:16]   --->   Operation 698 'sext' 'sext_ln16_150' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 699 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_23 = add i18 %mul_ln16_25, i18 %mul_ln16_26" [src/EucHW_RC.cpp:16]   --->   Operation 699 'add' 'add_ln16_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln16_151 = sext i18 %add_ln16_23" [src/EucHW_RC.cpp:16]   --->   Operation 700 'sext' 'sext_ln16_151' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 701 [1/1] (2.13ns)   --->   "%add_ln16_24 = add i19 %sext_ln16_151, i19 %sext_ln16_150" [src/EucHW_RC.cpp:16]   --->   Operation 701 'add' 'add_ln16_24' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln16_152 = sext i19 %add_ln16_24" [src/EucHW_RC.cpp:16]   --->   Operation 702 'sext' 'sext_ln16_152' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 703 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_25 = add i18 %mul_ln16_27, i18 %mul_ln16_28" [src/EucHW_RC.cpp:16]   --->   Operation 703 'add' 'add_ln16_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln16_153 = sext i18 %add_ln16_25" [src/EucHW_RC.cpp:16]   --->   Operation 704 'sext' 'sext_ln16_153' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 705 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_26 = add i18 %mul_ln16_29, i18 %mul_ln16_30" [src/EucHW_RC.cpp:16]   --->   Operation 705 'add' 'add_ln16_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln16_154 = sext i18 %add_ln16_26" [src/EucHW_RC.cpp:16]   --->   Operation 706 'sext' 'sext_ln16_154' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 707 [1/1] (2.13ns)   --->   "%add_ln16_27 = add i19 %sext_ln16_154, i19 %sext_ln16_153" [src/EucHW_RC.cpp:16]   --->   Operation 707 'add' 'add_ln16_27' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln16_155 = sext i19 %add_ln16_27" [src/EucHW_RC.cpp:16]   --->   Operation 708 'sext' 'sext_ln16_155' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 709 [1/1] (2.16ns)   --->   "%add_ln16_28 = add i20 %sext_ln16_155, i20 %sext_ln16_152" [src/EucHW_RC.cpp:16]   --->   Operation 709 'add' 'add_ln16_28' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 710 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_31 = add i18 %mul_ln16_31, i18 %mul_ln16_32" [src/EucHW_RC.cpp:16]   --->   Operation 710 'add' 'add_ln16_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 711 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_32 = add i18 %mul_ln16_33, i18 %mul_ln16_34" [src/EucHW_RC.cpp:16]   --->   Operation 711 'add' 'add_ln16_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 712 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_34 = add i18 %mul_ln16_35, i18 %mul_ln16_36" [src/EucHW_RC.cpp:16]   --->   Operation 712 'add' 'add_ln16_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 713 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_35 = add i18 %mul_ln16_37, i18 %mul_ln16_38" [src/EucHW_RC.cpp:16]   --->   Operation 713 'add' 'add_ln16_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.45>
ST_9 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln16_40 = sext i9 %sub_ln16_40" [src/EucHW_RC.cpp:16]   --->   Operation 714 'sext' 'sext_ln16_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 715 [1/1] (4.35ns)   --->   "%mul_ln16_39 = mul i18 %sext_ln16_40, i18 %sext_ln16_40" [src/EucHW_RC.cpp:16]   --->   Operation 715 'mul' 'mul_ln16_39' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 716 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_38)   --->   "%mul_ln16_40 = mul i18 %sext_ln16_41, i18 %sext_ln16_41" [src/EucHW_RC.cpp:16]   --->   Operation 716 'mul' 'mul_ln16_40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln16_42 = sext i9 %sub_ln16_42" [src/EucHW_RC.cpp:16]   --->   Operation 717 'sext' 'sext_ln16_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 718 [1/1] (4.35ns)   --->   "%mul_ln16_41 = mul i18 %sext_ln16_42, i18 %sext_ln16_42" [src/EucHW_RC.cpp:16]   --->   Operation 718 'mul' 'mul_ln16_41' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 719 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_39)   --->   "%mul_ln16_42 = mul i18 %sext_ln16_43, i18 %sext_ln16_43" [src/EucHW_RC.cpp:16]   --->   Operation 719 'mul' 'mul_ln16_42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln16_44 = sext i9 %sub_ln16_44" [src/EucHW_RC.cpp:16]   --->   Operation 720 'sext' 'sext_ln16_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 721 [1/1] (4.35ns)   --->   "%mul_ln16_43 = mul i18 %sext_ln16_44, i18 %sext_ln16_44" [src/EucHW_RC.cpp:16]   --->   Operation 721 'mul' 'mul_ln16_43' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 722 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_41)   --->   "%mul_ln16_44 = mul i18 %sext_ln16_45, i18 %sext_ln16_45" [src/EucHW_RC.cpp:16]   --->   Operation 722 'mul' 'mul_ln16_44' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln16_46 = sext i9 %sub_ln16_46" [src/EucHW_RC.cpp:16]   --->   Operation 723 'sext' 'sext_ln16_46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 724 [1/1] (4.35ns)   --->   "%mul_ln16_45 = mul i18 %sext_ln16_46, i18 %sext_ln16_46" [src/EucHW_RC.cpp:16]   --->   Operation 724 'mul' 'mul_ln16_45' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 725 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_42)   --->   "%mul_ln16_46 = mul i18 %sext_ln16_47, i18 %sext_ln16_47" [src/EucHW_RC.cpp:16]   --->   Operation 725 'mul' 'mul_ln16_46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 726 [1/2] (3.25ns)   --->   "%A_0_load_6 = load i4 %A_0_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 726 'load' 'A_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln16_96 = zext i8 %A_0_load_6" [src/EucHW_RC.cpp:16]   --->   Operation 727 'zext' 'zext_ln16_96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 728 [1/2] (3.25ns)   --->   "%B_0_load_6 = load i4 %B_0_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 728 'load' 'B_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln16_97 = zext i8 %B_0_load_6" [src/EucHW_RC.cpp:16]   --->   Operation 729 'zext' 'zext_ln16_97' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 730 [1/1] (1.91ns)   --->   "%sub_ln16_48 = sub i9 %zext_ln16_96, i9 %zext_ln16_97" [src/EucHW_RC.cpp:16]   --->   Operation 730 'sub' 'sub_ln16_48' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 731 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_46)   --->   "%mul_ln16_48 = mul i18 %sext_ln16_49, i18 %sext_ln16_49" [src/EucHW_RC.cpp:16]   --->   Operation 731 'mul' 'mul_ln16_48' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 732 [1/2] (3.25ns)   --->   "%A_2_load_6 = load i4 %A_2_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 732 'load' 'A_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln16_100 = zext i8 %A_2_load_6" [src/EucHW_RC.cpp:16]   --->   Operation 733 'zext' 'zext_ln16_100' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 734 [1/2] (3.25ns)   --->   "%B_2_load_6 = load i4 %B_2_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 734 'load' 'B_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln16_101 = zext i8 %B_2_load_6" [src/EucHW_RC.cpp:16]   --->   Operation 735 'zext' 'zext_ln16_101' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 736 [1/1] (1.91ns)   --->   "%sub_ln16_50 = sub i9 %zext_ln16_100, i9 %zext_ln16_101" [src/EucHW_RC.cpp:16]   --->   Operation 736 'sub' 'sub_ln16_50' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 737 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_47)   --->   "%mul_ln16_50 = mul i18 %sext_ln16_51, i18 %sext_ln16_51" [src/EucHW_RC.cpp:16]   --->   Operation 737 'mul' 'mul_ln16_50' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 738 [1/2] (3.25ns)   --->   "%A_4_load_6 = load i4 %A_4_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 738 'load' 'A_4_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln16_104 = zext i8 %A_4_load_6" [src/EucHW_RC.cpp:16]   --->   Operation 739 'zext' 'zext_ln16_104' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 740 [1/2] (3.25ns)   --->   "%B_4_load_6 = load i4 %B_4_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 740 'load' 'B_4_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln16_105 = zext i8 %B_4_load_6" [src/EucHW_RC.cpp:16]   --->   Operation 741 'zext' 'zext_ln16_105' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 742 [1/1] (1.91ns)   --->   "%sub_ln16_52 = sub i9 %zext_ln16_104, i9 %zext_ln16_105" [src/EucHW_RC.cpp:16]   --->   Operation 742 'sub' 'sub_ln16_52' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 743 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_49)   --->   "%mul_ln16_52 = mul i18 %sext_ln16_53, i18 %sext_ln16_53" [src/EucHW_RC.cpp:16]   --->   Operation 743 'mul' 'mul_ln16_52' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 744 [1/2] (3.25ns)   --->   "%A_6_load_6 = load i4 %A_6_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 744 'load' 'A_6_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln16_108 = zext i8 %A_6_load_6" [src/EucHW_RC.cpp:16]   --->   Operation 745 'zext' 'zext_ln16_108' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 746 [1/2] (3.25ns)   --->   "%B_6_load_6 = load i4 %B_6_addr_6" [src/EucHW_RC.cpp:16]   --->   Operation 746 'load' 'B_6_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln16_109 = zext i8 %B_6_load_6" [src/EucHW_RC.cpp:16]   --->   Operation 747 'zext' 'zext_ln16_109' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 748 [1/1] (1.91ns)   --->   "%sub_ln16_54 = sub i9 %zext_ln16_108, i9 %zext_ln16_109" [src/EucHW_RC.cpp:16]   --->   Operation 748 'sub' 'sub_ln16_54' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 749 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_50)   --->   "%mul_ln16_54 = mul i18 %sext_ln16_55, i18 %sext_ln16_55" [src/EucHW_RC.cpp:16]   --->   Operation 749 'mul' 'mul_ln16_54' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 750 [1/1] (0.00ns)   --->   "%A_0_addr_7 = getelementptr i8 %A_0, i64 0, i64 7" [src/EucHW_RC.cpp:16]   --->   Operation 750 'getelementptr' 'A_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 751 [2/2] (3.25ns)   --->   "%A_0_load_7 = load i4 %A_0_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 751 'load' 'A_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 752 [1/1] (0.00ns)   --->   "%B_0_addr_7 = getelementptr i8 %B_0, i64 0, i64 7" [src/EucHW_RC.cpp:16]   --->   Operation 752 'getelementptr' 'B_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 753 [2/2] (3.25ns)   --->   "%B_0_load_7 = load i4 %B_0_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 753 'load' 'B_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 754 [1/2] (3.25ns)   --->   "%A_1_load_7 = load i4 %A_1_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 754 'load' 'A_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln16_114 = zext i8 %A_1_load_7" [src/EucHW_RC.cpp:16]   --->   Operation 755 'zext' 'zext_ln16_114' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 756 [1/2] (3.25ns)   --->   "%B_1_load_7 = load i4 %B_1_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 756 'load' 'B_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln16_115 = zext i8 %B_1_load_7" [src/EucHW_RC.cpp:16]   --->   Operation 757 'zext' 'zext_ln16_115' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 758 [1/1] (1.91ns)   --->   "%sub_ln16_57 = sub i9 %zext_ln16_114, i9 %zext_ln16_115" [src/EucHW_RC.cpp:16]   --->   Operation 758 'sub' 'sub_ln16_57' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln16_57 = sext i9 %sub_ln16_57" [src/EucHW_RC.cpp:16]   --->   Operation 759 'sext' 'sext_ln16_57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 760 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_53)   --->   "%mul_ln16_56 = mul i18 %sext_ln16_57, i18 %sext_ln16_57" [src/EucHW_RC.cpp:16]   --->   Operation 760 'mul' 'mul_ln16_56' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 761 [1/1] (0.00ns)   --->   "%A_2_addr_7 = getelementptr i8 %A_2, i64 0, i64 7" [src/EucHW_RC.cpp:16]   --->   Operation 761 'getelementptr' 'A_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 762 [2/2] (3.25ns)   --->   "%A_2_load_7 = load i4 %A_2_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 762 'load' 'A_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 763 [1/1] (0.00ns)   --->   "%B_2_addr_7 = getelementptr i8 %B_2, i64 0, i64 7" [src/EucHW_RC.cpp:16]   --->   Operation 763 'getelementptr' 'B_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 764 [2/2] (3.25ns)   --->   "%B_2_load_7 = load i4 %B_2_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 764 'load' 'B_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 765 [1/2] (3.25ns)   --->   "%A_3_load_7 = load i4 %A_3_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 765 'load' 'A_3_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln16_118 = zext i8 %A_3_load_7" [src/EucHW_RC.cpp:16]   --->   Operation 766 'zext' 'zext_ln16_118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 767 [1/2] (3.25ns)   --->   "%B_3_load_7 = load i4 %B_3_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 767 'load' 'B_3_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln16_119 = zext i8 %B_3_load_7" [src/EucHW_RC.cpp:16]   --->   Operation 768 'zext' 'zext_ln16_119' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 769 [1/1] (1.91ns)   --->   "%sub_ln16_59 = sub i9 %zext_ln16_118, i9 %zext_ln16_119" [src/EucHW_RC.cpp:16]   --->   Operation 769 'sub' 'sub_ln16_59' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln16_59 = sext i9 %sub_ln16_59" [src/EucHW_RC.cpp:16]   --->   Operation 770 'sext' 'sext_ln16_59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 771 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_54)   --->   "%mul_ln16_58 = mul i18 %sext_ln16_59, i18 %sext_ln16_59" [src/EucHW_RC.cpp:16]   --->   Operation 771 'mul' 'mul_ln16_58' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 772 [1/1] (0.00ns)   --->   "%A_4_addr_7 = getelementptr i8 %A_4, i64 0, i64 7" [src/EucHW_RC.cpp:16]   --->   Operation 772 'getelementptr' 'A_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 773 [2/2] (3.25ns)   --->   "%A_4_load_7 = load i4 %A_4_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 773 'load' 'A_4_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 774 [1/1] (0.00ns)   --->   "%B_4_addr_7 = getelementptr i8 %B_4, i64 0, i64 7" [src/EucHW_RC.cpp:16]   --->   Operation 774 'getelementptr' 'B_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 775 [2/2] (3.25ns)   --->   "%B_4_load_7 = load i4 %B_4_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 775 'load' 'B_4_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 776 [1/2] (3.25ns)   --->   "%A_5_load_7 = load i4 %A_5_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 776 'load' 'A_5_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln16_122 = zext i8 %A_5_load_7" [src/EucHW_RC.cpp:16]   --->   Operation 777 'zext' 'zext_ln16_122' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 778 [1/2] (3.25ns)   --->   "%B_5_load_7 = load i4 %B_5_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 778 'load' 'B_5_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln16_123 = zext i8 %B_5_load_7" [src/EucHW_RC.cpp:16]   --->   Operation 779 'zext' 'zext_ln16_123' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 780 [1/1] (1.91ns)   --->   "%sub_ln16_61 = sub i9 %zext_ln16_122, i9 %zext_ln16_123" [src/EucHW_RC.cpp:16]   --->   Operation 780 'sub' 'sub_ln16_61' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln16_61 = sext i9 %sub_ln16_61" [src/EucHW_RC.cpp:16]   --->   Operation 781 'sext' 'sext_ln16_61' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 782 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_56)   --->   "%mul_ln16_60 = mul i18 %sext_ln16_61, i18 %sext_ln16_61" [src/EucHW_RC.cpp:16]   --->   Operation 782 'mul' 'mul_ln16_60' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 783 [1/1] (0.00ns)   --->   "%A_6_addr_7 = getelementptr i8 %A_6, i64 0, i64 7" [src/EucHW_RC.cpp:16]   --->   Operation 783 'getelementptr' 'A_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 784 [2/2] (3.25ns)   --->   "%A_6_load_7 = load i4 %A_6_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 784 'load' 'A_6_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 785 [1/1] (0.00ns)   --->   "%B_6_addr_7 = getelementptr i8 %B_6, i64 0, i64 7" [src/EucHW_RC.cpp:16]   --->   Operation 785 'getelementptr' 'B_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 786 [2/2] (3.25ns)   --->   "%B_6_load_7 = load i4 %B_6_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 786 'load' 'B_6_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 787 [1/2] (3.25ns)   --->   "%A_7_load_7 = load i4 %A_7_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 787 'load' 'A_7_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln16_126 = zext i8 %A_7_load_7" [src/EucHW_RC.cpp:16]   --->   Operation 788 'zext' 'zext_ln16_126' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 789 [1/2] (3.25ns)   --->   "%B_7_load_7 = load i4 %B_7_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 789 'load' 'B_7_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln16_127 = zext i8 %B_7_load_7" [src/EucHW_RC.cpp:16]   --->   Operation 790 'zext' 'zext_ln16_127' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 791 [1/1] (1.91ns)   --->   "%sub_ln16_63 = sub i9 %zext_ln16_126, i9 %zext_ln16_127" [src/EucHW_RC.cpp:16]   --->   Operation 791 'sub' 'sub_ln16_63' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln16_63 = sext i9 %sub_ln16_63" [src/EucHW_RC.cpp:16]   --->   Operation 792 'sext' 'sext_ln16_63' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 793 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_57)   --->   "%mul_ln16_62 = mul i18 %sext_ln16_63, i18 %sext_ln16_63" [src/EucHW_RC.cpp:16]   --->   Operation 793 'mul' 'mul_ln16_62' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 794 [1/1] (0.00ns)   --->   "%A_1_addr_8 = getelementptr i8 %A_1, i64 0, i64 8" [src/EucHW_RC.cpp:16]   --->   Operation 794 'getelementptr' 'A_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 795 [2/2] (3.25ns)   --->   "%A_1_load_8 = load i4 %A_1_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 795 'load' 'A_1_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 796 [1/1] (0.00ns)   --->   "%B_1_addr_8 = getelementptr i8 %B_1, i64 0, i64 8" [src/EucHW_RC.cpp:16]   --->   Operation 796 'getelementptr' 'B_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 797 [2/2] (3.25ns)   --->   "%B_1_load_8 = load i4 %B_1_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 797 'load' 'B_1_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 798 [1/1] (0.00ns)   --->   "%A_3_addr_8 = getelementptr i8 %A_3, i64 0, i64 8" [src/EucHW_RC.cpp:16]   --->   Operation 798 'getelementptr' 'A_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 799 [2/2] (3.25ns)   --->   "%A_3_load_8 = load i4 %A_3_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 799 'load' 'A_3_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 800 [1/1] (0.00ns)   --->   "%B_3_addr_8 = getelementptr i8 %B_3, i64 0, i64 8" [src/EucHW_RC.cpp:16]   --->   Operation 800 'getelementptr' 'B_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 801 [2/2] (3.25ns)   --->   "%B_3_load_8 = load i4 %B_3_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 801 'load' 'B_3_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 802 [1/1] (0.00ns)   --->   "%A_5_addr_8 = getelementptr i8 %A_5, i64 0, i64 8" [src/EucHW_RC.cpp:16]   --->   Operation 802 'getelementptr' 'A_5_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 803 [2/2] (3.25ns)   --->   "%A_5_load_8 = load i4 %A_5_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 803 'load' 'A_5_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 804 [1/1] (0.00ns)   --->   "%B_5_addr_8 = getelementptr i8 %B_5, i64 0, i64 8" [src/EucHW_RC.cpp:16]   --->   Operation 804 'getelementptr' 'B_5_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 805 [2/2] (3.25ns)   --->   "%B_5_load_8 = load i4 %B_5_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 805 'load' 'B_5_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 806 [1/1] (0.00ns)   --->   "%A_7_addr_8 = getelementptr i8 %A_7, i64 0, i64 8" [src/EucHW_RC.cpp:16]   --->   Operation 806 'getelementptr' 'A_7_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 807 [2/2] (3.25ns)   --->   "%A_7_load_8 = load i4 %A_7_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 807 'load' 'A_7_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 808 [1/1] (0.00ns)   --->   "%B_7_addr_8 = getelementptr i8 %B_7, i64 0, i64 8" [src/EucHW_RC.cpp:16]   --->   Operation 808 'getelementptr' 'B_7_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 809 [2/2] (3.25ns)   --->   "%B_7_load_8 = load i4 %B_7_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 809 'load' 'B_7_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln16_149 = sext i20 %add_ln16_21" [src/EucHW_RC.cpp:16]   --->   Operation 810 'sext' 'sext_ln16_149' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln16_156 = sext i20 %add_ln16_28" [src/EucHW_RC.cpp:16]   --->   Operation 811 'sext' 'sext_ln16_156' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 812 [1/1] (2.19ns)   --->   "%add_ln16_29 = add i21 %sext_ln16_156, i21 %sext_ln16_149" [src/EucHW_RC.cpp:16]   --->   Operation 812 'add' 'add_ln16_29' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 813 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_31 = add i18 %mul_ln16_31, i18 %mul_ln16_32" [src/EucHW_RC.cpp:16]   --->   Operation 813 'add' 'add_ln16_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln16_159 = sext i18 %add_ln16_31" [src/EucHW_RC.cpp:16]   --->   Operation 814 'sext' 'sext_ln16_159' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 815 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_32 = add i18 %mul_ln16_33, i18 %mul_ln16_34" [src/EucHW_RC.cpp:16]   --->   Operation 815 'add' 'add_ln16_32' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln16_160 = sext i18 %add_ln16_32" [src/EucHW_RC.cpp:16]   --->   Operation 816 'sext' 'sext_ln16_160' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 817 [1/1] (2.13ns)   --->   "%add_ln16_33 = add i19 %sext_ln16_160, i19 %sext_ln16_159" [src/EucHW_RC.cpp:16]   --->   Operation 817 'add' 'add_ln16_33' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln16_161 = sext i19 %add_ln16_33" [src/EucHW_RC.cpp:16]   --->   Operation 818 'sext' 'sext_ln16_161' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 819 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_34 = add i18 %mul_ln16_35, i18 %mul_ln16_36" [src/EucHW_RC.cpp:16]   --->   Operation 819 'add' 'add_ln16_34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln16_162 = sext i18 %add_ln16_34" [src/EucHW_RC.cpp:16]   --->   Operation 820 'sext' 'sext_ln16_162' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 821 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_35 = add i18 %mul_ln16_37, i18 %mul_ln16_38" [src/EucHW_RC.cpp:16]   --->   Operation 821 'add' 'add_ln16_35' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 822 [1/1] (0.00ns)   --->   "%sext_ln16_163 = sext i18 %add_ln16_35" [src/EucHW_RC.cpp:16]   --->   Operation 822 'sext' 'sext_ln16_163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 823 [1/1] (2.13ns)   --->   "%add_ln16_36 = add i19 %sext_ln16_163, i19 %sext_ln16_162" [src/EucHW_RC.cpp:16]   --->   Operation 823 'add' 'add_ln16_36' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln16_164 = sext i19 %add_ln16_36" [src/EucHW_RC.cpp:16]   --->   Operation 824 'sext' 'sext_ln16_164' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 825 [1/1] (2.16ns)   --->   "%add_ln16_37 = add i20 %sext_ln16_164, i20 %sext_ln16_161" [src/EucHW_RC.cpp:16]   --->   Operation 825 'add' 'add_ln16_37' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 826 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_38 = add i18 %mul_ln16_39, i18 %mul_ln16_40" [src/EucHW_RC.cpp:16]   --->   Operation 826 'add' 'add_ln16_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 827 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_39 = add i18 %mul_ln16_41, i18 %mul_ln16_42" [src/EucHW_RC.cpp:16]   --->   Operation 827 'add' 'add_ln16_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 828 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_41 = add i18 %mul_ln16_43, i18 %mul_ln16_44" [src/EucHW_RC.cpp:16]   --->   Operation 828 'add' 'add_ln16_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 829 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_42 = add i18 %mul_ln16_45, i18 %mul_ln16_46" [src/EucHW_RC.cpp:16]   --->   Operation 829 'add' 'add_ln16_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 6.45>
ST_10 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln16_48 = sext i9 %sub_ln16_48" [src/EucHW_RC.cpp:16]   --->   Operation 830 'sext' 'sext_ln16_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 831 [1/1] (4.35ns)   --->   "%mul_ln16_47 = mul i18 %sext_ln16_48, i18 %sext_ln16_48" [src/EucHW_RC.cpp:16]   --->   Operation 831 'mul' 'mul_ln16_47' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 832 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_46)   --->   "%mul_ln16_48 = mul i18 %sext_ln16_49, i18 %sext_ln16_49" [src/EucHW_RC.cpp:16]   --->   Operation 832 'mul' 'mul_ln16_48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln16_50 = sext i9 %sub_ln16_50" [src/EucHW_RC.cpp:16]   --->   Operation 833 'sext' 'sext_ln16_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 834 [1/1] (4.35ns)   --->   "%mul_ln16_49 = mul i18 %sext_ln16_50, i18 %sext_ln16_50" [src/EucHW_RC.cpp:16]   --->   Operation 834 'mul' 'mul_ln16_49' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 835 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_47)   --->   "%mul_ln16_50 = mul i18 %sext_ln16_51, i18 %sext_ln16_51" [src/EucHW_RC.cpp:16]   --->   Operation 835 'mul' 'mul_ln16_50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln16_52 = sext i9 %sub_ln16_52" [src/EucHW_RC.cpp:16]   --->   Operation 836 'sext' 'sext_ln16_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 837 [1/1] (4.35ns)   --->   "%mul_ln16_51 = mul i18 %sext_ln16_52, i18 %sext_ln16_52" [src/EucHW_RC.cpp:16]   --->   Operation 837 'mul' 'mul_ln16_51' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 838 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_49)   --->   "%mul_ln16_52 = mul i18 %sext_ln16_53, i18 %sext_ln16_53" [src/EucHW_RC.cpp:16]   --->   Operation 838 'mul' 'mul_ln16_52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln16_54 = sext i9 %sub_ln16_54" [src/EucHW_RC.cpp:16]   --->   Operation 839 'sext' 'sext_ln16_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 840 [1/1] (4.35ns)   --->   "%mul_ln16_53 = mul i18 %sext_ln16_54, i18 %sext_ln16_54" [src/EucHW_RC.cpp:16]   --->   Operation 840 'mul' 'mul_ln16_53' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 841 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_50)   --->   "%mul_ln16_54 = mul i18 %sext_ln16_55, i18 %sext_ln16_55" [src/EucHW_RC.cpp:16]   --->   Operation 841 'mul' 'mul_ln16_54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 842 [1/2] (3.25ns)   --->   "%A_0_load_7 = load i4 %A_0_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 842 'load' 'A_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln16_112 = zext i8 %A_0_load_7" [src/EucHW_RC.cpp:16]   --->   Operation 843 'zext' 'zext_ln16_112' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 844 [1/2] (3.25ns)   --->   "%B_0_load_7 = load i4 %B_0_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 844 'load' 'B_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln16_113 = zext i8 %B_0_load_7" [src/EucHW_RC.cpp:16]   --->   Operation 845 'zext' 'zext_ln16_113' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 846 [1/1] (1.91ns)   --->   "%sub_ln16_56 = sub i9 %zext_ln16_112, i9 %zext_ln16_113" [src/EucHW_RC.cpp:16]   --->   Operation 846 'sub' 'sub_ln16_56' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 847 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_53)   --->   "%mul_ln16_56 = mul i18 %sext_ln16_57, i18 %sext_ln16_57" [src/EucHW_RC.cpp:16]   --->   Operation 847 'mul' 'mul_ln16_56' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 848 [1/2] (3.25ns)   --->   "%A_2_load_7 = load i4 %A_2_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 848 'load' 'A_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln16_116 = zext i8 %A_2_load_7" [src/EucHW_RC.cpp:16]   --->   Operation 849 'zext' 'zext_ln16_116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 850 [1/2] (3.25ns)   --->   "%B_2_load_7 = load i4 %B_2_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 850 'load' 'B_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln16_117 = zext i8 %B_2_load_7" [src/EucHW_RC.cpp:16]   --->   Operation 851 'zext' 'zext_ln16_117' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 852 [1/1] (1.91ns)   --->   "%sub_ln16_58 = sub i9 %zext_ln16_116, i9 %zext_ln16_117" [src/EucHW_RC.cpp:16]   --->   Operation 852 'sub' 'sub_ln16_58' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 853 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_54)   --->   "%mul_ln16_58 = mul i18 %sext_ln16_59, i18 %sext_ln16_59" [src/EucHW_RC.cpp:16]   --->   Operation 853 'mul' 'mul_ln16_58' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 854 [1/2] (3.25ns)   --->   "%A_4_load_7 = load i4 %A_4_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 854 'load' 'A_4_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln16_120 = zext i8 %A_4_load_7" [src/EucHW_RC.cpp:16]   --->   Operation 855 'zext' 'zext_ln16_120' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 856 [1/2] (3.25ns)   --->   "%B_4_load_7 = load i4 %B_4_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 856 'load' 'B_4_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln16_121 = zext i8 %B_4_load_7" [src/EucHW_RC.cpp:16]   --->   Operation 857 'zext' 'zext_ln16_121' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 858 [1/1] (1.91ns)   --->   "%sub_ln16_60 = sub i9 %zext_ln16_120, i9 %zext_ln16_121" [src/EucHW_RC.cpp:16]   --->   Operation 858 'sub' 'sub_ln16_60' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 859 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_56)   --->   "%mul_ln16_60 = mul i18 %sext_ln16_61, i18 %sext_ln16_61" [src/EucHW_RC.cpp:16]   --->   Operation 859 'mul' 'mul_ln16_60' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 860 [1/2] (3.25ns)   --->   "%A_6_load_7 = load i4 %A_6_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 860 'load' 'A_6_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln16_124 = zext i8 %A_6_load_7" [src/EucHW_RC.cpp:16]   --->   Operation 861 'zext' 'zext_ln16_124' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 862 [1/2] (3.25ns)   --->   "%B_6_load_7 = load i4 %B_6_addr_7" [src/EucHW_RC.cpp:16]   --->   Operation 862 'load' 'B_6_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln16_125 = zext i8 %B_6_load_7" [src/EucHW_RC.cpp:16]   --->   Operation 863 'zext' 'zext_ln16_125' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 864 [1/1] (1.91ns)   --->   "%sub_ln16_62 = sub i9 %zext_ln16_124, i9 %zext_ln16_125" [src/EucHW_RC.cpp:16]   --->   Operation 864 'sub' 'sub_ln16_62' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 865 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_57)   --->   "%mul_ln16_62 = mul i18 %sext_ln16_63, i18 %sext_ln16_63" [src/EucHW_RC.cpp:16]   --->   Operation 865 'mul' 'mul_ln16_62' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 866 [1/1] (0.00ns)   --->   "%A_0_addr_8 = getelementptr i8 %A_0, i64 0, i64 8" [src/EucHW_RC.cpp:16]   --->   Operation 866 'getelementptr' 'A_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 867 [2/2] (3.25ns)   --->   "%A_0_load_8 = load i4 %A_0_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 867 'load' 'A_0_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 868 [1/1] (0.00ns)   --->   "%B_0_addr_8 = getelementptr i8 %B_0, i64 0, i64 8" [src/EucHW_RC.cpp:16]   --->   Operation 868 'getelementptr' 'B_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 869 [2/2] (3.25ns)   --->   "%B_0_load_8 = load i4 %B_0_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 869 'load' 'B_0_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 870 [1/2] (3.25ns)   --->   "%A_1_load_8 = load i4 %A_1_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 870 'load' 'A_1_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln16_130 = zext i8 %A_1_load_8" [src/EucHW_RC.cpp:16]   --->   Operation 871 'zext' 'zext_ln16_130' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 872 [1/2] (3.25ns)   --->   "%B_1_load_8 = load i4 %B_1_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 872 'load' 'B_1_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln16_131 = zext i8 %B_1_load_8" [src/EucHW_RC.cpp:16]   --->   Operation 873 'zext' 'zext_ln16_131' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 874 [1/1] (1.91ns)   --->   "%sub_ln16_65 = sub i9 %zext_ln16_130, i9 %zext_ln16_131" [src/EucHW_RC.cpp:16]   --->   Operation 874 'sub' 'sub_ln16_65' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln16_65 = sext i9 %sub_ln16_65" [src/EucHW_RC.cpp:16]   --->   Operation 875 'sext' 'sext_ln16_65' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 876 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_63)   --->   "%mul_ln16_64 = mul i18 %sext_ln16_65, i18 %sext_ln16_65" [src/EucHW_RC.cpp:16]   --->   Operation 876 'mul' 'mul_ln16_64' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 877 [1/1] (0.00ns)   --->   "%A_2_addr_8 = getelementptr i8 %A_2, i64 0, i64 8" [src/EucHW_RC.cpp:16]   --->   Operation 877 'getelementptr' 'A_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 878 [2/2] (3.25ns)   --->   "%A_2_load_8 = load i4 %A_2_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 878 'load' 'A_2_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 879 [1/1] (0.00ns)   --->   "%B_2_addr_8 = getelementptr i8 %B_2, i64 0, i64 8" [src/EucHW_RC.cpp:16]   --->   Operation 879 'getelementptr' 'B_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 880 [2/2] (3.25ns)   --->   "%B_2_load_8 = load i4 %B_2_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 880 'load' 'B_2_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 881 [1/2] (3.25ns)   --->   "%A_3_load_8 = load i4 %A_3_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 881 'load' 'A_3_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln16_134 = zext i8 %A_3_load_8" [src/EucHW_RC.cpp:16]   --->   Operation 882 'zext' 'zext_ln16_134' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 883 [1/2] (3.25ns)   --->   "%B_3_load_8 = load i4 %B_3_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 883 'load' 'B_3_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln16_135 = zext i8 %B_3_load_8" [src/EucHW_RC.cpp:16]   --->   Operation 884 'zext' 'zext_ln16_135' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 885 [1/1] (1.91ns)   --->   "%sub_ln16_67 = sub i9 %zext_ln16_134, i9 %zext_ln16_135" [src/EucHW_RC.cpp:16]   --->   Operation 885 'sub' 'sub_ln16_67' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln16_67 = sext i9 %sub_ln16_67" [src/EucHW_RC.cpp:16]   --->   Operation 886 'sext' 'sext_ln16_67' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 887 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_64)   --->   "%mul_ln16_66 = mul i18 %sext_ln16_67, i18 %sext_ln16_67" [src/EucHW_RC.cpp:16]   --->   Operation 887 'mul' 'mul_ln16_66' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 888 [1/1] (0.00ns)   --->   "%A_4_addr_8 = getelementptr i8 %A_4, i64 0, i64 8" [src/EucHW_RC.cpp:16]   --->   Operation 888 'getelementptr' 'A_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 889 [2/2] (3.25ns)   --->   "%A_4_load_8 = load i4 %A_4_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 889 'load' 'A_4_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 890 [1/1] (0.00ns)   --->   "%B_4_addr_8 = getelementptr i8 %B_4, i64 0, i64 8" [src/EucHW_RC.cpp:16]   --->   Operation 890 'getelementptr' 'B_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 891 [2/2] (3.25ns)   --->   "%B_4_load_8 = load i4 %B_4_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 891 'load' 'B_4_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 892 [1/2] (3.25ns)   --->   "%A_5_load_8 = load i4 %A_5_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 892 'load' 'A_5_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln16_138 = zext i8 %A_5_load_8" [src/EucHW_RC.cpp:16]   --->   Operation 893 'zext' 'zext_ln16_138' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 894 [1/2] (3.25ns)   --->   "%B_5_load_8 = load i4 %B_5_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 894 'load' 'B_5_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln16_139 = zext i8 %B_5_load_8" [src/EucHW_RC.cpp:16]   --->   Operation 895 'zext' 'zext_ln16_139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 896 [1/1] (1.91ns)   --->   "%sub_ln16_69 = sub i9 %zext_ln16_138, i9 %zext_ln16_139" [src/EucHW_RC.cpp:16]   --->   Operation 896 'sub' 'sub_ln16_69' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 897 [1/1] (0.00ns)   --->   "%sext_ln16_69 = sext i9 %sub_ln16_69" [src/EucHW_RC.cpp:16]   --->   Operation 897 'sext' 'sext_ln16_69' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 898 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_66)   --->   "%mul_ln16_68 = mul i18 %sext_ln16_69, i18 %sext_ln16_69" [src/EucHW_RC.cpp:16]   --->   Operation 898 'mul' 'mul_ln16_68' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 899 [1/1] (0.00ns)   --->   "%A_6_addr_8 = getelementptr i8 %A_6, i64 0, i64 8" [src/EucHW_RC.cpp:16]   --->   Operation 899 'getelementptr' 'A_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 900 [2/2] (3.25ns)   --->   "%A_6_load_8 = load i4 %A_6_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 900 'load' 'A_6_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 901 [1/1] (0.00ns)   --->   "%B_6_addr_8 = getelementptr i8 %B_6, i64 0, i64 8" [src/EucHW_RC.cpp:16]   --->   Operation 901 'getelementptr' 'B_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 902 [2/2] (3.25ns)   --->   "%B_6_load_8 = load i4 %B_6_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 902 'load' 'B_6_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 903 [1/2] (3.25ns)   --->   "%A_7_load_8 = load i4 %A_7_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 903 'load' 'A_7_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln16_142 = zext i8 %A_7_load_8" [src/EucHW_RC.cpp:16]   --->   Operation 904 'zext' 'zext_ln16_142' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 905 [1/2] (3.25ns)   --->   "%B_7_load_8 = load i4 %B_7_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 905 'load' 'B_7_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln16_143 = zext i8 %B_7_load_8" [src/EucHW_RC.cpp:16]   --->   Operation 906 'zext' 'zext_ln16_143' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 907 [1/1] (1.91ns)   --->   "%sub_ln16_71 = sub i9 %zext_ln16_142, i9 %zext_ln16_143" [src/EucHW_RC.cpp:16]   --->   Operation 907 'sub' 'sub_ln16_71' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 908 [1/1] (0.00ns)   --->   "%sext_ln16_71 = sext i9 %sub_ln16_71" [src/EucHW_RC.cpp:16]   --->   Operation 908 'sext' 'sext_ln16_71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 909 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_67)   --->   "%mul_ln16_70 = mul i18 %sext_ln16_71, i18 %sext_ln16_71" [src/EucHW_RC.cpp:16]   --->   Operation 909 'mul' 'mul_ln16_70' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 910 [1/1] (0.00ns)   --->   "%A_1_addr_9 = getelementptr i8 %A_1, i64 0, i64 9" [src/EucHW_RC.cpp:16]   --->   Operation 910 'getelementptr' 'A_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 911 [2/2] (3.25ns)   --->   "%A_1_load_9 = load i4 %A_1_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 911 'load' 'A_1_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 912 [1/1] (0.00ns)   --->   "%B_1_addr_9 = getelementptr i8 %B_1, i64 0, i64 9" [src/EucHW_RC.cpp:16]   --->   Operation 912 'getelementptr' 'B_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 913 [2/2] (3.25ns)   --->   "%B_1_load_9 = load i4 %B_1_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 913 'load' 'B_1_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 914 [1/1] (0.00ns)   --->   "%A_3_addr_9 = getelementptr i8 %A_3, i64 0, i64 9" [src/EucHW_RC.cpp:16]   --->   Operation 914 'getelementptr' 'A_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 915 [2/2] (3.25ns)   --->   "%A_3_load_9 = load i4 %A_3_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 915 'load' 'A_3_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 916 [1/1] (0.00ns)   --->   "%B_3_addr_9 = getelementptr i8 %B_3, i64 0, i64 9" [src/EucHW_RC.cpp:16]   --->   Operation 916 'getelementptr' 'B_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 917 [2/2] (3.25ns)   --->   "%B_3_load_9 = load i4 %B_3_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 917 'load' 'B_3_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 918 [1/1] (0.00ns)   --->   "%A_5_addr_9 = getelementptr i8 %A_5, i64 0, i64 9" [src/EucHW_RC.cpp:16]   --->   Operation 918 'getelementptr' 'A_5_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 919 [2/2] (3.25ns)   --->   "%A_5_load_9 = load i4 %A_5_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 919 'load' 'A_5_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 920 [1/1] (0.00ns)   --->   "%B_5_addr_9 = getelementptr i8 %B_5, i64 0, i64 9" [src/EucHW_RC.cpp:16]   --->   Operation 920 'getelementptr' 'B_5_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 921 [2/2] (3.25ns)   --->   "%B_5_load_9 = load i4 %B_5_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 921 'load' 'B_5_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 922 [1/1] (0.00ns)   --->   "%A_7_addr_9 = getelementptr i8 %A_7, i64 0, i64 9" [src/EucHW_RC.cpp:16]   --->   Operation 922 'getelementptr' 'A_7_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 923 [2/2] (3.25ns)   --->   "%A_7_load_9 = load i4 %A_7_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 923 'load' 'A_7_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 924 [1/1] (0.00ns)   --->   "%B_7_addr_9 = getelementptr i8 %B_7, i64 0, i64 9" [src/EucHW_RC.cpp:16]   --->   Operation 924 'getelementptr' 'B_7_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 925 [2/2] (3.25ns)   --->   "%B_7_load_9 = load i4 %B_7_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 925 'load' 'B_7_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 926 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_38 = add i18 %mul_ln16_39, i18 %mul_ln16_40" [src/EucHW_RC.cpp:16]   --->   Operation 926 'add' 'add_ln16_38' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln16_166 = sext i18 %add_ln16_38" [src/EucHW_RC.cpp:16]   --->   Operation 927 'sext' 'sext_ln16_166' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 928 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_39 = add i18 %mul_ln16_41, i18 %mul_ln16_42" [src/EucHW_RC.cpp:16]   --->   Operation 928 'add' 'add_ln16_39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln16_167 = sext i18 %add_ln16_39" [src/EucHW_RC.cpp:16]   --->   Operation 929 'sext' 'sext_ln16_167' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 930 [1/1] (2.13ns)   --->   "%add_ln16_40 = add i19 %sext_ln16_167, i19 %sext_ln16_166" [src/EucHW_RC.cpp:16]   --->   Operation 930 'add' 'add_ln16_40' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln16_168 = sext i19 %add_ln16_40" [src/EucHW_RC.cpp:16]   --->   Operation 931 'sext' 'sext_ln16_168' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 932 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_41 = add i18 %mul_ln16_43, i18 %mul_ln16_44" [src/EucHW_RC.cpp:16]   --->   Operation 932 'add' 'add_ln16_41' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln16_169 = sext i18 %add_ln16_41" [src/EucHW_RC.cpp:16]   --->   Operation 933 'sext' 'sext_ln16_169' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 934 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_42 = add i18 %mul_ln16_45, i18 %mul_ln16_46" [src/EucHW_RC.cpp:16]   --->   Operation 934 'add' 'add_ln16_42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln16_170 = sext i18 %add_ln16_42" [src/EucHW_RC.cpp:16]   --->   Operation 935 'sext' 'sext_ln16_170' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 936 [1/1] (2.13ns)   --->   "%add_ln16_43 = add i19 %sext_ln16_170, i19 %sext_ln16_169" [src/EucHW_RC.cpp:16]   --->   Operation 936 'add' 'add_ln16_43' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln16_171 = sext i19 %add_ln16_43" [src/EucHW_RC.cpp:16]   --->   Operation 937 'sext' 'sext_ln16_171' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 938 [1/1] (2.16ns)   --->   "%add_ln16_44 = add i20 %sext_ln16_171, i20 %sext_ln16_168" [src/EucHW_RC.cpp:16]   --->   Operation 938 'add' 'add_ln16_44' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 939 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_46 = add i18 %mul_ln16_47, i18 %mul_ln16_48" [src/EucHW_RC.cpp:16]   --->   Operation 939 'add' 'add_ln16_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 940 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_47 = add i18 %mul_ln16_49, i18 %mul_ln16_50" [src/EucHW_RC.cpp:16]   --->   Operation 940 'add' 'add_ln16_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 941 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_49 = add i18 %mul_ln16_51, i18 %mul_ln16_52" [src/EucHW_RC.cpp:16]   --->   Operation 941 'add' 'add_ln16_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 942 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_50 = add i18 %mul_ln16_53, i18 %mul_ln16_54" [src/EucHW_RC.cpp:16]   --->   Operation 942 'add' 'add_ln16_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 6.45>
ST_11 : Operation 943 [1/1] (0.00ns)   --->   "%sext_ln16_56 = sext i9 %sub_ln16_56" [src/EucHW_RC.cpp:16]   --->   Operation 943 'sext' 'sext_ln16_56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 944 [1/1] (4.35ns)   --->   "%mul_ln16_55 = mul i18 %sext_ln16_56, i18 %sext_ln16_56" [src/EucHW_RC.cpp:16]   --->   Operation 944 'mul' 'mul_ln16_55' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 945 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_53)   --->   "%mul_ln16_56 = mul i18 %sext_ln16_57, i18 %sext_ln16_57" [src/EucHW_RC.cpp:16]   --->   Operation 945 'mul' 'mul_ln16_56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln16_58 = sext i9 %sub_ln16_58" [src/EucHW_RC.cpp:16]   --->   Operation 946 'sext' 'sext_ln16_58' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 947 [1/1] (4.35ns)   --->   "%mul_ln16_57 = mul i18 %sext_ln16_58, i18 %sext_ln16_58" [src/EucHW_RC.cpp:16]   --->   Operation 947 'mul' 'mul_ln16_57' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 948 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_54)   --->   "%mul_ln16_58 = mul i18 %sext_ln16_59, i18 %sext_ln16_59" [src/EucHW_RC.cpp:16]   --->   Operation 948 'mul' 'mul_ln16_58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln16_60 = sext i9 %sub_ln16_60" [src/EucHW_RC.cpp:16]   --->   Operation 949 'sext' 'sext_ln16_60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 950 [1/1] (4.35ns)   --->   "%mul_ln16_59 = mul i18 %sext_ln16_60, i18 %sext_ln16_60" [src/EucHW_RC.cpp:16]   --->   Operation 950 'mul' 'mul_ln16_59' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 951 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_56)   --->   "%mul_ln16_60 = mul i18 %sext_ln16_61, i18 %sext_ln16_61" [src/EucHW_RC.cpp:16]   --->   Operation 951 'mul' 'mul_ln16_60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 952 [1/1] (0.00ns)   --->   "%sext_ln16_62 = sext i9 %sub_ln16_62" [src/EucHW_RC.cpp:16]   --->   Operation 952 'sext' 'sext_ln16_62' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 953 [1/1] (4.35ns)   --->   "%mul_ln16_61 = mul i18 %sext_ln16_62, i18 %sext_ln16_62" [src/EucHW_RC.cpp:16]   --->   Operation 953 'mul' 'mul_ln16_61' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 954 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_57)   --->   "%mul_ln16_62 = mul i18 %sext_ln16_63, i18 %sext_ln16_63" [src/EucHW_RC.cpp:16]   --->   Operation 954 'mul' 'mul_ln16_62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 955 [1/2] (3.25ns)   --->   "%A_0_load_8 = load i4 %A_0_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 955 'load' 'A_0_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln16_128 = zext i8 %A_0_load_8" [src/EucHW_RC.cpp:16]   --->   Operation 956 'zext' 'zext_ln16_128' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 957 [1/2] (3.25ns)   --->   "%B_0_load_8 = load i4 %B_0_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 957 'load' 'B_0_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln16_129 = zext i8 %B_0_load_8" [src/EucHW_RC.cpp:16]   --->   Operation 958 'zext' 'zext_ln16_129' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 959 [1/1] (1.91ns)   --->   "%sub_ln16_64 = sub i9 %zext_ln16_128, i9 %zext_ln16_129" [src/EucHW_RC.cpp:16]   --->   Operation 959 'sub' 'sub_ln16_64' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 960 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_63)   --->   "%mul_ln16_64 = mul i18 %sext_ln16_65, i18 %sext_ln16_65" [src/EucHW_RC.cpp:16]   --->   Operation 960 'mul' 'mul_ln16_64' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 961 [1/2] (3.25ns)   --->   "%A_2_load_8 = load i4 %A_2_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 961 'load' 'A_2_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln16_132 = zext i8 %A_2_load_8" [src/EucHW_RC.cpp:16]   --->   Operation 962 'zext' 'zext_ln16_132' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 963 [1/2] (3.25ns)   --->   "%B_2_load_8 = load i4 %B_2_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 963 'load' 'B_2_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln16_133 = zext i8 %B_2_load_8" [src/EucHW_RC.cpp:16]   --->   Operation 964 'zext' 'zext_ln16_133' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 965 [1/1] (1.91ns)   --->   "%sub_ln16_66 = sub i9 %zext_ln16_132, i9 %zext_ln16_133" [src/EucHW_RC.cpp:16]   --->   Operation 965 'sub' 'sub_ln16_66' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 966 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_64)   --->   "%mul_ln16_66 = mul i18 %sext_ln16_67, i18 %sext_ln16_67" [src/EucHW_RC.cpp:16]   --->   Operation 966 'mul' 'mul_ln16_66' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 967 [1/2] (3.25ns)   --->   "%A_4_load_8 = load i4 %A_4_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 967 'load' 'A_4_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln16_136 = zext i8 %A_4_load_8" [src/EucHW_RC.cpp:16]   --->   Operation 968 'zext' 'zext_ln16_136' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 969 [1/2] (3.25ns)   --->   "%B_4_load_8 = load i4 %B_4_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 969 'load' 'B_4_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln16_137 = zext i8 %B_4_load_8" [src/EucHW_RC.cpp:16]   --->   Operation 970 'zext' 'zext_ln16_137' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 971 [1/1] (1.91ns)   --->   "%sub_ln16_68 = sub i9 %zext_ln16_136, i9 %zext_ln16_137" [src/EucHW_RC.cpp:16]   --->   Operation 971 'sub' 'sub_ln16_68' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 972 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_66)   --->   "%mul_ln16_68 = mul i18 %sext_ln16_69, i18 %sext_ln16_69" [src/EucHW_RC.cpp:16]   --->   Operation 972 'mul' 'mul_ln16_68' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 973 [1/2] (3.25ns)   --->   "%A_6_load_8 = load i4 %A_6_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 973 'load' 'A_6_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln16_140 = zext i8 %A_6_load_8" [src/EucHW_RC.cpp:16]   --->   Operation 974 'zext' 'zext_ln16_140' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 975 [1/2] (3.25ns)   --->   "%B_6_load_8 = load i4 %B_6_addr_8" [src/EucHW_RC.cpp:16]   --->   Operation 975 'load' 'B_6_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln16_141 = zext i8 %B_6_load_8" [src/EucHW_RC.cpp:16]   --->   Operation 976 'zext' 'zext_ln16_141' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 977 [1/1] (1.91ns)   --->   "%sub_ln16_70 = sub i9 %zext_ln16_140, i9 %zext_ln16_141" [src/EucHW_RC.cpp:16]   --->   Operation 977 'sub' 'sub_ln16_70' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 978 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_67)   --->   "%mul_ln16_70 = mul i18 %sext_ln16_71, i18 %sext_ln16_71" [src/EucHW_RC.cpp:16]   --->   Operation 978 'mul' 'mul_ln16_70' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 979 [1/1] (0.00ns)   --->   "%A_0_addr_9 = getelementptr i8 %A_0, i64 0, i64 9" [src/EucHW_RC.cpp:16]   --->   Operation 979 'getelementptr' 'A_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 980 [2/2] (3.25ns)   --->   "%A_0_load_9 = load i4 %A_0_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 980 'load' 'A_0_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 981 [1/1] (0.00ns)   --->   "%B_0_addr_9 = getelementptr i8 %B_0, i64 0, i64 9" [src/EucHW_RC.cpp:16]   --->   Operation 981 'getelementptr' 'B_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 982 [2/2] (3.25ns)   --->   "%B_0_load_9 = load i4 %B_0_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 982 'load' 'B_0_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 983 [1/2] (3.25ns)   --->   "%A_1_load_9 = load i4 %A_1_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 983 'load' 'A_1_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln16_146 = zext i8 %A_1_load_9" [src/EucHW_RC.cpp:16]   --->   Operation 984 'zext' 'zext_ln16_146' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 985 [1/2] (3.25ns)   --->   "%B_1_load_9 = load i4 %B_1_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 985 'load' 'B_1_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln16_147 = zext i8 %B_1_load_9" [src/EucHW_RC.cpp:16]   --->   Operation 986 'zext' 'zext_ln16_147' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 987 [1/1] (1.91ns)   --->   "%sub_ln16_73 = sub i9 %zext_ln16_146, i9 %zext_ln16_147" [src/EucHW_RC.cpp:16]   --->   Operation 987 'sub' 'sub_ln16_73' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln16_73 = sext i9 %sub_ln16_73" [src/EucHW_RC.cpp:16]   --->   Operation 988 'sext' 'sext_ln16_73' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 989 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_70)   --->   "%mul_ln16_72 = mul i18 %sext_ln16_73, i18 %sext_ln16_73" [src/EucHW_RC.cpp:16]   --->   Operation 989 'mul' 'mul_ln16_72' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 990 [1/1] (0.00ns)   --->   "%A_2_addr_9 = getelementptr i8 %A_2, i64 0, i64 9" [src/EucHW_RC.cpp:16]   --->   Operation 990 'getelementptr' 'A_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 991 [2/2] (3.25ns)   --->   "%A_2_load_9 = load i4 %A_2_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 991 'load' 'A_2_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 992 [1/1] (0.00ns)   --->   "%B_2_addr_9 = getelementptr i8 %B_2, i64 0, i64 9" [src/EucHW_RC.cpp:16]   --->   Operation 992 'getelementptr' 'B_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 993 [2/2] (3.25ns)   --->   "%B_2_load_9 = load i4 %B_2_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 993 'load' 'B_2_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 994 [1/2] (3.25ns)   --->   "%A_3_load_9 = load i4 %A_3_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 994 'load' 'A_3_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln16_150 = zext i8 %A_3_load_9" [src/EucHW_RC.cpp:16]   --->   Operation 995 'zext' 'zext_ln16_150' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 996 [1/2] (3.25ns)   --->   "%B_3_load_9 = load i4 %B_3_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 996 'load' 'B_3_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln16_151 = zext i8 %B_3_load_9" [src/EucHW_RC.cpp:16]   --->   Operation 997 'zext' 'zext_ln16_151' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 998 [1/1] (1.91ns)   --->   "%sub_ln16_75 = sub i9 %zext_ln16_150, i9 %zext_ln16_151" [src/EucHW_RC.cpp:16]   --->   Operation 998 'sub' 'sub_ln16_75' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln16_75 = sext i9 %sub_ln16_75" [src/EucHW_RC.cpp:16]   --->   Operation 999 'sext' 'sext_ln16_75' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1000 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_71)   --->   "%mul_ln16_74 = mul i18 %sext_ln16_75, i18 %sext_ln16_75" [src/EucHW_RC.cpp:16]   --->   Operation 1000 'mul' 'mul_ln16_74' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1001 [1/1] (0.00ns)   --->   "%A_4_addr_9 = getelementptr i8 %A_4, i64 0, i64 9" [src/EucHW_RC.cpp:16]   --->   Operation 1001 'getelementptr' 'A_4_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1002 [2/2] (3.25ns)   --->   "%A_4_load_9 = load i4 %A_4_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 1002 'load' 'A_4_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 1003 [1/1] (0.00ns)   --->   "%B_4_addr_9 = getelementptr i8 %B_4, i64 0, i64 9" [src/EucHW_RC.cpp:16]   --->   Operation 1003 'getelementptr' 'B_4_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1004 [2/2] (3.25ns)   --->   "%B_4_load_9 = load i4 %B_4_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 1004 'load' 'B_4_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 1005 [1/2] (3.25ns)   --->   "%A_5_load_9 = load i4 %A_5_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 1005 'load' 'A_5_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln16_154 = zext i8 %A_5_load_9" [src/EucHW_RC.cpp:16]   --->   Operation 1006 'zext' 'zext_ln16_154' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1007 [1/2] (3.25ns)   --->   "%B_5_load_9 = load i4 %B_5_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 1007 'load' 'B_5_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln16_155 = zext i8 %B_5_load_9" [src/EucHW_RC.cpp:16]   --->   Operation 1008 'zext' 'zext_ln16_155' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1009 [1/1] (1.91ns)   --->   "%sub_ln16_77 = sub i9 %zext_ln16_154, i9 %zext_ln16_155" [src/EucHW_RC.cpp:16]   --->   Operation 1009 'sub' 'sub_ln16_77' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln16_77 = sext i9 %sub_ln16_77" [src/EucHW_RC.cpp:16]   --->   Operation 1010 'sext' 'sext_ln16_77' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1011 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_73)   --->   "%mul_ln16_76 = mul i18 %sext_ln16_77, i18 %sext_ln16_77" [src/EucHW_RC.cpp:16]   --->   Operation 1011 'mul' 'mul_ln16_76' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1012 [1/1] (0.00ns)   --->   "%A_6_addr_9 = getelementptr i8 %A_6, i64 0, i64 9" [src/EucHW_RC.cpp:16]   --->   Operation 1012 'getelementptr' 'A_6_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1013 [2/2] (3.25ns)   --->   "%A_6_load_9 = load i4 %A_6_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 1013 'load' 'A_6_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 1014 [1/1] (0.00ns)   --->   "%B_6_addr_9 = getelementptr i8 %B_6, i64 0, i64 9" [src/EucHW_RC.cpp:16]   --->   Operation 1014 'getelementptr' 'B_6_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1015 [2/2] (3.25ns)   --->   "%B_6_load_9 = load i4 %B_6_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 1015 'load' 'B_6_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 1016 [1/2] (3.25ns)   --->   "%A_7_load_9 = load i4 %A_7_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 1016 'load' 'A_7_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 1017 [1/1] (0.00ns)   --->   "%zext_ln16_158 = zext i8 %A_7_load_9" [src/EucHW_RC.cpp:16]   --->   Operation 1017 'zext' 'zext_ln16_158' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1018 [1/2] (3.25ns)   --->   "%B_7_load_9 = load i4 %B_7_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 1018 'load' 'B_7_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln16_159 = zext i8 %B_7_load_9" [src/EucHW_RC.cpp:16]   --->   Operation 1019 'zext' 'zext_ln16_159' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1020 [1/1] (1.91ns)   --->   "%sub_ln16_79 = sub i9 %zext_ln16_158, i9 %zext_ln16_159" [src/EucHW_RC.cpp:16]   --->   Operation 1020 'sub' 'sub_ln16_79' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln16_79 = sext i9 %sub_ln16_79" [src/EucHW_RC.cpp:16]   --->   Operation 1021 'sext' 'sext_ln16_79' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1022 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_74)   --->   "%mul_ln16_78 = mul i18 %sext_ln16_79, i18 %sext_ln16_79" [src/EucHW_RC.cpp:16]   --->   Operation 1022 'mul' 'mul_ln16_78' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1023 [1/1] (0.00ns)   --->   "%A_1_addr_10 = getelementptr i8 %A_1, i64 0, i64 10" [src/EucHW_RC.cpp:16]   --->   Operation 1023 'getelementptr' 'A_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1024 [2/2] (3.25ns)   --->   "%A_1_load_10 = load i4 %A_1_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1024 'load' 'A_1_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 1025 [1/1] (0.00ns)   --->   "%B_1_addr_10 = getelementptr i8 %B_1, i64 0, i64 10" [src/EucHW_RC.cpp:16]   --->   Operation 1025 'getelementptr' 'B_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1026 [2/2] (3.25ns)   --->   "%B_1_load_10 = load i4 %B_1_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1026 'load' 'B_1_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 1027 [1/1] (0.00ns)   --->   "%A_3_addr_10 = getelementptr i8 %A_3, i64 0, i64 10" [src/EucHW_RC.cpp:16]   --->   Operation 1027 'getelementptr' 'A_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1028 [2/2] (3.25ns)   --->   "%A_3_load_10 = load i4 %A_3_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1028 'load' 'A_3_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 1029 [1/1] (0.00ns)   --->   "%B_3_addr_10 = getelementptr i8 %B_3, i64 0, i64 10" [src/EucHW_RC.cpp:16]   --->   Operation 1029 'getelementptr' 'B_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1030 [2/2] (3.25ns)   --->   "%B_3_load_10 = load i4 %B_3_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1030 'load' 'B_3_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 1031 [1/1] (0.00ns)   --->   "%A_5_addr_10 = getelementptr i8 %A_5, i64 0, i64 10" [src/EucHW_RC.cpp:16]   --->   Operation 1031 'getelementptr' 'A_5_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1032 [2/2] (3.25ns)   --->   "%A_5_load_10 = load i4 %A_5_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1032 'load' 'A_5_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 1033 [1/1] (0.00ns)   --->   "%B_5_addr_10 = getelementptr i8 %B_5, i64 0, i64 10" [src/EucHW_RC.cpp:16]   --->   Operation 1033 'getelementptr' 'B_5_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1034 [2/2] (3.25ns)   --->   "%B_5_load_10 = load i4 %B_5_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1034 'load' 'B_5_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 1035 [1/1] (0.00ns)   --->   "%A_7_addr_10 = getelementptr i8 %A_7, i64 0, i64 10" [src/EucHW_RC.cpp:16]   --->   Operation 1035 'getelementptr' 'A_7_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1036 [2/2] (3.25ns)   --->   "%A_7_load_10 = load i4 %A_7_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1036 'load' 'A_7_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 1037 [1/1] (0.00ns)   --->   "%B_7_addr_10 = getelementptr i8 %B_7, i64 0, i64 10" [src/EucHW_RC.cpp:16]   --->   Operation 1037 'getelementptr' 'B_7_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1038 [2/2] (3.25ns)   --->   "%B_7_load_10 = load i4 %B_7_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1038 'load' 'B_7_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln16_165 = sext i20 %add_ln16_37" [src/EucHW_RC.cpp:16]   --->   Operation 1039 'sext' 'sext_ln16_165' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln16_172 = sext i20 %add_ln16_44" [src/EucHW_RC.cpp:16]   --->   Operation 1040 'sext' 'sext_ln16_172' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1041 [1/1] (2.19ns)   --->   "%add_ln16_45 = add i21 %sext_ln16_172, i21 %sext_ln16_165" [src/EucHW_RC.cpp:16]   --->   Operation 1041 'add' 'add_ln16_45' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1042 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_46 = add i18 %mul_ln16_47, i18 %mul_ln16_48" [src/EucHW_RC.cpp:16]   --->   Operation 1042 'add' 'add_ln16_46' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln16_174 = sext i18 %add_ln16_46" [src/EucHW_RC.cpp:16]   --->   Operation 1043 'sext' 'sext_ln16_174' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1044 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_47 = add i18 %mul_ln16_49, i18 %mul_ln16_50" [src/EucHW_RC.cpp:16]   --->   Operation 1044 'add' 'add_ln16_47' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln16_175 = sext i18 %add_ln16_47" [src/EucHW_RC.cpp:16]   --->   Operation 1045 'sext' 'sext_ln16_175' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1046 [1/1] (2.13ns)   --->   "%add_ln16_48 = add i19 %sext_ln16_175, i19 %sext_ln16_174" [src/EucHW_RC.cpp:16]   --->   Operation 1046 'add' 'add_ln16_48' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln16_176 = sext i19 %add_ln16_48" [src/EucHW_RC.cpp:16]   --->   Operation 1047 'sext' 'sext_ln16_176' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1048 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_49 = add i18 %mul_ln16_51, i18 %mul_ln16_52" [src/EucHW_RC.cpp:16]   --->   Operation 1048 'add' 'add_ln16_49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln16_177 = sext i18 %add_ln16_49" [src/EucHW_RC.cpp:16]   --->   Operation 1049 'sext' 'sext_ln16_177' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1050 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_50 = add i18 %mul_ln16_53, i18 %mul_ln16_54" [src/EucHW_RC.cpp:16]   --->   Operation 1050 'add' 'add_ln16_50' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln16_178 = sext i18 %add_ln16_50" [src/EucHW_RC.cpp:16]   --->   Operation 1051 'sext' 'sext_ln16_178' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1052 [1/1] (2.13ns)   --->   "%add_ln16_51 = add i19 %sext_ln16_178, i19 %sext_ln16_177" [src/EucHW_RC.cpp:16]   --->   Operation 1052 'add' 'add_ln16_51' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1053 [1/1] (0.00ns)   --->   "%sext_ln16_179 = sext i19 %add_ln16_51" [src/EucHW_RC.cpp:16]   --->   Operation 1053 'sext' 'sext_ln16_179' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1054 [1/1] (2.16ns)   --->   "%add_ln16_52 = add i20 %sext_ln16_179, i20 %sext_ln16_176" [src/EucHW_RC.cpp:16]   --->   Operation 1054 'add' 'add_ln16_52' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1055 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_53 = add i18 %mul_ln16_55, i18 %mul_ln16_56" [src/EucHW_RC.cpp:16]   --->   Operation 1055 'add' 'add_ln16_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1056 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_54 = add i18 %mul_ln16_57, i18 %mul_ln16_58" [src/EucHW_RC.cpp:16]   --->   Operation 1056 'add' 'add_ln16_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1057 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_56 = add i18 %mul_ln16_59, i18 %mul_ln16_60" [src/EucHW_RC.cpp:16]   --->   Operation 1057 'add' 'add_ln16_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1058 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_57 = add i18 %mul_ln16_61, i18 %mul_ln16_62" [src/EucHW_RC.cpp:16]   --->   Operation 1058 'add' 'add_ln16_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 6.45>
ST_12 : Operation 1059 [1/1] (0.00ns)   --->   "%sext_ln16_64 = sext i9 %sub_ln16_64" [src/EucHW_RC.cpp:16]   --->   Operation 1059 'sext' 'sext_ln16_64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1060 [1/1] (4.35ns)   --->   "%mul_ln16_63 = mul i18 %sext_ln16_64, i18 %sext_ln16_64" [src/EucHW_RC.cpp:16]   --->   Operation 1060 'mul' 'mul_ln16_63' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1061 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_63)   --->   "%mul_ln16_64 = mul i18 %sext_ln16_65, i18 %sext_ln16_65" [src/EucHW_RC.cpp:16]   --->   Operation 1061 'mul' 'mul_ln16_64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln16_66 = sext i9 %sub_ln16_66" [src/EucHW_RC.cpp:16]   --->   Operation 1062 'sext' 'sext_ln16_66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1063 [1/1] (4.35ns)   --->   "%mul_ln16_65 = mul i18 %sext_ln16_66, i18 %sext_ln16_66" [src/EucHW_RC.cpp:16]   --->   Operation 1063 'mul' 'mul_ln16_65' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1064 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_64)   --->   "%mul_ln16_66 = mul i18 %sext_ln16_67, i18 %sext_ln16_67" [src/EucHW_RC.cpp:16]   --->   Operation 1064 'mul' 'mul_ln16_66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1065 [1/1] (0.00ns)   --->   "%sext_ln16_68 = sext i9 %sub_ln16_68" [src/EucHW_RC.cpp:16]   --->   Operation 1065 'sext' 'sext_ln16_68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1066 [1/1] (4.35ns)   --->   "%mul_ln16_67 = mul i18 %sext_ln16_68, i18 %sext_ln16_68" [src/EucHW_RC.cpp:16]   --->   Operation 1066 'mul' 'mul_ln16_67' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1067 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_66)   --->   "%mul_ln16_68 = mul i18 %sext_ln16_69, i18 %sext_ln16_69" [src/EucHW_RC.cpp:16]   --->   Operation 1067 'mul' 'mul_ln16_68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln16_70 = sext i9 %sub_ln16_70" [src/EucHW_RC.cpp:16]   --->   Operation 1068 'sext' 'sext_ln16_70' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1069 [1/1] (4.35ns)   --->   "%mul_ln16_69 = mul i18 %sext_ln16_70, i18 %sext_ln16_70" [src/EucHW_RC.cpp:16]   --->   Operation 1069 'mul' 'mul_ln16_69' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1070 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_67)   --->   "%mul_ln16_70 = mul i18 %sext_ln16_71, i18 %sext_ln16_71" [src/EucHW_RC.cpp:16]   --->   Operation 1070 'mul' 'mul_ln16_70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1071 [1/2] (3.25ns)   --->   "%A_0_load_9 = load i4 %A_0_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 1071 'load' 'A_0_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln16_144 = zext i8 %A_0_load_9" [src/EucHW_RC.cpp:16]   --->   Operation 1072 'zext' 'zext_ln16_144' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1073 [1/2] (3.25ns)   --->   "%B_0_load_9 = load i4 %B_0_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 1073 'load' 'B_0_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln16_145 = zext i8 %B_0_load_9" [src/EucHW_RC.cpp:16]   --->   Operation 1074 'zext' 'zext_ln16_145' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1075 [1/1] (1.91ns)   --->   "%sub_ln16_72 = sub i9 %zext_ln16_144, i9 %zext_ln16_145" [src/EucHW_RC.cpp:16]   --->   Operation 1075 'sub' 'sub_ln16_72' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1076 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_70)   --->   "%mul_ln16_72 = mul i18 %sext_ln16_73, i18 %sext_ln16_73" [src/EucHW_RC.cpp:16]   --->   Operation 1076 'mul' 'mul_ln16_72' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1077 [1/2] (3.25ns)   --->   "%A_2_load_9 = load i4 %A_2_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 1077 'load' 'A_2_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1078 [1/1] (0.00ns)   --->   "%zext_ln16_148 = zext i8 %A_2_load_9" [src/EucHW_RC.cpp:16]   --->   Operation 1078 'zext' 'zext_ln16_148' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1079 [1/2] (3.25ns)   --->   "%B_2_load_9 = load i4 %B_2_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 1079 'load' 'B_2_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln16_149 = zext i8 %B_2_load_9" [src/EucHW_RC.cpp:16]   --->   Operation 1080 'zext' 'zext_ln16_149' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1081 [1/1] (1.91ns)   --->   "%sub_ln16_74 = sub i9 %zext_ln16_148, i9 %zext_ln16_149" [src/EucHW_RC.cpp:16]   --->   Operation 1081 'sub' 'sub_ln16_74' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1082 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_71)   --->   "%mul_ln16_74 = mul i18 %sext_ln16_75, i18 %sext_ln16_75" [src/EucHW_RC.cpp:16]   --->   Operation 1082 'mul' 'mul_ln16_74' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1083 [1/2] (3.25ns)   --->   "%A_4_load_9 = load i4 %A_4_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 1083 'load' 'A_4_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln16_152 = zext i8 %A_4_load_9" [src/EucHW_RC.cpp:16]   --->   Operation 1084 'zext' 'zext_ln16_152' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1085 [1/2] (3.25ns)   --->   "%B_4_load_9 = load i4 %B_4_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 1085 'load' 'B_4_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1086 [1/1] (0.00ns)   --->   "%zext_ln16_153 = zext i8 %B_4_load_9" [src/EucHW_RC.cpp:16]   --->   Operation 1086 'zext' 'zext_ln16_153' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1087 [1/1] (1.91ns)   --->   "%sub_ln16_76 = sub i9 %zext_ln16_152, i9 %zext_ln16_153" [src/EucHW_RC.cpp:16]   --->   Operation 1087 'sub' 'sub_ln16_76' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1088 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_73)   --->   "%mul_ln16_76 = mul i18 %sext_ln16_77, i18 %sext_ln16_77" [src/EucHW_RC.cpp:16]   --->   Operation 1088 'mul' 'mul_ln16_76' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1089 [1/2] (3.25ns)   --->   "%A_6_load_9 = load i4 %A_6_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 1089 'load' 'A_6_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1090 [1/1] (0.00ns)   --->   "%zext_ln16_156 = zext i8 %A_6_load_9" [src/EucHW_RC.cpp:16]   --->   Operation 1090 'zext' 'zext_ln16_156' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1091 [1/2] (3.25ns)   --->   "%B_6_load_9 = load i4 %B_6_addr_9" [src/EucHW_RC.cpp:16]   --->   Operation 1091 'load' 'B_6_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln16_157 = zext i8 %B_6_load_9" [src/EucHW_RC.cpp:16]   --->   Operation 1092 'zext' 'zext_ln16_157' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1093 [1/1] (1.91ns)   --->   "%sub_ln16_78 = sub i9 %zext_ln16_156, i9 %zext_ln16_157" [src/EucHW_RC.cpp:16]   --->   Operation 1093 'sub' 'sub_ln16_78' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1094 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_74)   --->   "%mul_ln16_78 = mul i18 %sext_ln16_79, i18 %sext_ln16_79" [src/EucHW_RC.cpp:16]   --->   Operation 1094 'mul' 'mul_ln16_78' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1095 [1/1] (0.00ns)   --->   "%A_0_addr_10 = getelementptr i8 %A_0, i64 0, i64 10" [src/EucHW_RC.cpp:16]   --->   Operation 1095 'getelementptr' 'A_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1096 [2/2] (3.25ns)   --->   "%A_0_load_10 = load i4 %A_0_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1096 'load' 'A_0_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1097 [1/1] (0.00ns)   --->   "%B_0_addr_10 = getelementptr i8 %B_0, i64 0, i64 10" [src/EucHW_RC.cpp:16]   --->   Operation 1097 'getelementptr' 'B_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1098 [2/2] (3.25ns)   --->   "%B_0_load_10 = load i4 %B_0_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1098 'load' 'B_0_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1099 [1/2] (3.25ns)   --->   "%A_1_load_10 = load i4 %A_1_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1099 'load' 'A_1_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1100 [1/1] (0.00ns)   --->   "%zext_ln16_162 = zext i8 %A_1_load_10" [src/EucHW_RC.cpp:16]   --->   Operation 1100 'zext' 'zext_ln16_162' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1101 [1/2] (3.25ns)   --->   "%B_1_load_10 = load i4 %B_1_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1101 'load' 'B_1_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1102 [1/1] (0.00ns)   --->   "%zext_ln16_163 = zext i8 %B_1_load_10" [src/EucHW_RC.cpp:16]   --->   Operation 1102 'zext' 'zext_ln16_163' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1103 [1/1] (1.91ns)   --->   "%sub_ln16_81 = sub i9 %zext_ln16_162, i9 %zext_ln16_163" [src/EucHW_RC.cpp:16]   --->   Operation 1103 'sub' 'sub_ln16_81' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1104 [1/1] (0.00ns)   --->   "%sext_ln16_81 = sext i9 %sub_ln16_81" [src/EucHW_RC.cpp:16]   --->   Operation 1104 'sext' 'sext_ln16_81' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1105 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_78)   --->   "%mul_ln16_80 = mul i18 %sext_ln16_81, i18 %sext_ln16_81" [src/EucHW_RC.cpp:16]   --->   Operation 1105 'mul' 'mul_ln16_80' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1106 [1/1] (0.00ns)   --->   "%A_2_addr_10 = getelementptr i8 %A_2, i64 0, i64 10" [src/EucHW_RC.cpp:16]   --->   Operation 1106 'getelementptr' 'A_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1107 [2/2] (3.25ns)   --->   "%A_2_load_10 = load i4 %A_2_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1107 'load' 'A_2_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1108 [1/1] (0.00ns)   --->   "%B_2_addr_10 = getelementptr i8 %B_2, i64 0, i64 10" [src/EucHW_RC.cpp:16]   --->   Operation 1108 'getelementptr' 'B_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1109 [2/2] (3.25ns)   --->   "%B_2_load_10 = load i4 %B_2_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1109 'load' 'B_2_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1110 [1/2] (3.25ns)   --->   "%A_3_load_10 = load i4 %A_3_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1110 'load' 'A_3_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln16_166 = zext i8 %A_3_load_10" [src/EucHW_RC.cpp:16]   --->   Operation 1111 'zext' 'zext_ln16_166' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1112 [1/2] (3.25ns)   --->   "%B_3_load_10 = load i4 %B_3_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1112 'load' 'B_3_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln16_167 = zext i8 %B_3_load_10" [src/EucHW_RC.cpp:16]   --->   Operation 1113 'zext' 'zext_ln16_167' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1114 [1/1] (1.91ns)   --->   "%sub_ln16_83 = sub i9 %zext_ln16_166, i9 %zext_ln16_167" [src/EucHW_RC.cpp:16]   --->   Operation 1114 'sub' 'sub_ln16_83' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln16_83 = sext i9 %sub_ln16_83" [src/EucHW_RC.cpp:16]   --->   Operation 1115 'sext' 'sext_ln16_83' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1116 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_79)   --->   "%mul_ln16_82 = mul i18 %sext_ln16_83, i18 %sext_ln16_83" [src/EucHW_RC.cpp:16]   --->   Operation 1116 'mul' 'mul_ln16_82' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1117 [1/1] (0.00ns)   --->   "%A_4_addr_10 = getelementptr i8 %A_4, i64 0, i64 10" [src/EucHW_RC.cpp:16]   --->   Operation 1117 'getelementptr' 'A_4_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1118 [2/2] (3.25ns)   --->   "%A_4_load_10 = load i4 %A_4_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1118 'load' 'A_4_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1119 [1/1] (0.00ns)   --->   "%B_4_addr_10 = getelementptr i8 %B_4, i64 0, i64 10" [src/EucHW_RC.cpp:16]   --->   Operation 1119 'getelementptr' 'B_4_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1120 [2/2] (3.25ns)   --->   "%B_4_load_10 = load i4 %B_4_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1120 'load' 'B_4_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1121 [1/2] (3.25ns)   --->   "%A_5_load_10 = load i4 %A_5_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1121 'load' 'A_5_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln16_170 = zext i8 %A_5_load_10" [src/EucHW_RC.cpp:16]   --->   Operation 1122 'zext' 'zext_ln16_170' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1123 [1/2] (3.25ns)   --->   "%B_5_load_10 = load i4 %B_5_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1123 'load' 'B_5_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1124 [1/1] (0.00ns)   --->   "%zext_ln16_171 = zext i8 %B_5_load_10" [src/EucHW_RC.cpp:16]   --->   Operation 1124 'zext' 'zext_ln16_171' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1125 [1/1] (1.91ns)   --->   "%sub_ln16_85 = sub i9 %zext_ln16_170, i9 %zext_ln16_171" [src/EucHW_RC.cpp:16]   --->   Operation 1125 'sub' 'sub_ln16_85' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln16_85 = sext i9 %sub_ln16_85" [src/EucHW_RC.cpp:16]   --->   Operation 1126 'sext' 'sext_ln16_85' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1127 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_81)   --->   "%mul_ln16_84 = mul i18 %sext_ln16_85, i18 %sext_ln16_85" [src/EucHW_RC.cpp:16]   --->   Operation 1127 'mul' 'mul_ln16_84' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1128 [1/1] (0.00ns)   --->   "%A_6_addr_10 = getelementptr i8 %A_6, i64 0, i64 10" [src/EucHW_RC.cpp:16]   --->   Operation 1128 'getelementptr' 'A_6_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1129 [2/2] (3.25ns)   --->   "%A_6_load_10 = load i4 %A_6_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1129 'load' 'A_6_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1130 [1/1] (0.00ns)   --->   "%B_6_addr_10 = getelementptr i8 %B_6, i64 0, i64 10" [src/EucHW_RC.cpp:16]   --->   Operation 1130 'getelementptr' 'B_6_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1131 [2/2] (3.25ns)   --->   "%B_6_load_10 = load i4 %B_6_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1131 'load' 'B_6_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1132 [1/2] (3.25ns)   --->   "%A_7_load_10 = load i4 %A_7_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1132 'load' 'A_7_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln16_174 = zext i8 %A_7_load_10" [src/EucHW_RC.cpp:16]   --->   Operation 1133 'zext' 'zext_ln16_174' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1134 [1/2] (3.25ns)   --->   "%B_7_load_10 = load i4 %B_7_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1134 'load' 'B_7_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln16_175 = zext i8 %B_7_load_10" [src/EucHW_RC.cpp:16]   --->   Operation 1135 'zext' 'zext_ln16_175' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1136 [1/1] (1.91ns)   --->   "%sub_ln16_87 = sub i9 %zext_ln16_174, i9 %zext_ln16_175" [src/EucHW_RC.cpp:16]   --->   Operation 1136 'sub' 'sub_ln16_87' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln16_87 = sext i9 %sub_ln16_87" [src/EucHW_RC.cpp:16]   --->   Operation 1137 'sext' 'sext_ln16_87' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1138 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_82)   --->   "%mul_ln16_86 = mul i18 %sext_ln16_87, i18 %sext_ln16_87" [src/EucHW_RC.cpp:16]   --->   Operation 1138 'mul' 'mul_ln16_86' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1139 [1/1] (0.00ns)   --->   "%A_1_addr_11 = getelementptr i8 %A_1, i64 0, i64 11" [src/EucHW_RC.cpp:16]   --->   Operation 1139 'getelementptr' 'A_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1140 [2/2] (3.25ns)   --->   "%A_1_load_11 = load i4 %A_1_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1140 'load' 'A_1_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1141 [1/1] (0.00ns)   --->   "%B_1_addr_11 = getelementptr i8 %B_1, i64 0, i64 11" [src/EucHW_RC.cpp:16]   --->   Operation 1141 'getelementptr' 'B_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1142 [2/2] (3.25ns)   --->   "%B_1_load_11 = load i4 %B_1_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1142 'load' 'B_1_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1143 [1/1] (0.00ns)   --->   "%A_3_addr_11 = getelementptr i8 %A_3, i64 0, i64 11" [src/EucHW_RC.cpp:16]   --->   Operation 1143 'getelementptr' 'A_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1144 [2/2] (3.25ns)   --->   "%A_3_load_11 = load i4 %A_3_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1144 'load' 'A_3_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1145 [1/1] (0.00ns)   --->   "%B_3_addr_11 = getelementptr i8 %B_3, i64 0, i64 11" [src/EucHW_RC.cpp:16]   --->   Operation 1145 'getelementptr' 'B_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1146 [2/2] (3.25ns)   --->   "%B_3_load_11 = load i4 %B_3_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1146 'load' 'B_3_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1147 [1/1] (0.00ns)   --->   "%A_5_addr_11 = getelementptr i8 %A_5, i64 0, i64 11" [src/EucHW_RC.cpp:16]   --->   Operation 1147 'getelementptr' 'A_5_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1148 [2/2] (3.25ns)   --->   "%A_5_load_11 = load i4 %A_5_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1148 'load' 'A_5_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1149 [1/1] (0.00ns)   --->   "%B_5_addr_11 = getelementptr i8 %B_5, i64 0, i64 11" [src/EucHW_RC.cpp:16]   --->   Operation 1149 'getelementptr' 'B_5_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1150 [2/2] (3.25ns)   --->   "%B_5_load_11 = load i4 %B_5_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1150 'load' 'B_5_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1151 [1/1] (0.00ns)   --->   "%A_7_addr_11 = getelementptr i8 %A_7, i64 0, i64 11" [src/EucHW_RC.cpp:16]   --->   Operation 1151 'getelementptr' 'A_7_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1152 [2/2] (3.25ns)   --->   "%A_7_load_11 = load i4 %A_7_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1152 'load' 'A_7_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1153 [1/1] (0.00ns)   --->   "%B_7_addr_11 = getelementptr i8 %B_7, i64 0, i64 11" [src/EucHW_RC.cpp:16]   --->   Operation 1153 'getelementptr' 'B_7_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1154 [2/2] (3.25ns)   --->   "%B_7_load_11 = load i4 %B_7_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1154 'load' 'B_7_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 1155 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_53 = add i18 %mul_ln16_55, i18 %mul_ln16_56" [src/EucHW_RC.cpp:16]   --->   Operation 1155 'add' 'add_ln16_53' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1156 [1/1] (0.00ns)   --->   "%sext_ln16_181 = sext i18 %add_ln16_53" [src/EucHW_RC.cpp:16]   --->   Operation 1156 'sext' 'sext_ln16_181' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1157 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_54 = add i18 %mul_ln16_57, i18 %mul_ln16_58" [src/EucHW_RC.cpp:16]   --->   Operation 1157 'add' 'add_ln16_54' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln16_182 = sext i18 %add_ln16_54" [src/EucHW_RC.cpp:16]   --->   Operation 1158 'sext' 'sext_ln16_182' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1159 [1/1] (2.13ns)   --->   "%add_ln16_55 = add i19 %sext_ln16_182, i19 %sext_ln16_181" [src/EucHW_RC.cpp:16]   --->   Operation 1159 'add' 'add_ln16_55' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1160 [1/1] (0.00ns)   --->   "%sext_ln16_183 = sext i19 %add_ln16_55" [src/EucHW_RC.cpp:16]   --->   Operation 1160 'sext' 'sext_ln16_183' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1161 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_56 = add i18 %mul_ln16_59, i18 %mul_ln16_60" [src/EucHW_RC.cpp:16]   --->   Operation 1161 'add' 'add_ln16_56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1162 [1/1] (0.00ns)   --->   "%sext_ln16_184 = sext i18 %add_ln16_56" [src/EucHW_RC.cpp:16]   --->   Operation 1162 'sext' 'sext_ln16_184' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1163 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_57 = add i18 %mul_ln16_61, i18 %mul_ln16_62" [src/EucHW_RC.cpp:16]   --->   Operation 1163 'add' 'add_ln16_57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln16_185 = sext i18 %add_ln16_57" [src/EucHW_RC.cpp:16]   --->   Operation 1164 'sext' 'sext_ln16_185' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1165 [1/1] (2.13ns)   --->   "%add_ln16_58 = add i19 %sext_ln16_185, i19 %sext_ln16_184" [src/EucHW_RC.cpp:16]   --->   Operation 1165 'add' 'add_ln16_58' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln16_186 = sext i19 %add_ln16_58" [src/EucHW_RC.cpp:16]   --->   Operation 1166 'sext' 'sext_ln16_186' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1167 [1/1] (2.16ns)   --->   "%add_ln16_59 = add i20 %sext_ln16_186, i20 %sext_ln16_183" [src/EucHW_RC.cpp:16]   --->   Operation 1167 'add' 'add_ln16_59' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1168 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_63 = add i18 %mul_ln16_63, i18 %mul_ln16_64" [src/EucHW_RC.cpp:16]   --->   Operation 1168 'add' 'add_ln16_63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1169 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_64 = add i18 %mul_ln16_65, i18 %mul_ln16_66" [src/EucHW_RC.cpp:16]   --->   Operation 1169 'add' 'add_ln16_64' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1170 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_66 = add i18 %mul_ln16_67, i18 %mul_ln16_68" [src/EucHW_RC.cpp:16]   --->   Operation 1170 'add' 'add_ln16_66' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1171 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_67 = add i18 %mul_ln16_69, i18 %mul_ln16_70" [src/EucHW_RC.cpp:16]   --->   Operation 1171 'add' 'add_ln16_67' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 6.45>
ST_13 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln16_72 = sext i9 %sub_ln16_72" [src/EucHW_RC.cpp:16]   --->   Operation 1172 'sext' 'sext_ln16_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1173 [1/1] (4.35ns)   --->   "%mul_ln16_71 = mul i18 %sext_ln16_72, i18 %sext_ln16_72" [src/EucHW_RC.cpp:16]   --->   Operation 1173 'mul' 'mul_ln16_71' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1174 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_70)   --->   "%mul_ln16_72 = mul i18 %sext_ln16_73, i18 %sext_ln16_73" [src/EucHW_RC.cpp:16]   --->   Operation 1174 'mul' 'mul_ln16_72' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln16_74 = sext i9 %sub_ln16_74" [src/EucHW_RC.cpp:16]   --->   Operation 1175 'sext' 'sext_ln16_74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1176 [1/1] (4.35ns)   --->   "%mul_ln16_73 = mul i18 %sext_ln16_74, i18 %sext_ln16_74" [src/EucHW_RC.cpp:16]   --->   Operation 1176 'mul' 'mul_ln16_73' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1177 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_71)   --->   "%mul_ln16_74 = mul i18 %sext_ln16_75, i18 %sext_ln16_75" [src/EucHW_RC.cpp:16]   --->   Operation 1177 'mul' 'mul_ln16_74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1178 [1/1] (0.00ns)   --->   "%sext_ln16_76 = sext i9 %sub_ln16_76" [src/EucHW_RC.cpp:16]   --->   Operation 1178 'sext' 'sext_ln16_76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1179 [1/1] (4.35ns)   --->   "%mul_ln16_75 = mul i18 %sext_ln16_76, i18 %sext_ln16_76" [src/EucHW_RC.cpp:16]   --->   Operation 1179 'mul' 'mul_ln16_75' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1180 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_73)   --->   "%mul_ln16_76 = mul i18 %sext_ln16_77, i18 %sext_ln16_77" [src/EucHW_RC.cpp:16]   --->   Operation 1180 'mul' 'mul_ln16_76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln16_78 = sext i9 %sub_ln16_78" [src/EucHW_RC.cpp:16]   --->   Operation 1181 'sext' 'sext_ln16_78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1182 [1/1] (4.35ns)   --->   "%mul_ln16_77 = mul i18 %sext_ln16_78, i18 %sext_ln16_78" [src/EucHW_RC.cpp:16]   --->   Operation 1182 'mul' 'mul_ln16_77' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1183 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_74)   --->   "%mul_ln16_78 = mul i18 %sext_ln16_79, i18 %sext_ln16_79" [src/EucHW_RC.cpp:16]   --->   Operation 1183 'mul' 'mul_ln16_78' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1184 [1/2] (3.25ns)   --->   "%A_0_load_10 = load i4 %A_0_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1184 'load' 'A_0_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1185 [1/1] (0.00ns)   --->   "%zext_ln16_160 = zext i8 %A_0_load_10" [src/EucHW_RC.cpp:16]   --->   Operation 1185 'zext' 'zext_ln16_160' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1186 [1/2] (3.25ns)   --->   "%B_0_load_10 = load i4 %B_0_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1186 'load' 'B_0_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1187 [1/1] (0.00ns)   --->   "%zext_ln16_161 = zext i8 %B_0_load_10" [src/EucHW_RC.cpp:16]   --->   Operation 1187 'zext' 'zext_ln16_161' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1188 [1/1] (1.91ns)   --->   "%sub_ln16_80 = sub i9 %zext_ln16_160, i9 %zext_ln16_161" [src/EucHW_RC.cpp:16]   --->   Operation 1188 'sub' 'sub_ln16_80' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1189 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_78)   --->   "%mul_ln16_80 = mul i18 %sext_ln16_81, i18 %sext_ln16_81" [src/EucHW_RC.cpp:16]   --->   Operation 1189 'mul' 'mul_ln16_80' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1190 [1/2] (3.25ns)   --->   "%A_2_load_10 = load i4 %A_2_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1190 'load' 'A_2_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln16_164 = zext i8 %A_2_load_10" [src/EucHW_RC.cpp:16]   --->   Operation 1191 'zext' 'zext_ln16_164' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1192 [1/2] (3.25ns)   --->   "%B_2_load_10 = load i4 %B_2_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1192 'load' 'B_2_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln16_165 = zext i8 %B_2_load_10" [src/EucHW_RC.cpp:16]   --->   Operation 1193 'zext' 'zext_ln16_165' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1194 [1/1] (1.91ns)   --->   "%sub_ln16_82 = sub i9 %zext_ln16_164, i9 %zext_ln16_165" [src/EucHW_RC.cpp:16]   --->   Operation 1194 'sub' 'sub_ln16_82' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1195 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_79)   --->   "%mul_ln16_82 = mul i18 %sext_ln16_83, i18 %sext_ln16_83" [src/EucHW_RC.cpp:16]   --->   Operation 1195 'mul' 'mul_ln16_82' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1196 [1/2] (3.25ns)   --->   "%A_4_load_10 = load i4 %A_4_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1196 'load' 'A_4_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln16_168 = zext i8 %A_4_load_10" [src/EucHW_RC.cpp:16]   --->   Operation 1197 'zext' 'zext_ln16_168' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1198 [1/2] (3.25ns)   --->   "%B_4_load_10 = load i4 %B_4_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1198 'load' 'B_4_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1199 [1/1] (0.00ns)   --->   "%zext_ln16_169 = zext i8 %B_4_load_10" [src/EucHW_RC.cpp:16]   --->   Operation 1199 'zext' 'zext_ln16_169' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1200 [1/1] (1.91ns)   --->   "%sub_ln16_84 = sub i9 %zext_ln16_168, i9 %zext_ln16_169" [src/EucHW_RC.cpp:16]   --->   Operation 1200 'sub' 'sub_ln16_84' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1201 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_81)   --->   "%mul_ln16_84 = mul i18 %sext_ln16_85, i18 %sext_ln16_85" [src/EucHW_RC.cpp:16]   --->   Operation 1201 'mul' 'mul_ln16_84' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1202 [1/2] (3.25ns)   --->   "%A_6_load_10 = load i4 %A_6_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1202 'load' 'A_6_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1203 [1/1] (0.00ns)   --->   "%zext_ln16_172 = zext i8 %A_6_load_10" [src/EucHW_RC.cpp:16]   --->   Operation 1203 'zext' 'zext_ln16_172' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1204 [1/2] (3.25ns)   --->   "%B_6_load_10 = load i4 %B_6_addr_10" [src/EucHW_RC.cpp:16]   --->   Operation 1204 'load' 'B_6_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln16_173 = zext i8 %B_6_load_10" [src/EucHW_RC.cpp:16]   --->   Operation 1205 'zext' 'zext_ln16_173' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1206 [1/1] (1.91ns)   --->   "%sub_ln16_86 = sub i9 %zext_ln16_172, i9 %zext_ln16_173" [src/EucHW_RC.cpp:16]   --->   Operation 1206 'sub' 'sub_ln16_86' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1207 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_82)   --->   "%mul_ln16_86 = mul i18 %sext_ln16_87, i18 %sext_ln16_87" [src/EucHW_RC.cpp:16]   --->   Operation 1207 'mul' 'mul_ln16_86' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1208 [1/1] (0.00ns)   --->   "%A_0_addr_11 = getelementptr i8 %A_0, i64 0, i64 11" [src/EucHW_RC.cpp:16]   --->   Operation 1208 'getelementptr' 'A_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1209 [2/2] (3.25ns)   --->   "%A_0_load_11 = load i4 %A_0_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1209 'load' 'A_0_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1210 [1/1] (0.00ns)   --->   "%B_0_addr_11 = getelementptr i8 %B_0, i64 0, i64 11" [src/EucHW_RC.cpp:16]   --->   Operation 1210 'getelementptr' 'B_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1211 [2/2] (3.25ns)   --->   "%B_0_load_11 = load i4 %B_0_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1211 'load' 'B_0_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1212 [1/2] (3.25ns)   --->   "%A_1_load_11 = load i4 %A_1_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1212 'load' 'A_1_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln16_178 = zext i8 %A_1_load_11" [src/EucHW_RC.cpp:16]   --->   Operation 1213 'zext' 'zext_ln16_178' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1214 [1/2] (3.25ns)   --->   "%B_1_load_11 = load i4 %B_1_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1214 'load' 'B_1_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1215 [1/1] (0.00ns)   --->   "%zext_ln16_179 = zext i8 %B_1_load_11" [src/EucHW_RC.cpp:16]   --->   Operation 1215 'zext' 'zext_ln16_179' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1216 [1/1] (1.91ns)   --->   "%sub_ln16_89 = sub i9 %zext_ln16_178, i9 %zext_ln16_179" [src/EucHW_RC.cpp:16]   --->   Operation 1216 'sub' 'sub_ln16_89' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1217 [1/1] (0.00ns)   --->   "%sext_ln16_89 = sext i9 %sub_ln16_89" [src/EucHW_RC.cpp:16]   --->   Operation 1217 'sext' 'sext_ln16_89' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1218 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_85)   --->   "%mul_ln16_88 = mul i18 %sext_ln16_89, i18 %sext_ln16_89" [src/EucHW_RC.cpp:16]   --->   Operation 1218 'mul' 'mul_ln16_88' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1219 [1/1] (0.00ns)   --->   "%A_2_addr_11 = getelementptr i8 %A_2, i64 0, i64 11" [src/EucHW_RC.cpp:16]   --->   Operation 1219 'getelementptr' 'A_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1220 [2/2] (3.25ns)   --->   "%A_2_load_11 = load i4 %A_2_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1220 'load' 'A_2_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1221 [1/1] (0.00ns)   --->   "%B_2_addr_11 = getelementptr i8 %B_2, i64 0, i64 11" [src/EucHW_RC.cpp:16]   --->   Operation 1221 'getelementptr' 'B_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1222 [2/2] (3.25ns)   --->   "%B_2_load_11 = load i4 %B_2_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1222 'load' 'B_2_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1223 [1/2] (3.25ns)   --->   "%A_3_load_11 = load i4 %A_3_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1223 'load' 'A_3_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln16_182 = zext i8 %A_3_load_11" [src/EucHW_RC.cpp:16]   --->   Operation 1224 'zext' 'zext_ln16_182' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1225 [1/2] (3.25ns)   --->   "%B_3_load_11 = load i4 %B_3_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1225 'load' 'B_3_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1226 [1/1] (0.00ns)   --->   "%zext_ln16_183 = zext i8 %B_3_load_11" [src/EucHW_RC.cpp:16]   --->   Operation 1226 'zext' 'zext_ln16_183' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1227 [1/1] (1.91ns)   --->   "%sub_ln16_91 = sub i9 %zext_ln16_182, i9 %zext_ln16_183" [src/EucHW_RC.cpp:16]   --->   Operation 1227 'sub' 'sub_ln16_91' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1228 [1/1] (0.00ns)   --->   "%sext_ln16_91 = sext i9 %sub_ln16_91" [src/EucHW_RC.cpp:16]   --->   Operation 1228 'sext' 'sext_ln16_91' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1229 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_86)   --->   "%mul_ln16_90 = mul i18 %sext_ln16_91, i18 %sext_ln16_91" [src/EucHW_RC.cpp:16]   --->   Operation 1229 'mul' 'mul_ln16_90' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1230 [1/1] (0.00ns)   --->   "%A_4_addr_11 = getelementptr i8 %A_4, i64 0, i64 11" [src/EucHW_RC.cpp:16]   --->   Operation 1230 'getelementptr' 'A_4_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1231 [2/2] (3.25ns)   --->   "%A_4_load_11 = load i4 %A_4_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1231 'load' 'A_4_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1232 [1/1] (0.00ns)   --->   "%B_4_addr_11 = getelementptr i8 %B_4, i64 0, i64 11" [src/EucHW_RC.cpp:16]   --->   Operation 1232 'getelementptr' 'B_4_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1233 [2/2] (3.25ns)   --->   "%B_4_load_11 = load i4 %B_4_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1233 'load' 'B_4_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1234 [1/2] (3.25ns)   --->   "%A_5_load_11 = load i4 %A_5_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1234 'load' 'A_5_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln16_186 = zext i8 %A_5_load_11" [src/EucHW_RC.cpp:16]   --->   Operation 1235 'zext' 'zext_ln16_186' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1236 [1/2] (3.25ns)   --->   "%B_5_load_11 = load i4 %B_5_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1236 'load' 'B_5_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln16_187 = zext i8 %B_5_load_11" [src/EucHW_RC.cpp:16]   --->   Operation 1237 'zext' 'zext_ln16_187' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1238 [1/1] (1.91ns)   --->   "%sub_ln16_93 = sub i9 %zext_ln16_186, i9 %zext_ln16_187" [src/EucHW_RC.cpp:16]   --->   Operation 1238 'sub' 'sub_ln16_93' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln16_93 = sext i9 %sub_ln16_93" [src/EucHW_RC.cpp:16]   --->   Operation 1239 'sext' 'sext_ln16_93' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1240 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_88)   --->   "%mul_ln16_92 = mul i18 %sext_ln16_93, i18 %sext_ln16_93" [src/EucHW_RC.cpp:16]   --->   Operation 1240 'mul' 'mul_ln16_92' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1241 [1/1] (0.00ns)   --->   "%A_6_addr_11 = getelementptr i8 %A_6, i64 0, i64 11" [src/EucHW_RC.cpp:16]   --->   Operation 1241 'getelementptr' 'A_6_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1242 [2/2] (3.25ns)   --->   "%A_6_load_11 = load i4 %A_6_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1242 'load' 'A_6_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1243 [1/1] (0.00ns)   --->   "%B_6_addr_11 = getelementptr i8 %B_6, i64 0, i64 11" [src/EucHW_RC.cpp:16]   --->   Operation 1243 'getelementptr' 'B_6_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1244 [2/2] (3.25ns)   --->   "%B_6_load_11 = load i4 %B_6_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1244 'load' 'B_6_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1245 [1/2] (3.25ns)   --->   "%A_7_load_11 = load i4 %A_7_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1245 'load' 'A_7_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1246 [1/1] (0.00ns)   --->   "%zext_ln16_190 = zext i8 %A_7_load_11" [src/EucHW_RC.cpp:16]   --->   Operation 1246 'zext' 'zext_ln16_190' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1247 [1/2] (3.25ns)   --->   "%B_7_load_11 = load i4 %B_7_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1247 'load' 'B_7_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1248 [1/1] (0.00ns)   --->   "%zext_ln16_191 = zext i8 %B_7_load_11" [src/EucHW_RC.cpp:16]   --->   Operation 1248 'zext' 'zext_ln16_191' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1249 [1/1] (1.91ns)   --->   "%sub_ln16_95 = sub i9 %zext_ln16_190, i9 %zext_ln16_191" [src/EucHW_RC.cpp:16]   --->   Operation 1249 'sub' 'sub_ln16_95' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1250 [1/1] (0.00ns)   --->   "%sext_ln16_95 = sext i9 %sub_ln16_95" [src/EucHW_RC.cpp:16]   --->   Operation 1250 'sext' 'sext_ln16_95' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1251 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_89)   --->   "%mul_ln16_94 = mul i18 %sext_ln16_95, i18 %sext_ln16_95" [src/EucHW_RC.cpp:16]   --->   Operation 1251 'mul' 'mul_ln16_94' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1252 [1/1] (0.00ns)   --->   "%A_1_addr_12 = getelementptr i8 %A_1, i64 0, i64 12" [src/EucHW_RC.cpp:16]   --->   Operation 1252 'getelementptr' 'A_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1253 [2/2] (3.25ns)   --->   "%A_1_load_12 = load i4 %A_1_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1253 'load' 'A_1_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1254 [1/1] (0.00ns)   --->   "%B_1_addr_12 = getelementptr i8 %B_1, i64 0, i64 12" [src/EucHW_RC.cpp:16]   --->   Operation 1254 'getelementptr' 'B_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1255 [2/2] (3.25ns)   --->   "%B_1_load_12 = load i4 %B_1_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1255 'load' 'B_1_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1256 [1/1] (0.00ns)   --->   "%A_3_addr_12 = getelementptr i8 %A_3, i64 0, i64 12" [src/EucHW_RC.cpp:16]   --->   Operation 1256 'getelementptr' 'A_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1257 [2/2] (3.25ns)   --->   "%A_3_load_12 = load i4 %A_3_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1257 'load' 'A_3_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1258 [1/1] (0.00ns)   --->   "%B_3_addr_12 = getelementptr i8 %B_3, i64 0, i64 12" [src/EucHW_RC.cpp:16]   --->   Operation 1258 'getelementptr' 'B_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1259 [2/2] (3.25ns)   --->   "%B_3_load_12 = load i4 %B_3_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1259 'load' 'B_3_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1260 [1/1] (0.00ns)   --->   "%A_5_addr_12 = getelementptr i8 %A_5, i64 0, i64 12" [src/EucHW_RC.cpp:16]   --->   Operation 1260 'getelementptr' 'A_5_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1261 [2/2] (3.25ns)   --->   "%A_5_load_12 = load i4 %A_5_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1261 'load' 'A_5_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1262 [1/1] (0.00ns)   --->   "%B_5_addr_12 = getelementptr i8 %B_5, i64 0, i64 12" [src/EucHW_RC.cpp:16]   --->   Operation 1262 'getelementptr' 'B_5_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1263 [2/2] (3.25ns)   --->   "%B_5_load_12 = load i4 %B_5_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1263 'load' 'B_5_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1264 [1/1] (0.00ns)   --->   "%A_7_addr_12 = getelementptr i8 %A_7, i64 0, i64 12" [src/EucHW_RC.cpp:16]   --->   Operation 1264 'getelementptr' 'A_7_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1265 [2/2] (3.25ns)   --->   "%A_7_load_12 = load i4 %A_7_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1265 'load' 'A_7_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1266 [1/1] (0.00ns)   --->   "%B_7_addr_12 = getelementptr i8 %B_7, i64 0, i64 12" [src/EucHW_RC.cpp:16]   --->   Operation 1266 'getelementptr' 'B_7_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1267 [2/2] (3.25ns)   --->   "%B_7_load_12 = load i4 %B_7_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1267 'load' 'B_7_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln16_173 = sext i21 %add_ln16_45" [src/EucHW_RC.cpp:16]   --->   Operation 1268 'sext' 'sext_ln16_173' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1269 [1/1] (0.00ns)   --->   "%sext_ln16_180 = sext i20 %add_ln16_52" [src/EucHW_RC.cpp:16]   --->   Operation 1269 'sext' 'sext_ln16_180' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln16_187 = sext i20 %add_ln16_59" [src/EucHW_RC.cpp:16]   --->   Operation 1270 'sext' 'sext_ln16_187' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1271 [1/1] (2.19ns)   --->   "%add_ln16_60 = add i21 %sext_ln16_187, i21 %sext_ln16_180" [src/EucHW_RC.cpp:16]   --->   Operation 1271 'add' 'add_ln16_60' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln16_188 = sext i21 %add_ln16_60" [src/EucHW_RC.cpp:16]   --->   Operation 1272 'sext' 'sext_ln16_188' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1273 [1/1] (2.22ns)   --->   "%add_ln16_61 = add i22 %sext_ln16_188, i22 %sext_ln16_173" [src/EucHW_RC.cpp:16]   --->   Operation 1273 'add' 'add_ln16_61' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1274 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_63 = add i18 %mul_ln16_63, i18 %mul_ln16_64" [src/EucHW_RC.cpp:16]   --->   Operation 1274 'add' 'add_ln16_63' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln16_191 = sext i18 %add_ln16_63" [src/EucHW_RC.cpp:16]   --->   Operation 1275 'sext' 'sext_ln16_191' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1276 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_64 = add i18 %mul_ln16_65, i18 %mul_ln16_66" [src/EucHW_RC.cpp:16]   --->   Operation 1276 'add' 'add_ln16_64' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln16_192 = sext i18 %add_ln16_64" [src/EucHW_RC.cpp:16]   --->   Operation 1277 'sext' 'sext_ln16_192' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1278 [1/1] (2.13ns)   --->   "%add_ln16_65 = add i19 %sext_ln16_192, i19 %sext_ln16_191" [src/EucHW_RC.cpp:16]   --->   Operation 1278 'add' 'add_ln16_65' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1279 [1/1] (0.00ns)   --->   "%sext_ln16_193 = sext i19 %add_ln16_65" [src/EucHW_RC.cpp:16]   --->   Operation 1279 'sext' 'sext_ln16_193' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1280 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_66 = add i18 %mul_ln16_67, i18 %mul_ln16_68" [src/EucHW_RC.cpp:16]   --->   Operation 1280 'add' 'add_ln16_66' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln16_194 = sext i18 %add_ln16_66" [src/EucHW_RC.cpp:16]   --->   Operation 1281 'sext' 'sext_ln16_194' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1282 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_67 = add i18 %mul_ln16_69, i18 %mul_ln16_70" [src/EucHW_RC.cpp:16]   --->   Operation 1282 'add' 'add_ln16_67' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln16_195 = sext i18 %add_ln16_67" [src/EucHW_RC.cpp:16]   --->   Operation 1283 'sext' 'sext_ln16_195' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1284 [1/1] (2.13ns)   --->   "%add_ln16_68 = add i19 %sext_ln16_195, i19 %sext_ln16_194" [src/EucHW_RC.cpp:16]   --->   Operation 1284 'add' 'add_ln16_68' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1285 [1/1] (0.00ns)   --->   "%sext_ln16_196 = sext i19 %add_ln16_68" [src/EucHW_RC.cpp:16]   --->   Operation 1285 'sext' 'sext_ln16_196' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1286 [1/1] (2.16ns)   --->   "%add_ln16_69 = add i20 %sext_ln16_196, i20 %sext_ln16_193" [src/EucHW_RC.cpp:16]   --->   Operation 1286 'add' 'add_ln16_69' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1287 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_70 = add i18 %mul_ln16_71, i18 %mul_ln16_72" [src/EucHW_RC.cpp:16]   --->   Operation 1287 'add' 'add_ln16_70' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1288 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_71 = add i18 %mul_ln16_73, i18 %mul_ln16_74" [src/EucHW_RC.cpp:16]   --->   Operation 1288 'add' 'add_ln16_71' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1289 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_73 = add i18 %mul_ln16_75, i18 %mul_ln16_76" [src/EucHW_RC.cpp:16]   --->   Operation 1289 'add' 'add_ln16_73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1290 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_74 = add i18 %mul_ln16_77, i18 %mul_ln16_78" [src/EucHW_RC.cpp:16]   --->   Operation 1290 'add' 'add_ln16_74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.45>
ST_14 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln16_80 = sext i9 %sub_ln16_80" [src/EucHW_RC.cpp:16]   --->   Operation 1291 'sext' 'sext_ln16_80' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1292 [1/1] (4.35ns)   --->   "%mul_ln16_79 = mul i18 %sext_ln16_80, i18 %sext_ln16_80" [src/EucHW_RC.cpp:16]   --->   Operation 1292 'mul' 'mul_ln16_79' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1293 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_78)   --->   "%mul_ln16_80 = mul i18 %sext_ln16_81, i18 %sext_ln16_81" [src/EucHW_RC.cpp:16]   --->   Operation 1293 'mul' 'mul_ln16_80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln16_82 = sext i9 %sub_ln16_82" [src/EucHW_RC.cpp:16]   --->   Operation 1294 'sext' 'sext_ln16_82' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1295 [1/1] (4.35ns)   --->   "%mul_ln16_81 = mul i18 %sext_ln16_82, i18 %sext_ln16_82" [src/EucHW_RC.cpp:16]   --->   Operation 1295 'mul' 'mul_ln16_81' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1296 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_79)   --->   "%mul_ln16_82 = mul i18 %sext_ln16_83, i18 %sext_ln16_83" [src/EucHW_RC.cpp:16]   --->   Operation 1296 'mul' 'mul_ln16_82' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1297 [1/1] (0.00ns)   --->   "%sext_ln16_84 = sext i9 %sub_ln16_84" [src/EucHW_RC.cpp:16]   --->   Operation 1297 'sext' 'sext_ln16_84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1298 [1/1] (4.35ns)   --->   "%mul_ln16_83 = mul i18 %sext_ln16_84, i18 %sext_ln16_84" [src/EucHW_RC.cpp:16]   --->   Operation 1298 'mul' 'mul_ln16_83' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1299 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_81)   --->   "%mul_ln16_84 = mul i18 %sext_ln16_85, i18 %sext_ln16_85" [src/EucHW_RC.cpp:16]   --->   Operation 1299 'mul' 'mul_ln16_84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln16_86 = sext i9 %sub_ln16_86" [src/EucHW_RC.cpp:16]   --->   Operation 1300 'sext' 'sext_ln16_86' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1301 [1/1] (4.35ns)   --->   "%mul_ln16_85 = mul i18 %sext_ln16_86, i18 %sext_ln16_86" [src/EucHW_RC.cpp:16]   --->   Operation 1301 'mul' 'mul_ln16_85' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1302 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_82)   --->   "%mul_ln16_86 = mul i18 %sext_ln16_87, i18 %sext_ln16_87" [src/EucHW_RC.cpp:16]   --->   Operation 1302 'mul' 'mul_ln16_86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1303 [1/2] (3.25ns)   --->   "%A_0_load_11 = load i4 %A_0_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1303 'load' 'A_0_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1304 [1/1] (0.00ns)   --->   "%zext_ln16_176 = zext i8 %A_0_load_11" [src/EucHW_RC.cpp:16]   --->   Operation 1304 'zext' 'zext_ln16_176' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1305 [1/2] (3.25ns)   --->   "%B_0_load_11 = load i4 %B_0_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1305 'load' 'B_0_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1306 [1/1] (0.00ns)   --->   "%zext_ln16_177 = zext i8 %B_0_load_11" [src/EucHW_RC.cpp:16]   --->   Operation 1306 'zext' 'zext_ln16_177' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1307 [1/1] (1.91ns)   --->   "%sub_ln16_88 = sub i9 %zext_ln16_176, i9 %zext_ln16_177" [src/EucHW_RC.cpp:16]   --->   Operation 1307 'sub' 'sub_ln16_88' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1308 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_85)   --->   "%mul_ln16_88 = mul i18 %sext_ln16_89, i18 %sext_ln16_89" [src/EucHW_RC.cpp:16]   --->   Operation 1308 'mul' 'mul_ln16_88' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1309 [1/2] (3.25ns)   --->   "%A_2_load_11 = load i4 %A_2_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1309 'load' 'A_2_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1310 [1/1] (0.00ns)   --->   "%zext_ln16_180 = zext i8 %A_2_load_11" [src/EucHW_RC.cpp:16]   --->   Operation 1310 'zext' 'zext_ln16_180' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1311 [1/2] (3.25ns)   --->   "%B_2_load_11 = load i4 %B_2_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1311 'load' 'B_2_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln16_181 = zext i8 %B_2_load_11" [src/EucHW_RC.cpp:16]   --->   Operation 1312 'zext' 'zext_ln16_181' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1313 [1/1] (1.91ns)   --->   "%sub_ln16_90 = sub i9 %zext_ln16_180, i9 %zext_ln16_181" [src/EucHW_RC.cpp:16]   --->   Operation 1313 'sub' 'sub_ln16_90' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1314 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_86)   --->   "%mul_ln16_90 = mul i18 %sext_ln16_91, i18 %sext_ln16_91" [src/EucHW_RC.cpp:16]   --->   Operation 1314 'mul' 'mul_ln16_90' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1315 [1/2] (3.25ns)   --->   "%A_4_load_11 = load i4 %A_4_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1315 'load' 'A_4_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln16_184 = zext i8 %A_4_load_11" [src/EucHW_RC.cpp:16]   --->   Operation 1316 'zext' 'zext_ln16_184' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1317 [1/2] (3.25ns)   --->   "%B_4_load_11 = load i4 %B_4_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1317 'load' 'B_4_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1318 [1/1] (0.00ns)   --->   "%zext_ln16_185 = zext i8 %B_4_load_11" [src/EucHW_RC.cpp:16]   --->   Operation 1318 'zext' 'zext_ln16_185' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1319 [1/1] (1.91ns)   --->   "%sub_ln16_92 = sub i9 %zext_ln16_184, i9 %zext_ln16_185" [src/EucHW_RC.cpp:16]   --->   Operation 1319 'sub' 'sub_ln16_92' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1320 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_88)   --->   "%mul_ln16_92 = mul i18 %sext_ln16_93, i18 %sext_ln16_93" [src/EucHW_RC.cpp:16]   --->   Operation 1320 'mul' 'mul_ln16_92' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1321 [1/2] (3.25ns)   --->   "%A_6_load_11 = load i4 %A_6_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1321 'load' 'A_6_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1322 [1/1] (0.00ns)   --->   "%zext_ln16_188 = zext i8 %A_6_load_11" [src/EucHW_RC.cpp:16]   --->   Operation 1322 'zext' 'zext_ln16_188' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1323 [1/2] (3.25ns)   --->   "%B_6_load_11 = load i4 %B_6_addr_11" [src/EucHW_RC.cpp:16]   --->   Operation 1323 'load' 'B_6_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1324 [1/1] (0.00ns)   --->   "%zext_ln16_189 = zext i8 %B_6_load_11" [src/EucHW_RC.cpp:16]   --->   Operation 1324 'zext' 'zext_ln16_189' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1325 [1/1] (1.91ns)   --->   "%sub_ln16_94 = sub i9 %zext_ln16_188, i9 %zext_ln16_189" [src/EucHW_RC.cpp:16]   --->   Operation 1325 'sub' 'sub_ln16_94' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1326 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_89)   --->   "%mul_ln16_94 = mul i18 %sext_ln16_95, i18 %sext_ln16_95" [src/EucHW_RC.cpp:16]   --->   Operation 1326 'mul' 'mul_ln16_94' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1327 [1/1] (0.00ns)   --->   "%A_0_addr_12 = getelementptr i8 %A_0, i64 0, i64 12" [src/EucHW_RC.cpp:16]   --->   Operation 1327 'getelementptr' 'A_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1328 [2/2] (3.25ns)   --->   "%A_0_load_12 = load i4 %A_0_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1328 'load' 'A_0_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1329 [1/1] (0.00ns)   --->   "%B_0_addr_12 = getelementptr i8 %B_0, i64 0, i64 12" [src/EucHW_RC.cpp:16]   --->   Operation 1329 'getelementptr' 'B_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1330 [2/2] (3.25ns)   --->   "%B_0_load_12 = load i4 %B_0_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1330 'load' 'B_0_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1331 [1/2] (3.25ns)   --->   "%A_1_load_12 = load i4 %A_1_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1331 'load' 'A_1_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1332 [1/1] (0.00ns)   --->   "%zext_ln16_194 = zext i8 %A_1_load_12" [src/EucHW_RC.cpp:16]   --->   Operation 1332 'zext' 'zext_ln16_194' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1333 [1/2] (3.25ns)   --->   "%B_1_load_12 = load i4 %B_1_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1333 'load' 'B_1_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1334 [1/1] (0.00ns)   --->   "%zext_ln16_195 = zext i8 %B_1_load_12" [src/EucHW_RC.cpp:16]   --->   Operation 1334 'zext' 'zext_ln16_195' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1335 [1/1] (1.91ns)   --->   "%sub_ln16_97 = sub i9 %zext_ln16_194, i9 %zext_ln16_195" [src/EucHW_RC.cpp:16]   --->   Operation 1335 'sub' 'sub_ln16_97' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln16_97 = sext i9 %sub_ln16_97" [src/EucHW_RC.cpp:16]   --->   Operation 1336 'sext' 'sext_ln16_97' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1337 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_94)   --->   "%mul_ln16_96 = mul i18 %sext_ln16_97, i18 %sext_ln16_97" [src/EucHW_RC.cpp:16]   --->   Operation 1337 'mul' 'mul_ln16_96' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1338 [1/1] (0.00ns)   --->   "%A_2_addr_12 = getelementptr i8 %A_2, i64 0, i64 12" [src/EucHW_RC.cpp:16]   --->   Operation 1338 'getelementptr' 'A_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1339 [2/2] (3.25ns)   --->   "%A_2_load_12 = load i4 %A_2_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1339 'load' 'A_2_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1340 [1/1] (0.00ns)   --->   "%B_2_addr_12 = getelementptr i8 %B_2, i64 0, i64 12" [src/EucHW_RC.cpp:16]   --->   Operation 1340 'getelementptr' 'B_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1341 [2/2] (3.25ns)   --->   "%B_2_load_12 = load i4 %B_2_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1341 'load' 'B_2_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1342 [1/2] (3.25ns)   --->   "%A_3_load_12 = load i4 %A_3_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1342 'load' 'A_3_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1343 [1/1] (0.00ns)   --->   "%zext_ln16_198 = zext i8 %A_3_load_12" [src/EucHW_RC.cpp:16]   --->   Operation 1343 'zext' 'zext_ln16_198' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1344 [1/2] (3.25ns)   --->   "%B_3_load_12 = load i4 %B_3_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1344 'load' 'B_3_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1345 [1/1] (0.00ns)   --->   "%zext_ln16_199 = zext i8 %B_3_load_12" [src/EucHW_RC.cpp:16]   --->   Operation 1345 'zext' 'zext_ln16_199' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1346 [1/1] (1.91ns)   --->   "%sub_ln16_99 = sub i9 %zext_ln16_198, i9 %zext_ln16_199" [src/EucHW_RC.cpp:16]   --->   Operation 1346 'sub' 'sub_ln16_99' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1347 [1/1] (0.00ns)   --->   "%sext_ln16_99 = sext i9 %sub_ln16_99" [src/EucHW_RC.cpp:16]   --->   Operation 1347 'sext' 'sext_ln16_99' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1348 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_95)   --->   "%mul_ln16_98 = mul i18 %sext_ln16_99, i18 %sext_ln16_99" [src/EucHW_RC.cpp:16]   --->   Operation 1348 'mul' 'mul_ln16_98' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1349 [1/1] (0.00ns)   --->   "%A_4_addr_12 = getelementptr i8 %A_4, i64 0, i64 12" [src/EucHW_RC.cpp:16]   --->   Operation 1349 'getelementptr' 'A_4_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1350 [2/2] (3.25ns)   --->   "%A_4_load_12 = load i4 %A_4_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1350 'load' 'A_4_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1351 [1/1] (0.00ns)   --->   "%B_4_addr_12 = getelementptr i8 %B_4, i64 0, i64 12" [src/EucHW_RC.cpp:16]   --->   Operation 1351 'getelementptr' 'B_4_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1352 [2/2] (3.25ns)   --->   "%B_4_load_12 = load i4 %B_4_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1352 'load' 'B_4_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1353 [1/2] (3.25ns)   --->   "%A_5_load_12 = load i4 %A_5_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1353 'load' 'A_5_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1354 [1/1] (0.00ns)   --->   "%zext_ln16_202 = zext i8 %A_5_load_12" [src/EucHW_RC.cpp:16]   --->   Operation 1354 'zext' 'zext_ln16_202' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1355 [1/2] (3.25ns)   --->   "%B_5_load_12 = load i4 %B_5_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1355 'load' 'B_5_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1356 [1/1] (0.00ns)   --->   "%zext_ln16_203 = zext i8 %B_5_load_12" [src/EucHW_RC.cpp:16]   --->   Operation 1356 'zext' 'zext_ln16_203' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1357 [1/1] (1.91ns)   --->   "%sub_ln16_101 = sub i9 %zext_ln16_202, i9 %zext_ln16_203" [src/EucHW_RC.cpp:16]   --->   Operation 1357 'sub' 'sub_ln16_101' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln16_101 = sext i9 %sub_ln16_101" [src/EucHW_RC.cpp:16]   --->   Operation 1358 'sext' 'sext_ln16_101' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1359 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_97)   --->   "%mul_ln16_100 = mul i18 %sext_ln16_101, i18 %sext_ln16_101" [src/EucHW_RC.cpp:16]   --->   Operation 1359 'mul' 'mul_ln16_100' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1360 [1/1] (0.00ns)   --->   "%A_6_addr_12 = getelementptr i8 %A_6, i64 0, i64 12" [src/EucHW_RC.cpp:16]   --->   Operation 1360 'getelementptr' 'A_6_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1361 [2/2] (3.25ns)   --->   "%A_6_load_12 = load i4 %A_6_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1361 'load' 'A_6_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1362 [1/1] (0.00ns)   --->   "%B_6_addr_12 = getelementptr i8 %B_6, i64 0, i64 12" [src/EucHW_RC.cpp:16]   --->   Operation 1362 'getelementptr' 'B_6_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1363 [2/2] (3.25ns)   --->   "%B_6_load_12 = load i4 %B_6_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1363 'load' 'B_6_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1364 [1/2] (3.25ns)   --->   "%A_7_load_12 = load i4 %A_7_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1364 'load' 'A_7_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1365 [1/1] (0.00ns)   --->   "%zext_ln16_206 = zext i8 %A_7_load_12" [src/EucHW_RC.cpp:16]   --->   Operation 1365 'zext' 'zext_ln16_206' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1366 [1/2] (3.25ns)   --->   "%B_7_load_12 = load i4 %B_7_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1366 'load' 'B_7_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln16_207 = zext i8 %B_7_load_12" [src/EucHW_RC.cpp:16]   --->   Operation 1367 'zext' 'zext_ln16_207' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1368 [1/1] (1.91ns)   --->   "%sub_ln16_103 = sub i9 %zext_ln16_206, i9 %zext_ln16_207" [src/EucHW_RC.cpp:16]   --->   Operation 1368 'sub' 'sub_ln16_103' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1369 [1/1] (0.00ns)   --->   "%sext_ln16_103 = sext i9 %sub_ln16_103" [src/EucHW_RC.cpp:16]   --->   Operation 1369 'sext' 'sext_ln16_103' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1370 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_98)   --->   "%mul_ln16_102 = mul i18 %sext_ln16_103, i18 %sext_ln16_103" [src/EucHW_RC.cpp:16]   --->   Operation 1370 'mul' 'mul_ln16_102' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1371 [1/1] (0.00ns)   --->   "%A_1_addr_13 = getelementptr i8 %A_1, i64 0, i64 13" [src/EucHW_RC.cpp:16]   --->   Operation 1371 'getelementptr' 'A_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1372 [2/2] (3.25ns)   --->   "%A_1_load_13 = load i4 %A_1_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1372 'load' 'A_1_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1373 [1/1] (0.00ns)   --->   "%B_1_addr_13 = getelementptr i8 %B_1, i64 0, i64 13" [src/EucHW_RC.cpp:16]   --->   Operation 1373 'getelementptr' 'B_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1374 [2/2] (3.25ns)   --->   "%B_1_load_13 = load i4 %B_1_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1374 'load' 'B_1_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1375 [1/1] (0.00ns)   --->   "%A_3_addr_13 = getelementptr i8 %A_3, i64 0, i64 13" [src/EucHW_RC.cpp:16]   --->   Operation 1375 'getelementptr' 'A_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1376 [2/2] (3.25ns)   --->   "%A_3_load_13 = load i4 %A_3_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1376 'load' 'A_3_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1377 [1/1] (0.00ns)   --->   "%B_3_addr_13 = getelementptr i8 %B_3, i64 0, i64 13" [src/EucHW_RC.cpp:16]   --->   Operation 1377 'getelementptr' 'B_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1378 [2/2] (3.25ns)   --->   "%B_3_load_13 = load i4 %B_3_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1378 'load' 'B_3_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1379 [1/1] (0.00ns)   --->   "%A_5_addr_13 = getelementptr i8 %A_5, i64 0, i64 13" [src/EucHW_RC.cpp:16]   --->   Operation 1379 'getelementptr' 'A_5_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1380 [2/2] (3.25ns)   --->   "%A_5_load_13 = load i4 %A_5_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1380 'load' 'A_5_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1381 [1/1] (0.00ns)   --->   "%B_5_addr_13 = getelementptr i8 %B_5, i64 0, i64 13" [src/EucHW_RC.cpp:16]   --->   Operation 1381 'getelementptr' 'B_5_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1382 [2/2] (3.25ns)   --->   "%B_5_load_13 = load i4 %B_5_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1382 'load' 'B_5_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1383 [1/1] (0.00ns)   --->   "%A_7_addr_13 = getelementptr i8 %A_7, i64 0, i64 13" [src/EucHW_RC.cpp:16]   --->   Operation 1383 'getelementptr' 'A_7_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1384 [2/2] (3.25ns)   --->   "%A_7_load_13 = load i4 %A_7_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1384 'load' 'A_7_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1385 [1/1] (0.00ns)   --->   "%B_7_addr_13 = getelementptr i8 %B_7, i64 0, i64 13" [src/EucHW_RC.cpp:16]   --->   Operation 1385 'getelementptr' 'B_7_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1386 [2/2] (3.25ns)   --->   "%B_7_load_13 = load i4 %B_7_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1386 'load' 'B_7_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 1387 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_70 = add i18 %mul_ln16_71, i18 %mul_ln16_72" [src/EucHW_RC.cpp:16]   --->   Operation 1387 'add' 'add_ln16_70' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1388 [1/1] (0.00ns)   --->   "%sext_ln16_198 = sext i18 %add_ln16_70" [src/EucHW_RC.cpp:16]   --->   Operation 1388 'sext' 'sext_ln16_198' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1389 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_71 = add i18 %mul_ln16_73, i18 %mul_ln16_74" [src/EucHW_RC.cpp:16]   --->   Operation 1389 'add' 'add_ln16_71' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1390 [1/1] (0.00ns)   --->   "%sext_ln16_199 = sext i18 %add_ln16_71" [src/EucHW_RC.cpp:16]   --->   Operation 1390 'sext' 'sext_ln16_199' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1391 [1/1] (2.13ns)   --->   "%add_ln16_72 = add i19 %sext_ln16_199, i19 %sext_ln16_198" [src/EucHW_RC.cpp:16]   --->   Operation 1391 'add' 'add_ln16_72' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1392 [1/1] (0.00ns)   --->   "%sext_ln16_200 = sext i19 %add_ln16_72" [src/EucHW_RC.cpp:16]   --->   Operation 1392 'sext' 'sext_ln16_200' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1393 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_73 = add i18 %mul_ln16_75, i18 %mul_ln16_76" [src/EucHW_RC.cpp:16]   --->   Operation 1393 'add' 'add_ln16_73' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1394 [1/1] (0.00ns)   --->   "%sext_ln16_201 = sext i18 %add_ln16_73" [src/EucHW_RC.cpp:16]   --->   Operation 1394 'sext' 'sext_ln16_201' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1395 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_74 = add i18 %mul_ln16_77, i18 %mul_ln16_78" [src/EucHW_RC.cpp:16]   --->   Operation 1395 'add' 'add_ln16_74' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1396 [1/1] (0.00ns)   --->   "%sext_ln16_202 = sext i18 %add_ln16_74" [src/EucHW_RC.cpp:16]   --->   Operation 1396 'sext' 'sext_ln16_202' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1397 [1/1] (2.13ns)   --->   "%add_ln16_75 = add i19 %sext_ln16_202, i19 %sext_ln16_201" [src/EucHW_RC.cpp:16]   --->   Operation 1397 'add' 'add_ln16_75' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln16_203 = sext i19 %add_ln16_75" [src/EucHW_RC.cpp:16]   --->   Operation 1398 'sext' 'sext_ln16_203' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1399 [1/1] (2.16ns)   --->   "%add_ln16_76 = add i20 %sext_ln16_203, i20 %sext_ln16_200" [src/EucHW_RC.cpp:16]   --->   Operation 1399 'add' 'add_ln16_76' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1400 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_78 = add i18 %mul_ln16_79, i18 %mul_ln16_80" [src/EucHW_RC.cpp:16]   --->   Operation 1400 'add' 'add_ln16_78' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1401 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_79 = add i18 %mul_ln16_81, i18 %mul_ln16_82" [src/EucHW_RC.cpp:16]   --->   Operation 1401 'add' 'add_ln16_79' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1402 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_81 = add i18 %mul_ln16_83, i18 %mul_ln16_84" [src/EucHW_RC.cpp:16]   --->   Operation 1402 'add' 'add_ln16_81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1403 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_82 = add i18 %mul_ln16_85, i18 %mul_ln16_86" [src/EucHW_RC.cpp:16]   --->   Operation 1403 'add' 'add_ln16_82' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 6.45>
ST_15 : Operation 1404 [1/1] (0.00ns)   --->   "%sext_ln16_88 = sext i9 %sub_ln16_88" [src/EucHW_RC.cpp:16]   --->   Operation 1404 'sext' 'sext_ln16_88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1405 [1/1] (4.35ns)   --->   "%mul_ln16_87 = mul i18 %sext_ln16_88, i18 %sext_ln16_88" [src/EucHW_RC.cpp:16]   --->   Operation 1405 'mul' 'mul_ln16_87' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1406 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_85)   --->   "%mul_ln16_88 = mul i18 %sext_ln16_89, i18 %sext_ln16_89" [src/EucHW_RC.cpp:16]   --->   Operation 1406 'mul' 'mul_ln16_88' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1407 [1/1] (0.00ns)   --->   "%sext_ln16_90 = sext i9 %sub_ln16_90" [src/EucHW_RC.cpp:16]   --->   Operation 1407 'sext' 'sext_ln16_90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1408 [1/1] (4.35ns)   --->   "%mul_ln16_89 = mul i18 %sext_ln16_90, i18 %sext_ln16_90" [src/EucHW_RC.cpp:16]   --->   Operation 1408 'mul' 'mul_ln16_89' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1409 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_86)   --->   "%mul_ln16_90 = mul i18 %sext_ln16_91, i18 %sext_ln16_91" [src/EucHW_RC.cpp:16]   --->   Operation 1409 'mul' 'mul_ln16_90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1410 [1/1] (0.00ns)   --->   "%sext_ln16_92 = sext i9 %sub_ln16_92" [src/EucHW_RC.cpp:16]   --->   Operation 1410 'sext' 'sext_ln16_92' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1411 [1/1] (4.35ns)   --->   "%mul_ln16_91 = mul i18 %sext_ln16_92, i18 %sext_ln16_92" [src/EucHW_RC.cpp:16]   --->   Operation 1411 'mul' 'mul_ln16_91' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1412 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_88)   --->   "%mul_ln16_92 = mul i18 %sext_ln16_93, i18 %sext_ln16_93" [src/EucHW_RC.cpp:16]   --->   Operation 1412 'mul' 'mul_ln16_92' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1413 [1/1] (0.00ns)   --->   "%sext_ln16_94 = sext i9 %sub_ln16_94" [src/EucHW_RC.cpp:16]   --->   Operation 1413 'sext' 'sext_ln16_94' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1414 [1/1] (4.35ns)   --->   "%mul_ln16_93 = mul i18 %sext_ln16_94, i18 %sext_ln16_94" [src/EucHW_RC.cpp:16]   --->   Operation 1414 'mul' 'mul_ln16_93' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1415 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_89)   --->   "%mul_ln16_94 = mul i18 %sext_ln16_95, i18 %sext_ln16_95" [src/EucHW_RC.cpp:16]   --->   Operation 1415 'mul' 'mul_ln16_94' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1416 [1/2] (3.25ns)   --->   "%A_0_load_12 = load i4 %A_0_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1416 'load' 'A_0_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln16_192 = zext i8 %A_0_load_12" [src/EucHW_RC.cpp:16]   --->   Operation 1417 'zext' 'zext_ln16_192' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1418 [1/2] (3.25ns)   --->   "%B_0_load_12 = load i4 %B_0_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1418 'load' 'B_0_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1419 [1/1] (0.00ns)   --->   "%zext_ln16_193 = zext i8 %B_0_load_12" [src/EucHW_RC.cpp:16]   --->   Operation 1419 'zext' 'zext_ln16_193' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1420 [1/1] (1.91ns)   --->   "%sub_ln16_96 = sub i9 %zext_ln16_192, i9 %zext_ln16_193" [src/EucHW_RC.cpp:16]   --->   Operation 1420 'sub' 'sub_ln16_96' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1421 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_94)   --->   "%mul_ln16_96 = mul i18 %sext_ln16_97, i18 %sext_ln16_97" [src/EucHW_RC.cpp:16]   --->   Operation 1421 'mul' 'mul_ln16_96' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1422 [1/2] (3.25ns)   --->   "%A_2_load_12 = load i4 %A_2_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1422 'load' 'A_2_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln16_196 = zext i8 %A_2_load_12" [src/EucHW_RC.cpp:16]   --->   Operation 1423 'zext' 'zext_ln16_196' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1424 [1/2] (3.25ns)   --->   "%B_2_load_12 = load i4 %B_2_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1424 'load' 'B_2_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1425 [1/1] (0.00ns)   --->   "%zext_ln16_197 = zext i8 %B_2_load_12" [src/EucHW_RC.cpp:16]   --->   Operation 1425 'zext' 'zext_ln16_197' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1426 [1/1] (1.91ns)   --->   "%sub_ln16_98 = sub i9 %zext_ln16_196, i9 %zext_ln16_197" [src/EucHW_RC.cpp:16]   --->   Operation 1426 'sub' 'sub_ln16_98' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1427 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_95)   --->   "%mul_ln16_98 = mul i18 %sext_ln16_99, i18 %sext_ln16_99" [src/EucHW_RC.cpp:16]   --->   Operation 1427 'mul' 'mul_ln16_98' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1428 [1/2] (3.25ns)   --->   "%A_4_load_12 = load i4 %A_4_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1428 'load' 'A_4_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1429 [1/1] (0.00ns)   --->   "%zext_ln16_200 = zext i8 %A_4_load_12" [src/EucHW_RC.cpp:16]   --->   Operation 1429 'zext' 'zext_ln16_200' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1430 [1/2] (3.25ns)   --->   "%B_4_load_12 = load i4 %B_4_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1430 'load' 'B_4_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1431 [1/1] (0.00ns)   --->   "%zext_ln16_201 = zext i8 %B_4_load_12" [src/EucHW_RC.cpp:16]   --->   Operation 1431 'zext' 'zext_ln16_201' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1432 [1/1] (1.91ns)   --->   "%sub_ln16_100 = sub i9 %zext_ln16_200, i9 %zext_ln16_201" [src/EucHW_RC.cpp:16]   --->   Operation 1432 'sub' 'sub_ln16_100' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1433 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_97)   --->   "%mul_ln16_100 = mul i18 %sext_ln16_101, i18 %sext_ln16_101" [src/EucHW_RC.cpp:16]   --->   Operation 1433 'mul' 'mul_ln16_100' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1434 [1/2] (3.25ns)   --->   "%A_6_load_12 = load i4 %A_6_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1434 'load' 'A_6_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1435 [1/1] (0.00ns)   --->   "%zext_ln16_204 = zext i8 %A_6_load_12" [src/EucHW_RC.cpp:16]   --->   Operation 1435 'zext' 'zext_ln16_204' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1436 [1/2] (3.25ns)   --->   "%B_6_load_12 = load i4 %B_6_addr_12" [src/EucHW_RC.cpp:16]   --->   Operation 1436 'load' 'B_6_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1437 [1/1] (0.00ns)   --->   "%zext_ln16_205 = zext i8 %B_6_load_12" [src/EucHW_RC.cpp:16]   --->   Operation 1437 'zext' 'zext_ln16_205' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1438 [1/1] (1.91ns)   --->   "%sub_ln16_102 = sub i9 %zext_ln16_204, i9 %zext_ln16_205" [src/EucHW_RC.cpp:16]   --->   Operation 1438 'sub' 'sub_ln16_102' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1439 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_98)   --->   "%mul_ln16_102 = mul i18 %sext_ln16_103, i18 %sext_ln16_103" [src/EucHW_RC.cpp:16]   --->   Operation 1439 'mul' 'mul_ln16_102' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1440 [1/1] (0.00ns)   --->   "%A_0_addr_13 = getelementptr i8 %A_0, i64 0, i64 13" [src/EucHW_RC.cpp:16]   --->   Operation 1440 'getelementptr' 'A_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1441 [2/2] (3.25ns)   --->   "%A_0_load_13 = load i4 %A_0_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1441 'load' 'A_0_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1442 [1/1] (0.00ns)   --->   "%B_0_addr_13 = getelementptr i8 %B_0, i64 0, i64 13" [src/EucHW_RC.cpp:16]   --->   Operation 1442 'getelementptr' 'B_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1443 [2/2] (3.25ns)   --->   "%B_0_load_13 = load i4 %B_0_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1443 'load' 'B_0_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1444 [1/2] (3.25ns)   --->   "%A_1_load_13 = load i4 %A_1_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1444 'load' 'A_1_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln16_210 = zext i8 %A_1_load_13" [src/EucHW_RC.cpp:16]   --->   Operation 1445 'zext' 'zext_ln16_210' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1446 [1/2] (3.25ns)   --->   "%B_1_load_13 = load i4 %B_1_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1446 'load' 'B_1_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1447 [1/1] (0.00ns)   --->   "%zext_ln16_211 = zext i8 %B_1_load_13" [src/EucHW_RC.cpp:16]   --->   Operation 1447 'zext' 'zext_ln16_211' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1448 [1/1] (1.91ns)   --->   "%sub_ln16_105 = sub i9 %zext_ln16_210, i9 %zext_ln16_211" [src/EucHW_RC.cpp:16]   --->   Operation 1448 'sub' 'sub_ln16_105' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln16_105 = sext i9 %sub_ln16_105" [src/EucHW_RC.cpp:16]   --->   Operation 1449 'sext' 'sext_ln16_105' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1450 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_101)   --->   "%mul_ln16_104 = mul i18 %sext_ln16_105, i18 %sext_ln16_105" [src/EucHW_RC.cpp:16]   --->   Operation 1450 'mul' 'mul_ln16_104' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1451 [1/1] (0.00ns)   --->   "%A_2_addr_13 = getelementptr i8 %A_2, i64 0, i64 13" [src/EucHW_RC.cpp:16]   --->   Operation 1451 'getelementptr' 'A_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1452 [2/2] (3.25ns)   --->   "%A_2_load_13 = load i4 %A_2_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1452 'load' 'A_2_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1453 [1/1] (0.00ns)   --->   "%B_2_addr_13 = getelementptr i8 %B_2, i64 0, i64 13" [src/EucHW_RC.cpp:16]   --->   Operation 1453 'getelementptr' 'B_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1454 [2/2] (3.25ns)   --->   "%B_2_load_13 = load i4 %B_2_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1454 'load' 'B_2_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1455 [1/2] (3.25ns)   --->   "%A_3_load_13 = load i4 %A_3_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1455 'load' 'A_3_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1456 [1/1] (0.00ns)   --->   "%zext_ln16_214 = zext i8 %A_3_load_13" [src/EucHW_RC.cpp:16]   --->   Operation 1456 'zext' 'zext_ln16_214' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1457 [1/2] (3.25ns)   --->   "%B_3_load_13 = load i4 %B_3_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1457 'load' 'B_3_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln16_215 = zext i8 %B_3_load_13" [src/EucHW_RC.cpp:16]   --->   Operation 1458 'zext' 'zext_ln16_215' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1459 [1/1] (1.91ns)   --->   "%sub_ln16_107 = sub i9 %zext_ln16_214, i9 %zext_ln16_215" [src/EucHW_RC.cpp:16]   --->   Operation 1459 'sub' 'sub_ln16_107' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1460 [1/1] (0.00ns)   --->   "%sext_ln16_107 = sext i9 %sub_ln16_107" [src/EucHW_RC.cpp:16]   --->   Operation 1460 'sext' 'sext_ln16_107' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1461 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_102)   --->   "%mul_ln16_106 = mul i18 %sext_ln16_107, i18 %sext_ln16_107" [src/EucHW_RC.cpp:16]   --->   Operation 1461 'mul' 'mul_ln16_106' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1462 [1/1] (0.00ns)   --->   "%A_4_addr_13 = getelementptr i8 %A_4, i64 0, i64 13" [src/EucHW_RC.cpp:16]   --->   Operation 1462 'getelementptr' 'A_4_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1463 [2/2] (3.25ns)   --->   "%A_4_load_13 = load i4 %A_4_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1463 'load' 'A_4_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1464 [1/1] (0.00ns)   --->   "%B_4_addr_13 = getelementptr i8 %B_4, i64 0, i64 13" [src/EucHW_RC.cpp:16]   --->   Operation 1464 'getelementptr' 'B_4_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1465 [2/2] (3.25ns)   --->   "%B_4_load_13 = load i4 %B_4_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1465 'load' 'B_4_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1466 [1/2] (3.25ns)   --->   "%A_5_load_13 = load i4 %A_5_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1466 'load' 'A_5_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1467 [1/1] (0.00ns)   --->   "%zext_ln16_218 = zext i8 %A_5_load_13" [src/EucHW_RC.cpp:16]   --->   Operation 1467 'zext' 'zext_ln16_218' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1468 [1/2] (3.25ns)   --->   "%B_5_load_13 = load i4 %B_5_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1468 'load' 'B_5_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1469 [1/1] (0.00ns)   --->   "%zext_ln16_219 = zext i8 %B_5_load_13" [src/EucHW_RC.cpp:16]   --->   Operation 1469 'zext' 'zext_ln16_219' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1470 [1/1] (1.91ns)   --->   "%sub_ln16_109 = sub i9 %zext_ln16_218, i9 %zext_ln16_219" [src/EucHW_RC.cpp:16]   --->   Operation 1470 'sub' 'sub_ln16_109' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln16_109 = sext i9 %sub_ln16_109" [src/EucHW_RC.cpp:16]   --->   Operation 1471 'sext' 'sext_ln16_109' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1472 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_104)   --->   "%mul_ln16_108 = mul i18 %sext_ln16_109, i18 %sext_ln16_109" [src/EucHW_RC.cpp:16]   --->   Operation 1472 'mul' 'mul_ln16_108' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1473 [1/1] (0.00ns)   --->   "%A_6_addr_13 = getelementptr i8 %A_6, i64 0, i64 13" [src/EucHW_RC.cpp:16]   --->   Operation 1473 'getelementptr' 'A_6_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1474 [2/2] (3.25ns)   --->   "%A_6_load_13 = load i4 %A_6_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1474 'load' 'A_6_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1475 [1/1] (0.00ns)   --->   "%B_6_addr_13 = getelementptr i8 %B_6, i64 0, i64 13" [src/EucHW_RC.cpp:16]   --->   Operation 1475 'getelementptr' 'B_6_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1476 [2/2] (3.25ns)   --->   "%B_6_load_13 = load i4 %B_6_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1476 'load' 'B_6_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1477 [1/2] (3.25ns)   --->   "%A_7_load_13 = load i4 %A_7_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1477 'load' 'A_7_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1478 [1/1] (0.00ns)   --->   "%zext_ln16_222 = zext i8 %A_7_load_13" [src/EucHW_RC.cpp:16]   --->   Operation 1478 'zext' 'zext_ln16_222' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1479 [1/2] (3.25ns)   --->   "%B_7_load_13 = load i4 %B_7_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1479 'load' 'B_7_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1480 [1/1] (0.00ns)   --->   "%zext_ln16_223 = zext i8 %B_7_load_13" [src/EucHW_RC.cpp:16]   --->   Operation 1480 'zext' 'zext_ln16_223' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1481 [1/1] (1.91ns)   --->   "%sub_ln16_111 = sub i9 %zext_ln16_222, i9 %zext_ln16_223" [src/EucHW_RC.cpp:16]   --->   Operation 1481 'sub' 'sub_ln16_111' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln16_111 = sext i9 %sub_ln16_111" [src/EucHW_RC.cpp:16]   --->   Operation 1482 'sext' 'sext_ln16_111' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1483 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_105)   --->   "%mul_ln16_110 = mul i18 %sext_ln16_111, i18 %sext_ln16_111" [src/EucHW_RC.cpp:16]   --->   Operation 1483 'mul' 'mul_ln16_110' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1484 [1/1] (0.00ns)   --->   "%A_1_addr_14 = getelementptr i8 %A_1, i64 0, i64 14" [src/EucHW_RC.cpp:16]   --->   Operation 1484 'getelementptr' 'A_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1485 [2/2] (3.25ns)   --->   "%A_1_load_14 = load i4 %A_1_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1485 'load' 'A_1_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1486 [1/1] (0.00ns)   --->   "%B_1_addr_14 = getelementptr i8 %B_1, i64 0, i64 14" [src/EucHW_RC.cpp:16]   --->   Operation 1486 'getelementptr' 'B_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1487 [2/2] (3.25ns)   --->   "%B_1_load_14 = load i4 %B_1_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1487 'load' 'B_1_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1488 [1/1] (0.00ns)   --->   "%A_3_addr_14 = getelementptr i8 %A_3, i64 0, i64 14" [src/EucHW_RC.cpp:16]   --->   Operation 1488 'getelementptr' 'A_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1489 [2/2] (3.25ns)   --->   "%A_3_load_14 = load i4 %A_3_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1489 'load' 'A_3_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1490 [1/1] (0.00ns)   --->   "%B_3_addr_14 = getelementptr i8 %B_3, i64 0, i64 14" [src/EucHW_RC.cpp:16]   --->   Operation 1490 'getelementptr' 'B_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1491 [2/2] (3.25ns)   --->   "%B_3_load_14 = load i4 %B_3_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1491 'load' 'B_3_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1492 [1/1] (0.00ns)   --->   "%A_5_addr_14 = getelementptr i8 %A_5, i64 0, i64 14" [src/EucHW_RC.cpp:16]   --->   Operation 1492 'getelementptr' 'A_5_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1493 [2/2] (3.25ns)   --->   "%A_5_load_14 = load i4 %A_5_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1493 'load' 'A_5_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1494 [1/1] (0.00ns)   --->   "%B_5_addr_14 = getelementptr i8 %B_5, i64 0, i64 14" [src/EucHW_RC.cpp:16]   --->   Operation 1494 'getelementptr' 'B_5_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1495 [2/2] (3.25ns)   --->   "%B_5_load_14 = load i4 %B_5_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1495 'load' 'B_5_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1496 [1/1] (0.00ns)   --->   "%A_7_addr_14 = getelementptr i8 %A_7, i64 0, i64 14" [src/EucHW_RC.cpp:16]   --->   Operation 1496 'getelementptr' 'A_7_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1497 [2/2] (3.25ns)   --->   "%A_7_load_14 = load i4 %A_7_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1497 'load' 'A_7_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1498 [1/1] (0.00ns)   --->   "%B_7_addr_14 = getelementptr i8 %B_7, i64 0, i64 14" [src/EucHW_RC.cpp:16]   --->   Operation 1498 'getelementptr' 'B_7_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1499 [2/2] (3.25ns)   --->   "%B_7_load_14 = load i4 %B_7_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1499 'load' 'B_7_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 1500 [1/1] (0.00ns)   --->   "%sext_ln16_197 = sext i20 %add_ln16_69" [src/EucHW_RC.cpp:16]   --->   Operation 1500 'sext' 'sext_ln16_197' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1501 [1/1] (0.00ns)   --->   "%sext_ln16_204 = sext i20 %add_ln16_76" [src/EucHW_RC.cpp:16]   --->   Operation 1501 'sext' 'sext_ln16_204' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1502 [1/1] (2.19ns)   --->   "%add_ln16_77 = add i21 %sext_ln16_204, i21 %sext_ln16_197" [src/EucHW_RC.cpp:16]   --->   Operation 1502 'add' 'add_ln16_77' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1503 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_78 = add i18 %mul_ln16_79, i18 %mul_ln16_80" [src/EucHW_RC.cpp:16]   --->   Operation 1503 'add' 'add_ln16_78' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1504 [1/1] (0.00ns)   --->   "%sext_ln16_206 = sext i18 %add_ln16_78" [src/EucHW_RC.cpp:16]   --->   Operation 1504 'sext' 'sext_ln16_206' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1505 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_79 = add i18 %mul_ln16_81, i18 %mul_ln16_82" [src/EucHW_RC.cpp:16]   --->   Operation 1505 'add' 'add_ln16_79' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1506 [1/1] (0.00ns)   --->   "%sext_ln16_207 = sext i18 %add_ln16_79" [src/EucHW_RC.cpp:16]   --->   Operation 1506 'sext' 'sext_ln16_207' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1507 [1/1] (2.13ns)   --->   "%add_ln16_80 = add i19 %sext_ln16_207, i19 %sext_ln16_206" [src/EucHW_RC.cpp:16]   --->   Operation 1507 'add' 'add_ln16_80' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln16_208 = sext i19 %add_ln16_80" [src/EucHW_RC.cpp:16]   --->   Operation 1508 'sext' 'sext_ln16_208' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1509 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_81 = add i18 %mul_ln16_83, i18 %mul_ln16_84" [src/EucHW_RC.cpp:16]   --->   Operation 1509 'add' 'add_ln16_81' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1510 [1/1] (0.00ns)   --->   "%sext_ln16_209 = sext i18 %add_ln16_81" [src/EucHW_RC.cpp:16]   --->   Operation 1510 'sext' 'sext_ln16_209' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1511 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_82 = add i18 %mul_ln16_85, i18 %mul_ln16_86" [src/EucHW_RC.cpp:16]   --->   Operation 1511 'add' 'add_ln16_82' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1512 [1/1] (0.00ns)   --->   "%sext_ln16_210 = sext i18 %add_ln16_82" [src/EucHW_RC.cpp:16]   --->   Operation 1512 'sext' 'sext_ln16_210' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1513 [1/1] (2.13ns)   --->   "%add_ln16_83 = add i19 %sext_ln16_210, i19 %sext_ln16_209" [src/EucHW_RC.cpp:16]   --->   Operation 1513 'add' 'add_ln16_83' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1514 [1/1] (0.00ns)   --->   "%sext_ln16_211 = sext i19 %add_ln16_83" [src/EucHW_RC.cpp:16]   --->   Operation 1514 'sext' 'sext_ln16_211' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1515 [1/1] (2.16ns)   --->   "%add_ln16_84 = add i20 %sext_ln16_211, i20 %sext_ln16_208" [src/EucHW_RC.cpp:16]   --->   Operation 1515 'add' 'add_ln16_84' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1516 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_85 = add i18 %mul_ln16_87, i18 %mul_ln16_88" [src/EucHW_RC.cpp:16]   --->   Operation 1516 'add' 'add_ln16_85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1517 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_86 = add i18 %mul_ln16_89, i18 %mul_ln16_90" [src/EucHW_RC.cpp:16]   --->   Operation 1517 'add' 'add_ln16_86' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1518 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_88 = add i18 %mul_ln16_91, i18 %mul_ln16_92" [src/EucHW_RC.cpp:16]   --->   Operation 1518 'add' 'add_ln16_88' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1519 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_89 = add i18 %mul_ln16_93, i18 %mul_ln16_94" [src/EucHW_RC.cpp:16]   --->   Operation 1519 'add' 'add_ln16_89' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 6.45>
ST_16 : Operation 1520 [1/1] (0.00ns)   --->   "%sext_ln16_96 = sext i9 %sub_ln16_96" [src/EucHW_RC.cpp:16]   --->   Operation 1520 'sext' 'sext_ln16_96' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1521 [1/1] (4.35ns)   --->   "%mul_ln16_95 = mul i18 %sext_ln16_96, i18 %sext_ln16_96" [src/EucHW_RC.cpp:16]   --->   Operation 1521 'mul' 'mul_ln16_95' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1522 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_94)   --->   "%mul_ln16_96 = mul i18 %sext_ln16_97, i18 %sext_ln16_97" [src/EucHW_RC.cpp:16]   --->   Operation 1522 'mul' 'mul_ln16_96' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1523 [1/1] (0.00ns)   --->   "%sext_ln16_98 = sext i9 %sub_ln16_98" [src/EucHW_RC.cpp:16]   --->   Operation 1523 'sext' 'sext_ln16_98' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1524 [1/1] (4.35ns)   --->   "%mul_ln16_97 = mul i18 %sext_ln16_98, i18 %sext_ln16_98" [src/EucHW_RC.cpp:16]   --->   Operation 1524 'mul' 'mul_ln16_97' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1525 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_95)   --->   "%mul_ln16_98 = mul i18 %sext_ln16_99, i18 %sext_ln16_99" [src/EucHW_RC.cpp:16]   --->   Operation 1525 'mul' 'mul_ln16_98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1526 [1/1] (0.00ns)   --->   "%sext_ln16_100 = sext i9 %sub_ln16_100" [src/EucHW_RC.cpp:16]   --->   Operation 1526 'sext' 'sext_ln16_100' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1527 [1/1] (4.35ns)   --->   "%mul_ln16_99 = mul i18 %sext_ln16_100, i18 %sext_ln16_100" [src/EucHW_RC.cpp:16]   --->   Operation 1527 'mul' 'mul_ln16_99' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1528 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_97)   --->   "%mul_ln16_100 = mul i18 %sext_ln16_101, i18 %sext_ln16_101" [src/EucHW_RC.cpp:16]   --->   Operation 1528 'mul' 'mul_ln16_100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1529 [1/1] (0.00ns)   --->   "%sext_ln16_102 = sext i9 %sub_ln16_102" [src/EucHW_RC.cpp:16]   --->   Operation 1529 'sext' 'sext_ln16_102' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1530 [1/1] (4.35ns)   --->   "%mul_ln16_101 = mul i18 %sext_ln16_102, i18 %sext_ln16_102" [src/EucHW_RC.cpp:16]   --->   Operation 1530 'mul' 'mul_ln16_101' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1531 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_98)   --->   "%mul_ln16_102 = mul i18 %sext_ln16_103, i18 %sext_ln16_103" [src/EucHW_RC.cpp:16]   --->   Operation 1531 'mul' 'mul_ln16_102' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1532 [1/2] (3.25ns)   --->   "%A_0_load_13 = load i4 %A_0_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1532 'load' 'A_0_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1533 [1/1] (0.00ns)   --->   "%zext_ln16_208 = zext i8 %A_0_load_13" [src/EucHW_RC.cpp:16]   --->   Operation 1533 'zext' 'zext_ln16_208' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1534 [1/2] (3.25ns)   --->   "%B_0_load_13 = load i4 %B_0_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1534 'load' 'B_0_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1535 [1/1] (0.00ns)   --->   "%zext_ln16_209 = zext i8 %B_0_load_13" [src/EucHW_RC.cpp:16]   --->   Operation 1535 'zext' 'zext_ln16_209' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1536 [1/1] (1.91ns)   --->   "%sub_ln16_104 = sub i9 %zext_ln16_208, i9 %zext_ln16_209" [src/EucHW_RC.cpp:16]   --->   Operation 1536 'sub' 'sub_ln16_104' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1537 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_101)   --->   "%mul_ln16_104 = mul i18 %sext_ln16_105, i18 %sext_ln16_105" [src/EucHW_RC.cpp:16]   --->   Operation 1537 'mul' 'mul_ln16_104' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1538 [1/2] (3.25ns)   --->   "%A_2_load_13 = load i4 %A_2_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1538 'load' 'A_2_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1539 [1/1] (0.00ns)   --->   "%zext_ln16_212 = zext i8 %A_2_load_13" [src/EucHW_RC.cpp:16]   --->   Operation 1539 'zext' 'zext_ln16_212' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1540 [1/2] (3.25ns)   --->   "%B_2_load_13 = load i4 %B_2_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1540 'load' 'B_2_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1541 [1/1] (0.00ns)   --->   "%zext_ln16_213 = zext i8 %B_2_load_13" [src/EucHW_RC.cpp:16]   --->   Operation 1541 'zext' 'zext_ln16_213' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1542 [1/1] (1.91ns)   --->   "%sub_ln16_106 = sub i9 %zext_ln16_212, i9 %zext_ln16_213" [src/EucHW_RC.cpp:16]   --->   Operation 1542 'sub' 'sub_ln16_106' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1543 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_102)   --->   "%mul_ln16_106 = mul i18 %sext_ln16_107, i18 %sext_ln16_107" [src/EucHW_RC.cpp:16]   --->   Operation 1543 'mul' 'mul_ln16_106' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1544 [1/2] (3.25ns)   --->   "%A_4_load_13 = load i4 %A_4_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1544 'load' 'A_4_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1545 [1/1] (0.00ns)   --->   "%zext_ln16_216 = zext i8 %A_4_load_13" [src/EucHW_RC.cpp:16]   --->   Operation 1545 'zext' 'zext_ln16_216' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1546 [1/2] (3.25ns)   --->   "%B_4_load_13 = load i4 %B_4_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1546 'load' 'B_4_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1547 [1/1] (0.00ns)   --->   "%zext_ln16_217 = zext i8 %B_4_load_13" [src/EucHW_RC.cpp:16]   --->   Operation 1547 'zext' 'zext_ln16_217' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1548 [1/1] (1.91ns)   --->   "%sub_ln16_108 = sub i9 %zext_ln16_216, i9 %zext_ln16_217" [src/EucHW_RC.cpp:16]   --->   Operation 1548 'sub' 'sub_ln16_108' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1549 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_104)   --->   "%mul_ln16_108 = mul i18 %sext_ln16_109, i18 %sext_ln16_109" [src/EucHW_RC.cpp:16]   --->   Operation 1549 'mul' 'mul_ln16_108' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1550 [1/2] (3.25ns)   --->   "%A_6_load_13 = load i4 %A_6_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1550 'load' 'A_6_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1551 [1/1] (0.00ns)   --->   "%zext_ln16_220 = zext i8 %A_6_load_13" [src/EucHW_RC.cpp:16]   --->   Operation 1551 'zext' 'zext_ln16_220' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1552 [1/2] (3.25ns)   --->   "%B_6_load_13 = load i4 %B_6_addr_13" [src/EucHW_RC.cpp:16]   --->   Operation 1552 'load' 'B_6_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1553 [1/1] (0.00ns)   --->   "%zext_ln16_221 = zext i8 %B_6_load_13" [src/EucHW_RC.cpp:16]   --->   Operation 1553 'zext' 'zext_ln16_221' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1554 [1/1] (1.91ns)   --->   "%sub_ln16_110 = sub i9 %zext_ln16_220, i9 %zext_ln16_221" [src/EucHW_RC.cpp:16]   --->   Operation 1554 'sub' 'sub_ln16_110' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1555 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_105)   --->   "%mul_ln16_110 = mul i18 %sext_ln16_111, i18 %sext_ln16_111" [src/EucHW_RC.cpp:16]   --->   Operation 1555 'mul' 'mul_ln16_110' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1556 [1/1] (0.00ns)   --->   "%A_0_addr_14 = getelementptr i8 %A_0, i64 0, i64 14" [src/EucHW_RC.cpp:16]   --->   Operation 1556 'getelementptr' 'A_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1557 [2/2] (3.25ns)   --->   "%A_0_load_14 = load i4 %A_0_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1557 'load' 'A_0_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1558 [1/1] (0.00ns)   --->   "%B_0_addr_14 = getelementptr i8 %B_0, i64 0, i64 14" [src/EucHW_RC.cpp:16]   --->   Operation 1558 'getelementptr' 'B_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1559 [2/2] (3.25ns)   --->   "%B_0_load_14 = load i4 %B_0_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1559 'load' 'B_0_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1560 [1/2] (3.25ns)   --->   "%A_1_load_14 = load i4 %A_1_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1560 'load' 'A_1_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1561 [1/1] (0.00ns)   --->   "%zext_ln16_226 = zext i8 %A_1_load_14" [src/EucHW_RC.cpp:16]   --->   Operation 1561 'zext' 'zext_ln16_226' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1562 [1/2] (3.25ns)   --->   "%B_1_load_14 = load i4 %B_1_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1562 'load' 'B_1_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1563 [1/1] (0.00ns)   --->   "%zext_ln16_227 = zext i8 %B_1_load_14" [src/EucHW_RC.cpp:16]   --->   Operation 1563 'zext' 'zext_ln16_227' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1564 [1/1] (1.91ns)   --->   "%sub_ln16_113 = sub i9 %zext_ln16_226, i9 %zext_ln16_227" [src/EucHW_RC.cpp:16]   --->   Operation 1564 'sub' 'sub_ln16_113' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1565 [1/1] (0.00ns)   --->   "%sext_ln16_113 = sext i9 %sub_ln16_113" [src/EucHW_RC.cpp:16]   --->   Operation 1565 'sext' 'sext_ln16_113' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1566 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_109)   --->   "%mul_ln16_112 = mul i18 %sext_ln16_113, i18 %sext_ln16_113" [src/EucHW_RC.cpp:16]   --->   Operation 1566 'mul' 'mul_ln16_112' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1567 [1/1] (0.00ns)   --->   "%A_2_addr_14 = getelementptr i8 %A_2, i64 0, i64 14" [src/EucHW_RC.cpp:16]   --->   Operation 1567 'getelementptr' 'A_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1568 [2/2] (3.25ns)   --->   "%A_2_load_14 = load i4 %A_2_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1568 'load' 'A_2_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1569 [1/1] (0.00ns)   --->   "%B_2_addr_14 = getelementptr i8 %B_2, i64 0, i64 14" [src/EucHW_RC.cpp:16]   --->   Operation 1569 'getelementptr' 'B_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1570 [2/2] (3.25ns)   --->   "%B_2_load_14 = load i4 %B_2_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1570 'load' 'B_2_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1571 [1/2] (3.25ns)   --->   "%A_3_load_14 = load i4 %A_3_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1571 'load' 'A_3_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1572 [1/1] (0.00ns)   --->   "%zext_ln16_230 = zext i8 %A_3_load_14" [src/EucHW_RC.cpp:16]   --->   Operation 1572 'zext' 'zext_ln16_230' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1573 [1/2] (3.25ns)   --->   "%B_3_load_14 = load i4 %B_3_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1573 'load' 'B_3_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1574 [1/1] (0.00ns)   --->   "%zext_ln16_231 = zext i8 %B_3_load_14" [src/EucHW_RC.cpp:16]   --->   Operation 1574 'zext' 'zext_ln16_231' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1575 [1/1] (1.91ns)   --->   "%sub_ln16_115 = sub i9 %zext_ln16_230, i9 %zext_ln16_231" [src/EucHW_RC.cpp:16]   --->   Operation 1575 'sub' 'sub_ln16_115' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1576 [1/1] (0.00ns)   --->   "%sext_ln16_115 = sext i9 %sub_ln16_115" [src/EucHW_RC.cpp:16]   --->   Operation 1576 'sext' 'sext_ln16_115' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1577 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_110)   --->   "%mul_ln16_114 = mul i18 %sext_ln16_115, i18 %sext_ln16_115" [src/EucHW_RC.cpp:16]   --->   Operation 1577 'mul' 'mul_ln16_114' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1578 [1/1] (0.00ns)   --->   "%A_4_addr_14 = getelementptr i8 %A_4, i64 0, i64 14" [src/EucHW_RC.cpp:16]   --->   Operation 1578 'getelementptr' 'A_4_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1579 [2/2] (3.25ns)   --->   "%A_4_load_14 = load i4 %A_4_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1579 'load' 'A_4_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1580 [1/1] (0.00ns)   --->   "%B_4_addr_14 = getelementptr i8 %B_4, i64 0, i64 14" [src/EucHW_RC.cpp:16]   --->   Operation 1580 'getelementptr' 'B_4_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1581 [2/2] (3.25ns)   --->   "%B_4_load_14 = load i4 %B_4_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1581 'load' 'B_4_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1582 [1/2] (3.25ns)   --->   "%A_5_load_14 = load i4 %A_5_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1582 'load' 'A_5_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1583 [1/1] (0.00ns)   --->   "%zext_ln16_234 = zext i8 %A_5_load_14" [src/EucHW_RC.cpp:16]   --->   Operation 1583 'zext' 'zext_ln16_234' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1584 [1/2] (3.25ns)   --->   "%B_5_load_14 = load i4 %B_5_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1584 'load' 'B_5_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1585 [1/1] (0.00ns)   --->   "%zext_ln16_235 = zext i8 %B_5_load_14" [src/EucHW_RC.cpp:16]   --->   Operation 1585 'zext' 'zext_ln16_235' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1586 [1/1] (1.91ns)   --->   "%sub_ln16_117 = sub i9 %zext_ln16_234, i9 %zext_ln16_235" [src/EucHW_RC.cpp:16]   --->   Operation 1586 'sub' 'sub_ln16_117' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1587 [1/1] (0.00ns)   --->   "%sext_ln16_117 = sext i9 %sub_ln16_117" [src/EucHW_RC.cpp:16]   --->   Operation 1587 'sext' 'sext_ln16_117' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1588 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_112)   --->   "%mul_ln16_116 = mul i18 %sext_ln16_117, i18 %sext_ln16_117" [src/EucHW_RC.cpp:16]   --->   Operation 1588 'mul' 'mul_ln16_116' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1589 [1/1] (0.00ns)   --->   "%A_6_addr_14 = getelementptr i8 %A_6, i64 0, i64 14" [src/EucHW_RC.cpp:16]   --->   Operation 1589 'getelementptr' 'A_6_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1590 [2/2] (3.25ns)   --->   "%A_6_load_14 = load i4 %A_6_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1590 'load' 'A_6_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1591 [1/1] (0.00ns)   --->   "%B_6_addr_14 = getelementptr i8 %B_6, i64 0, i64 14" [src/EucHW_RC.cpp:16]   --->   Operation 1591 'getelementptr' 'B_6_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1592 [2/2] (3.25ns)   --->   "%B_6_load_14 = load i4 %B_6_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1592 'load' 'B_6_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1593 [1/2] (3.25ns)   --->   "%A_7_load_14 = load i4 %A_7_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1593 'load' 'A_7_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1594 [1/1] (0.00ns)   --->   "%zext_ln16_238 = zext i8 %A_7_load_14" [src/EucHW_RC.cpp:16]   --->   Operation 1594 'zext' 'zext_ln16_238' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1595 [1/2] (3.25ns)   --->   "%B_7_load_14 = load i4 %B_7_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1595 'load' 'B_7_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1596 [1/1] (0.00ns)   --->   "%zext_ln16_239 = zext i8 %B_7_load_14" [src/EucHW_RC.cpp:16]   --->   Operation 1596 'zext' 'zext_ln16_239' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1597 [1/1] (1.91ns)   --->   "%sub_ln16_119 = sub i9 %zext_ln16_238, i9 %zext_ln16_239" [src/EucHW_RC.cpp:16]   --->   Operation 1597 'sub' 'sub_ln16_119' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1598 [1/1] (0.00ns)   --->   "%sext_ln16_119 = sext i9 %sub_ln16_119" [src/EucHW_RC.cpp:16]   --->   Operation 1598 'sext' 'sext_ln16_119' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1599 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_113)   --->   "%mul_ln16_118 = mul i18 %sext_ln16_119, i18 %sext_ln16_119" [src/EucHW_RC.cpp:16]   --->   Operation 1599 'mul' 'mul_ln16_118' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1600 [1/1] (0.00ns)   --->   "%A_1_addr_15 = getelementptr i8 %A_1, i64 0, i64 15" [src/EucHW_RC.cpp:16]   --->   Operation 1600 'getelementptr' 'A_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1601 [2/2] (3.25ns)   --->   "%A_1_load_15 = load i4 %A_1_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1601 'load' 'A_1_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1602 [1/1] (0.00ns)   --->   "%B_1_addr_15 = getelementptr i8 %B_1, i64 0, i64 15" [src/EucHW_RC.cpp:16]   --->   Operation 1602 'getelementptr' 'B_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1603 [2/2] (3.25ns)   --->   "%B_1_load_15 = load i4 %B_1_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1603 'load' 'B_1_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1604 [1/1] (0.00ns)   --->   "%A_3_addr_15 = getelementptr i8 %A_3, i64 0, i64 15" [src/EucHW_RC.cpp:16]   --->   Operation 1604 'getelementptr' 'A_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1605 [2/2] (3.25ns)   --->   "%A_3_load_15 = load i4 %A_3_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1605 'load' 'A_3_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1606 [1/1] (0.00ns)   --->   "%B_3_addr_15 = getelementptr i8 %B_3, i64 0, i64 15" [src/EucHW_RC.cpp:16]   --->   Operation 1606 'getelementptr' 'B_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1607 [2/2] (3.25ns)   --->   "%B_3_load_15 = load i4 %B_3_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1607 'load' 'B_3_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1608 [1/1] (0.00ns)   --->   "%A_5_addr_15 = getelementptr i8 %A_5, i64 0, i64 15" [src/EucHW_RC.cpp:16]   --->   Operation 1608 'getelementptr' 'A_5_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1609 [2/2] (3.25ns)   --->   "%A_5_load_15 = load i4 %A_5_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1609 'load' 'A_5_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1610 [1/1] (0.00ns)   --->   "%B_5_addr_15 = getelementptr i8 %B_5, i64 0, i64 15" [src/EucHW_RC.cpp:16]   --->   Operation 1610 'getelementptr' 'B_5_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1611 [2/2] (3.25ns)   --->   "%B_5_load_15 = load i4 %B_5_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1611 'load' 'B_5_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1612 [1/1] (0.00ns)   --->   "%A_7_addr_15 = getelementptr i8 %A_7, i64 0, i64 15" [src/EucHW_RC.cpp:16]   --->   Operation 1612 'getelementptr' 'A_7_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1613 [2/2] (3.25ns)   --->   "%A_7_load_15 = load i4 %A_7_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1613 'load' 'A_7_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1614 [1/1] (0.00ns)   --->   "%B_7_addr_15 = getelementptr i8 %B_7, i64 0, i64 15" [src/EucHW_RC.cpp:16]   --->   Operation 1614 'getelementptr' 'B_7_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1615 [2/2] (3.25ns)   --->   "%B_7_load_15 = load i4 %B_7_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1615 'load' 'B_7_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 1616 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_85 = add i18 %mul_ln16_87, i18 %mul_ln16_88" [src/EucHW_RC.cpp:16]   --->   Operation 1616 'add' 'add_ln16_85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln16_213 = sext i18 %add_ln16_85" [src/EucHW_RC.cpp:16]   --->   Operation 1617 'sext' 'sext_ln16_213' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1618 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_86 = add i18 %mul_ln16_89, i18 %mul_ln16_90" [src/EucHW_RC.cpp:16]   --->   Operation 1618 'add' 'add_ln16_86' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1619 [1/1] (0.00ns)   --->   "%sext_ln16_214 = sext i18 %add_ln16_86" [src/EucHW_RC.cpp:16]   --->   Operation 1619 'sext' 'sext_ln16_214' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1620 [1/1] (2.13ns)   --->   "%add_ln16_87 = add i19 %sext_ln16_214, i19 %sext_ln16_213" [src/EucHW_RC.cpp:16]   --->   Operation 1620 'add' 'add_ln16_87' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1621 [1/1] (0.00ns)   --->   "%sext_ln16_215 = sext i19 %add_ln16_87" [src/EucHW_RC.cpp:16]   --->   Operation 1621 'sext' 'sext_ln16_215' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1622 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_88 = add i18 %mul_ln16_91, i18 %mul_ln16_92" [src/EucHW_RC.cpp:16]   --->   Operation 1622 'add' 'add_ln16_88' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1623 [1/1] (0.00ns)   --->   "%sext_ln16_216 = sext i18 %add_ln16_88" [src/EucHW_RC.cpp:16]   --->   Operation 1623 'sext' 'sext_ln16_216' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1624 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_89 = add i18 %mul_ln16_93, i18 %mul_ln16_94" [src/EucHW_RC.cpp:16]   --->   Operation 1624 'add' 'add_ln16_89' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1625 [1/1] (0.00ns)   --->   "%sext_ln16_217 = sext i18 %add_ln16_89" [src/EucHW_RC.cpp:16]   --->   Operation 1625 'sext' 'sext_ln16_217' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1626 [1/1] (2.13ns)   --->   "%add_ln16_90 = add i19 %sext_ln16_217, i19 %sext_ln16_216" [src/EucHW_RC.cpp:16]   --->   Operation 1626 'add' 'add_ln16_90' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1627 [1/1] (0.00ns)   --->   "%sext_ln16_218 = sext i19 %add_ln16_90" [src/EucHW_RC.cpp:16]   --->   Operation 1627 'sext' 'sext_ln16_218' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1628 [1/1] (2.16ns)   --->   "%add_ln16_91 = add i20 %sext_ln16_218, i20 %sext_ln16_215" [src/EucHW_RC.cpp:16]   --->   Operation 1628 'add' 'add_ln16_91' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1629 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_94 = add i18 %mul_ln16_95, i18 %mul_ln16_96" [src/EucHW_RC.cpp:16]   --->   Operation 1629 'add' 'add_ln16_94' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1630 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_95 = add i18 %mul_ln16_97, i18 %mul_ln16_98" [src/EucHW_RC.cpp:16]   --->   Operation 1630 'add' 'add_ln16_95' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1631 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_97 = add i18 %mul_ln16_99, i18 %mul_ln16_100" [src/EucHW_RC.cpp:16]   --->   Operation 1631 'add' 'add_ln16_97' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1632 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_98 = add i18 %mul_ln16_101, i18 %mul_ln16_102" [src/EucHW_RC.cpp:16]   --->   Operation 1632 'add' 'add_ln16_98' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 6.45>
ST_17 : Operation 1633 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i9 %sub_ln16" [src/EucHW_RC.cpp:16]   --->   Operation 1633 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1634 [3/3] (1.05ns) (grouped into DSP with root node add_ln16)   --->   "%result = mul i18 %sext_ln16, i18 %sext_ln16" [src/EucHW_RC.cpp:16]   --->   Operation 1634 'mul' 'result' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1635 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i8 %A_1, i64 0, i64 0" [src/EucHW_RC.cpp:16]   --->   Operation 1635 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1636 [2/2] (3.25ns)   --->   "%A_1_load = load i4 %A_1_addr" [src/EucHW_RC.cpp:16]   --->   Operation 1636 'load' 'A_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1637 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i8 %B_1, i64 0, i64 0" [src/EucHW_RC.cpp:16]   --->   Operation 1637 'getelementptr' 'B_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1638 [2/2] (3.25ns)   --->   "%B_1_load = load i4 %B_1_addr" [src/EucHW_RC.cpp:16]   --->   Operation 1638 'load' 'B_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1639 [1/1] (0.00ns)   --->   "%sext_ln16_3 = sext i9 %sub_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 1639 'sext' 'sext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1640 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_2 = mul i18 %sext_ln16_3, i18 %sext_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 1640 'mul' 'mul_ln16_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1641 [1/1] (0.00ns)   --->   "%sext_ln16_104 = sext i9 %sub_ln16_104" [src/EucHW_RC.cpp:16]   --->   Operation 1641 'sext' 'sext_ln16_104' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1642 [1/1] (4.35ns)   --->   "%mul_ln16_103 = mul i18 %sext_ln16_104, i18 %sext_ln16_104" [src/EucHW_RC.cpp:16]   --->   Operation 1642 'mul' 'mul_ln16_103' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1643 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_101)   --->   "%mul_ln16_104 = mul i18 %sext_ln16_105, i18 %sext_ln16_105" [src/EucHW_RC.cpp:16]   --->   Operation 1643 'mul' 'mul_ln16_104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln16_106 = sext i9 %sub_ln16_106" [src/EucHW_RC.cpp:16]   --->   Operation 1644 'sext' 'sext_ln16_106' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1645 [1/1] (4.35ns)   --->   "%mul_ln16_105 = mul i18 %sext_ln16_106, i18 %sext_ln16_106" [src/EucHW_RC.cpp:16]   --->   Operation 1645 'mul' 'mul_ln16_105' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1646 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_102)   --->   "%mul_ln16_106 = mul i18 %sext_ln16_107, i18 %sext_ln16_107" [src/EucHW_RC.cpp:16]   --->   Operation 1646 'mul' 'mul_ln16_106' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1647 [1/1] (0.00ns)   --->   "%sext_ln16_108 = sext i9 %sub_ln16_108" [src/EucHW_RC.cpp:16]   --->   Operation 1647 'sext' 'sext_ln16_108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1648 [1/1] (4.35ns)   --->   "%mul_ln16_107 = mul i18 %sext_ln16_108, i18 %sext_ln16_108" [src/EucHW_RC.cpp:16]   --->   Operation 1648 'mul' 'mul_ln16_107' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1649 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_104)   --->   "%mul_ln16_108 = mul i18 %sext_ln16_109, i18 %sext_ln16_109" [src/EucHW_RC.cpp:16]   --->   Operation 1649 'mul' 'mul_ln16_108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1650 [1/1] (0.00ns)   --->   "%sext_ln16_110 = sext i9 %sub_ln16_110" [src/EucHW_RC.cpp:16]   --->   Operation 1650 'sext' 'sext_ln16_110' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1651 [1/1] (4.35ns)   --->   "%mul_ln16_109 = mul i18 %sext_ln16_110, i18 %sext_ln16_110" [src/EucHW_RC.cpp:16]   --->   Operation 1651 'mul' 'mul_ln16_109' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1652 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_105)   --->   "%mul_ln16_110 = mul i18 %sext_ln16_111, i18 %sext_ln16_111" [src/EucHW_RC.cpp:16]   --->   Operation 1652 'mul' 'mul_ln16_110' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1653 [1/2] (3.25ns)   --->   "%A_0_load_14 = load i4 %A_0_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1653 'load' 'A_0_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1654 [1/1] (0.00ns)   --->   "%zext_ln16_224 = zext i8 %A_0_load_14" [src/EucHW_RC.cpp:16]   --->   Operation 1654 'zext' 'zext_ln16_224' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1655 [1/2] (3.25ns)   --->   "%B_0_load_14 = load i4 %B_0_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1655 'load' 'B_0_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1656 [1/1] (0.00ns)   --->   "%zext_ln16_225 = zext i8 %B_0_load_14" [src/EucHW_RC.cpp:16]   --->   Operation 1656 'zext' 'zext_ln16_225' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1657 [1/1] (1.91ns)   --->   "%sub_ln16_112 = sub i9 %zext_ln16_224, i9 %zext_ln16_225" [src/EucHW_RC.cpp:16]   --->   Operation 1657 'sub' 'sub_ln16_112' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1658 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_109)   --->   "%mul_ln16_112 = mul i18 %sext_ln16_113, i18 %sext_ln16_113" [src/EucHW_RC.cpp:16]   --->   Operation 1658 'mul' 'mul_ln16_112' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1659 [1/2] (3.25ns)   --->   "%A_2_load_14 = load i4 %A_2_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1659 'load' 'A_2_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1660 [1/1] (0.00ns)   --->   "%zext_ln16_228 = zext i8 %A_2_load_14" [src/EucHW_RC.cpp:16]   --->   Operation 1660 'zext' 'zext_ln16_228' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1661 [1/2] (3.25ns)   --->   "%B_2_load_14 = load i4 %B_2_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1661 'load' 'B_2_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1662 [1/1] (0.00ns)   --->   "%zext_ln16_229 = zext i8 %B_2_load_14" [src/EucHW_RC.cpp:16]   --->   Operation 1662 'zext' 'zext_ln16_229' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1663 [1/1] (1.91ns)   --->   "%sub_ln16_114 = sub i9 %zext_ln16_228, i9 %zext_ln16_229" [src/EucHW_RC.cpp:16]   --->   Operation 1663 'sub' 'sub_ln16_114' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1664 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_110)   --->   "%mul_ln16_114 = mul i18 %sext_ln16_115, i18 %sext_ln16_115" [src/EucHW_RC.cpp:16]   --->   Operation 1664 'mul' 'mul_ln16_114' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1665 [1/2] (3.25ns)   --->   "%A_4_load_14 = load i4 %A_4_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1665 'load' 'A_4_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1666 [1/1] (0.00ns)   --->   "%zext_ln16_232 = zext i8 %A_4_load_14" [src/EucHW_RC.cpp:16]   --->   Operation 1666 'zext' 'zext_ln16_232' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1667 [1/2] (3.25ns)   --->   "%B_4_load_14 = load i4 %B_4_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1667 'load' 'B_4_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1668 [1/1] (0.00ns)   --->   "%zext_ln16_233 = zext i8 %B_4_load_14" [src/EucHW_RC.cpp:16]   --->   Operation 1668 'zext' 'zext_ln16_233' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1669 [1/1] (1.91ns)   --->   "%sub_ln16_116 = sub i9 %zext_ln16_232, i9 %zext_ln16_233" [src/EucHW_RC.cpp:16]   --->   Operation 1669 'sub' 'sub_ln16_116' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1670 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_112)   --->   "%mul_ln16_116 = mul i18 %sext_ln16_117, i18 %sext_ln16_117" [src/EucHW_RC.cpp:16]   --->   Operation 1670 'mul' 'mul_ln16_116' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1671 [1/2] (3.25ns)   --->   "%A_6_load_14 = load i4 %A_6_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1671 'load' 'A_6_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1672 [1/1] (0.00ns)   --->   "%zext_ln16_236 = zext i8 %A_6_load_14" [src/EucHW_RC.cpp:16]   --->   Operation 1672 'zext' 'zext_ln16_236' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1673 [1/2] (3.25ns)   --->   "%B_6_load_14 = load i4 %B_6_addr_14" [src/EucHW_RC.cpp:16]   --->   Operation 1673 'load' 'B_6_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1674 [1/1] (0.00ns)   --->   "%zext_ln16_237 = zext i8 %B_6_load_14" [src/EucHW_RC.cpp:16]   --->   Operation 1674 'zext' 'zext_ln16_237' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1675 [1/1] (1.91ns)   --->   "%sub_ln16_118 = sub i9 %zext_ln16_236, i9 %zext_ln16_237" [src/EucHW_RC.cpp:16]   --->   Operation 1675 'sub' 'sub_ln16_118' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1676 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_113)   --->   "%mul_ln16_118 = mul i18 %sext_ln16_119, i18 %sext_ln16_119" [src/EucHW_RC.cpp:16]   --->   Operation 1676 'mul' 'mul_ln16_118' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1677 [1/1] (0.00ns)   --->   "%A_0_addr_15 = getelementptr i8 %A_0, i64 0, i64 15" [src/EucHW_RC.cpp:16]   --->   Operation 1677 'getelementptr' 'A_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1678 [2/2] (3.25ns)   --->   "%A_0_load_15 = load i4 %A_0_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1678 'load' 'A_0_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1679 [1/1] (0.00ns)   --->   "%B_0_addr_15 = getelementptr i8 %B_0, i64 0, i64 15" [src/EucHW_RC.cpp:16]   --->   Operation 1679 'getelementptr' 'B_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1680 [2/2] (3.25ns)   --->   "%B_0_load_15 = load i4 %B_0_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1680 'load' 'B_0_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1681 [1/2] (3.25ns)   --->   "%A_1_load_15 = load i4 %A_1_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1681 'load' 'A_1_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1682 [1/1] (0.00ns)   --->   "%zext_ln16_242 = zext i8 %A_1_load_15" [src/EucHW_RC.cpp:16]   --->   Operation 1682 'zext' 'zext_ln16_242' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1683 [1/2] (3.25ns)   --->   "%B_1_load_15 = load i4 %B_1_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1683 'load' 'B_1_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1684 [1/1] (0.00ns)   --->   "%zext_ln16_243 = zext i8 %B_1_load_15" [src/EucHW_RC.cpp:16]   --->   Operation 1684 'zext' 'zext_ln16_243' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1685 [1/1] (1.91ns)   --->   "%sub_ln16_121 = sub i9 %zext_ln16_242, i9 %zext_ln16_243" [src/EucHW_RC.cpp:16]   --->   Operation 1685 'sub' 'sub_ln16_121' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1686 [1/1] (0.00ns)   --->   "%sext_ln16_121 = sext i9 %sub_ln16_121" [src/EucHW_RC.cpp:16]   --->   Operation 1686 'sext' 'sext_ln16_121' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1687 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_116)   --->   "%mul_ln16_120 = mul i18 %sext_ln16_121, i18 %sext_ln16_121" [src/EucHW_RC.cpp:16]   --->   Operation 1687 'mul' 'mul_ln16_120' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1688 [1/1] (0.00ns)   --->   "%A_2_addr_15 = getelementptr i8 %A_2, i64 0, i64 15" [src/EucHW_RC.cpp:16]   --->   Operation 1688 'getelementptr' 'A_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1689 [2/2] (3.25ns)   --->   "%A_2_load_15 = load i4 %A_2_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1689 'load' 'A_2_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1690 [1/1] (0.00ns)   --->   "%B_2_addr_15 = getelementptr i8 %B_2, i64 0, i64 15" [src/EucHW_RC.cpp:16]   --->   Operation 1690 'getelementptr' 'B_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1691 [2/2] (3.25ns)   --->   "%B_2_load_15 = load i4 %B_2_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1691 'load' 'B_2_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1692 [1/2] (3.25ns)   --->   "%A_3_load_15 = load i4 %A_3_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1692 'load' 'A_3_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1693 [1/1] (0.00ns)   --->   "%zext_ln16_246 = zext i8 %A_3_load_15" [src/EucHW_RC.cpp:16]   --->   Operation 1693 'zext' 'zext_ln16_246' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1694 [1/2] (3.25ns)   --->   "%B_3_load_15 = load i4 %B_3_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1694 'load' 'B_3_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1695 [1/1] (0.00ns)   --->   "%zext_ln16_247 = zext i8 %B_3_load_15" [src/EucHW_RC.cpp:16]   --->   Operation 1695 'zext' 'zext_ln16_247' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1696 [1/1] (1.91ns)   --->   "%sub_ln16_123 = sub i9 %zext_ln16_246, i9 %zext_ln16_247" [src/EucHW_RC.cpp:16]   --->   Operation 1696 'sub' 'sub_ln16_123' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1697 [1/1] (0.00ns)   --->   "%sext_ln16_123 = sext i9 %sub_ln16_123" [src/EucHW_RC.cpp:16]   --->   Operation 1697 'sext' 'sext_ln16_123' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1698 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_117)   --->   "%mul_ln16_122 = mul i18 %sext_ln16_123, i18 %sext_ln16_123" [src/EucHW_RC.cpp:16]   --->   Operation 1698 'mul' 'mul_ln16_122' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1699 [1/1] (0.00ns)   --->   "%A_4_addr_15 = getelementptr i8 %A_4, i64 0, i64 15" [src/EucHW_RC.cpp:16]   --->   Operation 1699 'getelementptr' 'A_4_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1700 [2/2] (3.25ns)   --->   "%A_4_load_15 = load i4 %A_4_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1700 'load' 'A_4_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1701 [1/1] (0.00ns)   --->   "%B_4_addr_15 = getelementptr i8 %B_4, i64 0, i64 15" [src/EucHW_RC.cpp:16]   --->   Operation 1701 'getelementptr' 'B_4_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1702 [2/2] (3.25ns)   --->   "%B_4_load_15 = load i4 %B_4_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1702 'load' 'B_4_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1703 [1/2] (3.25ns)   --->   "%A_5_load_15 = load i4 %A_5_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1703 'load' 'A_5_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1704 [1/1] (0.00ns)   --->   "%zext_ln16_250 = zext i8 %A_5_load_15" [src/EucHW_RC.cpp:16]   --->   Operation 1704 'zext' 'zext_ln16_250' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1705 [1/2] (3.25ns)   --->   "%B_5_load_15 = load i4 %B_5_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1705 'load' 'B_5_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1706 [1/1] (0.00ns)   --->   "%zext_ln16_251 = zext i8 %B_5_load_15" [src/EucHW_RC.cpp:16]   --->   Operation 1706 'zext' 'zext_ln16_251' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1707 [1/1] (1.91ns)   --->   "%sub_ln16_125 = sub i9 %zext_ln16_250, i9 %zext_ln16_251" [src/EucHW_RC.cpp:16]   --->   Operation 1707 'sub' 'sub_ln16_125' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1708 [1/1] (0.00ns)   --->   "%sext_ln16_125 = sext i9 %sub_ln16_125" [src/EucHW_RC.cpp:16]   --->   Operation 1708 'sext' 'sext_ln16_125' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1709 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_119)   --->   "%mul_ln16_124 = mul i18 %sext_ln16_125, i18 %sext_ln16_125" [src/EucHW_RC.cpp:16]   --->   Operation 1709 'mul' 'mul_ln16_124' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1710 [1/1] (0.00ns)   --->   "%A_6_addr_15 = getelementptr i8 %A_6, i64 0, i64 15" [src/EucHW_RC.cpp:16]   --->   Operation 1710 'getelementptr' 'A_6_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1711 [2/2] (3.25ns)   --->   "%A_6_load_15 = load i4 %A_6_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1711 'load' 'A_6_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1712 [1/1] (0.00ns)   --->   "%B_6_addr_15 = getelementptr i8 %B_6, i64 0, i64 15" [src/EucHW_RC.cpp:16]   --->   Operation 1712 'getelementptr' 'B_6_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1713 [2/2] (3.25ns)   --->   "%B_6_load_15 = load i4 %B_6_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1713 'load' 'B_6_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1714 [1/2] (3.25ns)   --->   "%A_7_load_15 = load i4 %A_7_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1714 'load' 'A_7_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1715 [1/1] (0.00ns)   --->   "%zext_ln16_254 = zext i8 %A_7_load_15" [src/EucHW_RC.cpp:16]   --->   Operation 1715 'zext' 'zext_ln16_254' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1716 [1/2] (3.25ns)   --->   "%B_7_load_15 = load i4 %B_7_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1716 'load' 'B_7_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 1717 [1/1] (0.00ns)   --->   "%zext_ln16_255 = zext i8 %B_7_load_15" [src/EucHW_RC.cpp:16]   --->   Operation 1717 'zext' 'zext_ln16_255' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1718 [1/1] (1.91ns)   --->   "%sub_ln16_127 = sub i9 %zext_ln16_254, i9 %zext_ln16_255" [src/EucHW_RC.cpp:16]   --->   Operation 1718 'sub' 'sub_ln16_127' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1719 [1/1] (0.00ns)   --->   "%sext_ln16_127 = sext i9 %sub_ln16_127" [src/EucHW_RC.cpp:16]   --->   Operation 1719 'sext' 'sext_ln16_127' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1720 [3/3] (1.05ns) (grouped into DSP with root node add_ln16_120)   --->   "%mul_ln16_126 = mul i18 %sext_ln16_127, i18 %sext_ln16_127" [src/EucHW_RC.cpp:16]   --->   Operation 1720 'mul' 'mul_ln16_126' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1721 [1/1] (0.00ns)   --->   "%sext_ln16_205 = sext i21 %add_ln16_77" [src/EucHW_RC.cpp:16]   --->   Operation 1721 'sext' 'sext_ln16_205' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1722 [1/1] (0.00ns)   --->   "%sext_ln16_212 = sext i20 %add_ln16_84" [src/EucHW_RC.cpp:16]   --->   Operation 1722 'sext' 'sext_ln16_212' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln16_219 = sext i20 %add_ln16_91" [src/EucHW_RC.cpp:16]   --->   Operation 1723 'sext' 'sext_ln16_219' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1724 [1/1] (2.19ns)   --->   "%add_ln16_92 = add i21 %sext_ln16_219, i21 %sext_ln16_212" [src/EucHW_RC.cpp:16]   --->   Operation 1724 'add' 'add_ln16_92' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1725 [1/1] (0.00ns)   --->   "%sext_ln16_220 = sext i21 %add_ln16_92" [src/EucHW_RC.cpp:16]   --->   Operation 1725 'sext' 'sext_ln16_220' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1726 [1/1] (2.22ns)   --->   "%add_ln16_93 = add i22 %sext_ln16_220, i22 %sext_ln16_205" [src/EucHW_RC.cpp:16]   --->   Operation 1726 'add' 'add_ln16_93' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1727 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_94 = add i18 %mul_ln16_95, i18 %mul_ln16_96" [src/EucHW_RC.cpp:16]   --->   Operation 1727 'add' 'add_ln16_94' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1728 [1/1] (0.00ns)   --->   "%sext_ln16_222 = sext i18 %add_ln16_94" [src/EucHW_RC.cpp:16]   --->   Operation 1728 'sext' 'sext_ln16_222' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1729 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_95 = add i18 %mul_ln16_97, i18 %mul_ln16_98" [src/EucHW_RC.cpp:16]   --->   Operation 1729 'add' 'add_ln16_95' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1730 [1/1] (0.00ns)   --->   "%sext_ln16_223 = sext i18 %add_ln16_95" [src/EucHW_RC.cpp:16]   --->   Operation 1730 'sext' 'sext_ln16_223' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1731 [1/1] (2.13ns)   --->   "%add_ln16_96 = add i19 %sext_ln16_223, i19 %sext_ln16_222" [src/EucHW_RC.cpp:16]   --->   Operation 1731 'add' 'add_ln16_96' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1732 [1/1] (0.00ns)   --->   "%sext_ln16_224 = sext i19 %add_ln16_96" [src/EucHW_RC.cpp:16]   --->   Operation 1732 'sext' 'sext_ln16_224' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1733 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_97 = add i18 %mul_ln16_99, i18 %mul_ln16_100" [src/EucHW_RC.cpp:16]   --->   Operation 1733 'add' 'add_ln16_97' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1734 [1/1] (0.00ns)   --->   "%sext_ln16_225 = sext i18 %add_ln16_97" [src/EucHW_RC.cpp:16]   --->   Operation 1734 'sext' 'sext_ln16_225' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1735 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_98 = add i18 %mul_ln16_101, i18 %mul_ln16_102" [src/EucHW_RC.cpp:16]   --->   Operation 1735 'add' 'add_ln16_98' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1736 [1/1] (0.00ns)   --->   "%sext_ln16_226 = sext i18 %add_ln16_98" [src/EucHW_RC.cpp:16]   --->   Operation 1736 'sext' 'sext_ln16_226' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1737 [1/1] (2.13ns)   --->   "%add_ln16_99 = add i19 %sext_ln16_226, i19 %sext_ln16_225" [src/EucHW_RC.cpp:16]   --->   Operation 1737 'add' 'add_ln16_99' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1738 [1/1] (0.00ns)   --->   "%sext_ln16_227 = sext i19 %add_ln16_99" [src/EucHW_RC.cpp:16]   --->   Operation 1738 'sext' 'sext_ln16_227' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1739 [1/1] (2.16ns)   --->   "%add_ln16_100 = add i20 %sext_ln16_227, i20 %sext_ln16_224" [src/EucHW_RC.cpp:16]   --->   Operation 1739 'add' 'add_ln16_100' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1740 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_101 = add i18 %mul_ln16_103, i18 %mul_ln16_104" [src/EucHW_RC.cpp:16]   --->   Operation 1740 'add' 'add_ln16_101' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1741 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_102 = add i18 %mul_ln16_105, i18 %mul_ln16_106" [src/EucHW_RC.cpp:16]   --->   Operation 1741 'add' 'add_ln16_102' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1742 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_104 = add i18 %mul_ln16_107, i18 %mul_ln16_108" [src/EucHW_RC.cpp:16]   --->   Operation 1742 'add' 'add_ln16_104' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1743 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_105 = add i18 %mul_ln16_109, i18 %mul_ln16_110" [src/EucHW_RC.cpp:16]   --->   Operation 1743 'add' 'add_ln16_105' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 6.45>
ST_18 : Operation 1744 [2/3] (1.05ns) (grouped into DSP with root node add_ln16)   --->   "%result = mul i18 %sext_ln16, i18 %sext_ln16" [src/EucHW_RC.cpp:16]   --->   Operation 1744 'mul' 'result' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1745 [1/2] (3.25ns)   --->   "%A_1_load = load i4 %A_1_addr" [src/EucHW_RC.cpp:16]   --->   Operation 1745 'load' 'A_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 1746 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i8 %A_1_load" [src/EucHW_RC.cpp:16]   --->   Operation 1746 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1747 [1/2] (3.25ns)   --->   "%B_1_load = load i4 %B_1_addr" [src/EucHW_RC.cpp:16]   --->   Operation 1747 'load' 'B_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 1748 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i8 %B_1_load" [src/EucHW_RC.cpp:16]   --->   Operation 1748 'zext' 'zext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1749 [1/1] (1.91ns)   --->   "%sub_ln16_1 = sub i9 %zext_ln16_2, i9 %zext_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 1749 'sub' 'sub_ln16_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1750 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_2 = mul i18 %sext_ln16_3, i18 %sext_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 1750 'mul' 'mul_ln16_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1751 [1/1] (0.00ns)   --->   "%sext_ln16_112 = sext i9 %sub_ln16_112" [src/EucHW_RC.cpp:16]   --->   Operation 1751 'sext' 'sext_ln16_112' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1752 [1/1] (4.35ns)   --->   "%mul_ln16_111 = mul i18 %sext_ln16_112, i18 %sext_ln16_112" [src/EucHW_RC.cpp:16]   --->   Operation 1752 'mul' 'mul_ln16_111' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1753 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_109)   --->   "%mul_ln16_112 = mul i18 %sext_ln16_113, i18 %sext_ln16_113" [src/EucHW_RC.cpp:16]   --->   Operation 1753 'mul' 'mul_ln16_112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1754 [1/1] (0.00ns)   --->   "%sext_ln16_114 = sext i9 %sub_ln16_114" [src/EucHW_RC.cpp:16]   --->   Operation 1754 'sext' 'sext_ln16_114' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1755 [1/1] (4.35ns)   --->   "%mul_ln16_113 = mul i18 %sext_ln16_114, i18 %sext_ln16_114" [src/EucHW_RC.cpp:16]   --->   Operation 1755 'mul' 'mul_ln16_113' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1756 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_110)   --->   "%mul_ln16_114 = mul i18 %sext_ln16_115, i18 %sext_ln16_115" [src/EucHW_RC.cpp:16]   --->   Operation 1756 'mul' 'mul_ln16_114' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1757 [1/1] (0.00ns)   --->   "%sext_ln16_116 = sext i9 %sub_ln16_116" [src/EucHW_RC.cpp:16]   --->   Operation 1757 'sext' 'sext_ln16_116' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1758 [1/1] (4.35ns)   --->   "%mul_ln16_115 = mul i18 %sext_ln16_116, i18 %sext_ln16_116" [src/EucHW_RC.cpp:16]   --->   Operation 1758 'mul' 'mul_ln16_115' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1759 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_112)   --->   "%mul_ln16_116 = mul i18 %sext_ln16_117, i18 %sext_ln16_117" [src/EucHW_RC.cpp:16]   --->   Operation 1759 'mul' 'mul_ln16_116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1760 [1/1] (0.00ns)   --->   "%sext_ln16_118 = sext i9 %sub_ln16_118" [src/EucHW_RC.cpp:16]   --->   Operation 1760 'sext' 'sext_ln16_118' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1761 [1/1] (4.35ns)   --->   "%mul_ln16_117 = mul i18 %sext_ln16_118, i18 %sext_ln16_118" [src/EucHW_RC.cpp:16]   --->   Operation 1761 'mul' 'mul_ln16_117' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1762 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_113)   --->   "%mul_ln16_118 = mul i18 %sext_ln16_119, i18 %sext_ln16_119" [src/EucHW_RC.cpp:16]   --->   Operation 1762 'mul' 'mul_ln16_118' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1763 [1/2] (3.25ns)   --->   "%A_0_load_15 = load i4 %A_0_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1763 'load' 'A_0_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 1764 [1/1] (0.00ns)   --->   "%zext_ln16_240 = zext i8 %A_0_load_15" [src/EucHW_RC.cpp:16]   --->   Operation 1764 'zext' 'zext_ln16_240' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1765 [1/2] (3.25ns)   --->   "%B_0_load_15 = load i4 %B_0_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1765 'load' 'B_0_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 1766 [1/1] (0.00ns)   --->   "%zext_ln16_241 = zext i8 %B_0_load_15" [src/EucHW_RC.cpp:16]   --->   Operation 1766 'zext' 'zext_ln16_241' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1767 [1/1] (1.91ns)   --->   "%sub_ln16_120 = sub i9 %zext_ln16_240, i9 %zext_ln16_241" [src/EucHW_RC.cpp:16]   --->   Operation 1767 'sub' 'sub_ln16_120' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1768 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_116)   --->   "%mul_ln16_120 = mul i18 %sext_ln16_121, i18 %sext_ln16_121" [src/EucHW_RC.cpp:16]   --->   Operation 1768 'mul' 'mul_ln16_120' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1769 [1/2] (3.25ns)   --->   "%A_2_load_15 = load i4 %A_2_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1769 'load' 'A_2_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 1770 [1/1] (0.00ns)   --->   "%zext_ln16_244 = zext i8 %A_2_load_15" [src/EucHW_RC.cpp:16]   --->   Operation 1770 'zext' 'zext_ln16_244' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1771 [1/2] (3.25ns)   --->   "%B_2_load_15 = load i4 %B_2_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1771 'load' 'B_2_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 1772 [1/1] (0.00ns)   --->   "%zext_ln16_245 = zext i8 %B_2_load_15" [src/EucHW_RC.cpp:16]   --->   Operation 1772 'zext' 'zext_ln16_245' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1773 [1/1] (1.91ns)   --->   "%sub_ln16_122 = sub i9 %zext_ln16_244, i9 %zext_ln16_245" [src/EucHW_RC.cpp:16]   --->   Operation 1773 'sub' 'sub_ln16_122' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1774 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_117)   --->   "%mul_ln16_122 = mul i18 %sext_ln16_123, i18 %sext_ln16_123" [src/EucHW_RC.cpp:16]   --->   Operation 1774 'mul' 'mul_ln16_122' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1775 [1/2] (3.25ns)   --->   "%A_4_load_15 = load i4 %A_4_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1775 'load' 'A_4_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 1776 [1/1] (0.00ns)   --->   "%zext_ln16_248 = zext i8 %A_4_load_15" [src/EucHW_RC.cpp:16]   --->   Operation 1776 'zext' 'zext_ln16_248' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1777 [1/2] (3.25ns)   --->   "%B_4_load_15 = load i4 %B_4_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1777 'load' 'B_4_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 1778 [1/1] (0.00ns)   --->   "%zext_ln16_249 = zext i8 %B_4_load_15" [src/EucHW_RC.cpp:16]   --->   Operation 1778 'zext' 'zext_ln16_249' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1779 [1/1] (1.91ns)   --->   "%sub_ln16_124 = sub i9 %zext_ln16_248, i9 %zext_ln16_249" [src/EucHW_RC.cpp:16]   --->   Operation 1779 'sub' 'sub_ln16_124' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1780 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_119)   --->   "%mul_ln16_124 = mul i18 %sext_ln16_125, i18 %sext_ln16_125" [src/EucHW_RC.cpp:16]   --->   Operation 1780 'mul' 'mul_ln16_124' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1781 [1/2] (3.25ns)   --->   "%A_6_load_15 = load i4 %A_6_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1781 'load' 'A_6_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 1782 [1/1] (0.00ns)   --->   "%zext_ln16_252 = zext i8 %A_6_load_15" [src/EucHW_RC.cpp:16]   --->   Operation 1782 'zext' 'zext_ln16_252' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1783 [1/2] (3.25ns)   --->   "%B_6_load_15 = load i4 %B_6_addr_15" [src/EucHW_RC.cpp:16]   --->   Operation 1783 'load' 'B_6_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 1784 [1/1] (0.00ns)   --->   "%zext_ln16_253 = zext i8 %B_6_load_15" [src/EucHW_RC.cpp:16]   --->   Operation 1784 'zext' 'zext_ln16_253' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1785 [1/1] (1.91ns)   --->   "%sub_ln16_126 = sub i9 %zext_ln16_252, i9 %zext_ln16_253" [src/EucHW_RC.cpp:16]   --->   Operation 1785 'sub' 'sub_ln16_126' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1786 [2/3] (1.05ns) (grouped into DSP with root node add_ln16_120)   --->   "%mul_ln16_126 = mul i18 %sext_ln16_127, i18 %sext_ln16_127" [src/EucHW_RC.cpp:16]   --->   Operation 1786 'mul' 'mul_ln16_126' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1787 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_101 = add i18 %mul_ln16_103, i18 %mul_ln16_104" [src/EucHW_RC.cpp:16]   --->   Operation 1787 'add' 'add_ln16_101' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1788 [1/1] (0.00ns)   --->   "%sext_ln16_229 = sext i18 %add_ln16_101" [src/EucHW_RC.cpp:16]   --->   Operation 1788 'sext' 'sext_ln16_229' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1789 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_102 = add i18 %mul_ln16_105, i18 %mul_ln16_106" [src/EucHW_RC.cpp:16]   --->   Operation 1789 'add' 'add_ln16_102' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1790 [1/1] (0.00ns)   --->   "%sext_ln16_230 = sext i18 %add_ln16_102" [src/EucHW_RC.cpp:16]   --->   Operation 1790 'sext' 'sext_ln16_230' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1791 [1/1] (2.13ns)   --->   "%add_ln16_103 = add i19 %sext_ln16_230, i19 %sext_ln16_229" [src/EucHW_RC.cpp:16]   --->   Operation 1791 'add' 'add_ln16_103' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1792 [1/1] (0.00ns)   --->   "%sext_ln16_231 = sext i19 %add_ln16_103" [src/EucHW_RC.cpp:16]   --->   Operation 1792 'sext' 'sext_ln16_231' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1793 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_104 = add i18 %mul_ln16_107, i18 %mul_ln16_108" [src/EucHW_RC.cpp:16]   --->   Operation 1793 'add' 'add_ln16_104' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln16_232 = sext i18 %add_ln16_104" [src/EucHW_RC.cpp:16]   --->   Operation 1794 'sext' 'sext_ln16_232' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1795 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_105 = add i18 %mul_ln16_109, i18 %mul_ln16_110" [src/EucHW_RC.cpp:16]   --->   Operation 1795 'add' 'add_ln16_105' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1796 [1/1] (0.00ns)   --->   "%sext_ln16_233 = sext i18 %add_ln16_105" [src/EucHW_RC.cpp:16]   --->   Operation 1796 'sext' 'sext_ln16_233' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1797 [1/1] (2.13ns)   --->   "%add_ln16_106 = add i19 %sext_ln16_233, i19 %sext_ln16_232" [src/EucHW_RC.cpp:16]   --->   Operation 1797 'add' 'add_ln16_106' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1798 [1/1] (0.00ns)   --->   "%sext_ln16_234 = sext i19 %add_ln16_106" [src/EucHW_RC.cpp:16]   --->   Operation 1798 'sext' 'sext_ln16_234' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1799 [1/1] (2.16ns)   --->   "%add_ln16_107 = add i20 %sext_ln16_234, i20 %sext_ln16_231" [src/EucHW_RC.cpp:16]   --->   Operation 1799 'add' 'add_ln16_107' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1800 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_109 = add i18 %mul_ln16_111, i18 %mul_ln16_112" [src/EucHW_RC.cpp:16]   --->   Operation 1800 'add' 'add_ln16_109' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1801 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_110 = add i18 %mul_ln16_113, i18 %mul_ln16_114" [src/EucHW_RC.cpp:16]   --->   Operation 1801 'add' 'add_ln16_110' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1802 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_112 = add i18 %mul_ln16_115, i18 %mul_ln16_116" [src/EucHW_RC.cpp:16]   --->   Operation 1802 'add' 'add_ln16_112' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1803 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_113 = add i18 %mul_ln16_117, i18 %mul_ln16_118" [src/EucHW_RC.cpp:16]   --->   Operation 1803 'add' 'add_ln16_113' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 6.45>
ST_19 : Operation 1804 [1/3] (0.00ns) (grouped into DSP with root node add_ln16)   --->   "%result = mul i18 %sext_ln16, i18 %sext_ln16" [src/EucHW_RC.cpp:16]   --->   Operation 1804 'mul' 'result' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1805 [1/1] (0.00ns)   --->   "%sext_ln16_1 = sext i9 %sub_ln16_1" [src/EucHW_RC.cpp:16]   --->   Operation 1805 'sext' 'sext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1806 [1/1] (4.35ns)   --->   "%mul_ln16 = mul i18 %sext_ln16_1, i18 %sext_ln16_1" [src/EucHW_RC.cpp:16]   --->   Operation 1806 'mul' 'mul_ln16' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1807 [1/1] (0.00ns)   --->   "%sext_ln16_2 = sext i9 %sub_ln16_2" [src/EucHW_RC.cpp:16]   --->   Operation 1807 'sext' 'sext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1808 [1/1] (4.35ns)   --->   "%mul_ln16_1 = mul i18 %sext_ln16_2, i18 %sext_ln16_2" [src/EucHW_RC.cpp:16]   --->   Operation 1808 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1809 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_1)   --->   "%mul_ln16_2 = mul i18 %sext_ln16_3, i18 %sext_ln16_3" [src/EucHW_RC.cpp:16]   --->   Operation 1809 'mul' 'mul_ln16_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1810 [1/1] (0.00ns)   --->   "%sext_ln16_120 = sext i9 %sub_ln16_120" [src/EucHW_RC.cpp:16]   --->   Operation 1810 'sext' 'sext_ln16_120' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1811 [1/1] (4.35ns)   --->   "%mul_ln16_119 = mul i18 %sext_ln16_120, i18 %sext_ln16_120" [src/EucHW_RC.cpp:16]   --->   Operation 1811 'mul' 'mul_ln16_119' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1812 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_116)   --->   "%mul_ln16_120 = mul i18 %sext_ln16_121, i18 %sext_ln16_121" [src/EucHW_RC.cpp:16]   --->   Operation 1812 'mul' 'mul_ln16_120' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln16_122 = sext i9 %sub_ln16_122" [src/EucHW_RC.cpp:16]   --->   Operation 1813 'sext' 'sext_ln16_122' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1814 [1/1] (4.35ns)   --->   "%mul_ln16_121 = mul i18 %sext_ln16_122, i18 %sext_ln16_122" [src/EucHW_RC.cpp:16]   --->   Operation 1814 'mul' 'mul_ln16_121' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1815 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_117)   --->   "%mul_ln16_122 = mul i18 %sext_ln16_123, i18 %sext_ln16_123" [src/EucHW_RC.cpp:16]   --->   Operation 1815 'mul' 'mul_ln16_122' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1816 [1/1] (0.00ns)   --->   "%sext_ln16_124 = sext i9 %sub_ln16_124" [src/EucHW_RC.cpp:16]   --->   Operation 1816 'sext' 'sext_ln16_124' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1817 [1/1] (4.35ns)   --->   "%mul_ln16_123 = mul i18 %sext_ln16_124, i18 %sext_ln16_124" [src/EucHW_RC.cpp:16]   --->   Operation 1817 'mul' 'mul_ln16_123' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1818 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_119)   --->   "%mul_ln16_124 = mul i18 %sext_ln16_125, i18 %sext_ln16_125" [src/EucHW_RC.cpp:16]   --->   Operation 1818 'mul' 'mul_ln16_124' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1819 [1/1] (0.00ns)   --->   "%sext_ln16_126 = sext i9 %sub_ln16_126" [src/EucHW_RC.cpp:16]   --->   Operation 1819 'sext' 'sext_ln16_126' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1820 [1/1] (4.35ns)   --->   "%mul_ln16_125 = mul i18 %sext_ln16_126, i18 %sext_ln16_126" [src/EucHW_RC.cpp:16]   --->   Operation 1820 'mul' 'mul_ln16_125' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1821 [1/3] (0.00ns) (grouped into DSP with root node add_ln16_120)   --->   "%mul_ln16_126 = mul i18 %sext_ln16_127, i18 %sext_ln16_127" [src/EucHW_RC.cpp:16]   --->   Operation 1821 'mul' 'mul_ln16_126' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1822 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16 = add i18 %mul_ln16, i18 %result" [src/EucHW_RC.cpp:16]   --->   Operation 1822 'add' 'add_ln16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1823 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_1 = add i18 %mul_ln16_1, i18 %mul_ln16_2" [src/EucHW_RC.cpp:16]   --->   Operation 1823 'add' 'add_ln16_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1824 [1/1] (0.00ns)   --->   "%sext_ln16_228 = sext i20 %add_ln16_100" [src/EucHW_RC.cpp:16]   --->   Operation 1824 'sext' 'sext_ln16_228' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1825 [1/1] (0.00ns)   --->   "%sext_ln16_235 = sext i20 %add_ln16_107" [src/EucHW_RC.cpp:16]   --->   Operation 1825 'sext' 'sext_ln16_235' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1826 [1/1] (2.19ns)   --->   "%add_ln16_108 = add i21 %sext_ln16_235, i21 %sext_ln16_228" [src/EucHW_RC.cpp:16]   --->   Operation 1826 'add' 'add_ln16_108' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1827 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_109 = add i18 %mul_ln16_111, i18 %mul_ln16_112" [src/EucHW_RC.cpp:16]   --->   Operation 1827 'add' 'add_ln16_109' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln16_237 = sext i18 %add_ln16_109" [src/EucHW_RC.cpp:16]   --->   Operation 1828 'sext' 'sext_ln16_237' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1829 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_110 = add i18 %mul_ln16_113, i18 %mul_ln16_114" [src/EucHW_RC.cpp:16]   --->   Operation 1829 'add' 'add_ln16_110' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1830 [1/1] (0.00ns)   --->   "%sext_ln16_238 = sext i18 %add_ln16_110" [src/EucHW_RC.cpp:16]   --->   Operation 1830 'sext' 'sext_ln16_238' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1831 [1/1] (2.13ns)   --->   "%add_ln16_111 = add i19 %sext_ln16_238, i19 %sext_ln16_237" [src/EucHW_RC.cpp:16]   --->   Operation 1831 'add' 'add_ln16_111' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1832 [1/1] (0.00ns)   --->   "%sext_ln16_239 = sext i19 %add_ln16_111" [src/EucHW_RC.cpp:16]   --->   Operation 1832 'sext' 'sext_ln16_239' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1833 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_112 = add i18 %mul_ln16_115, i18 %mul_ln16_116" [src/EucHW_RC.cpp:16]   --->   Operation 1833 'add' 'add_ln16_112' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1834 [1/1] (0.00ns)   --->   "%sext_ln16_240 = sext i18 %add_ln16_112" [src/EucHW_RC.cpp:16]   --->   Operation 1834 'sext' 'sext_ln16_240' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1835 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_113 = add i18 %mul_ln16_117, i18 %mul_ln16_118" [src/EucHW_RC.cpp:16]   --->   Operation 1835 'add' 'add_ln16_113' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln16_241 = sext i18 %add_ln16_113" [src/EucHW_RC.cpp:16]   --->   Operation 1836 'sext' 'sext_ln16_241' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1837 [1/1] (2.13ns)   --->   "%add_ln16_114 = add i19 %sext_ln16_241, i19 %sext_ln16_240" [src/EucHW_RC.cpp:16]   --->   Operation 1837 'add' 'add_ln16_114' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln16_242 = sext i19 %add_ln16_114" [src/EucHW_RC.cpp:16]   --->   Operation 1838 'sext' 'sext_ln16_242' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1839 [1/1] (2.16ns)   --->   "%add_ln16_115 = add i20 %sext_ln16_242, i20 %sext_ln16_239" [src/EucHW_RC.cpp:16]   --->   Operation 1839 'add' 'add_ln16_115' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1840 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_116 = add i18 %mul_ln16_119, i18 %mul_ln16_120" [src/EucHW_RC.cpp:16]   --->   Operation 1840 'add' 'add_ln16_116' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1841 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_117 = add i18 %mul_ln16_121, i18 %mul_ln16_122" [src/EucHW_RC.cpp:16]   --->   Operation 1841 'add' 'add_ln16_117' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1842 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_119 = add i18 %mul_ln16_123, i18 %mul_ln16_124" [src/EucHW_RC.cpp:16]   --->   Operation 1842 'add' 'add_ln16_119' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1843 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_120 = add i18 %mul_ln16_125, i18 %mul_ln16_126" [src/EucHW_RC.cpp:16]   --->   Operation 1843 'add' 'add_ln16_120' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 6.40>
ST_20 : Operation 1844 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16 = add i18 %mul_ln16, i18 %result" [src/EucHW_RC.cpp:16]   --->   Operation 1844 'add' 'add_ln16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1845 [1/1] (0.00ns)   --->   "%sext_ln16_128 = sext i18 %add_ln16" [src/EucHW_RC.cpp:16]   --->   Operation 1845 'sext' 'sext_ln16_128' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1846 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_1 = add i18 %mul_ln16_1, i18 %mul_ln16_2" [src/EucHW_RC.cpp:16]   --->   Operation 1846 'add' 'add_ln16_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1847 [1/1] (0.00ns)   --->   "%sext_ln16_129 = sext i18 %add_ln16_1" [src/EucHW_RC.cpp:16]   --->   Operation 1847 'sext' 'sext_ln16_129' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1848 [1/1] (2.13ns)   --->   "%add_ln16_2 = add i19 %sext_ln16_129, i19 %sext_ln16_128" [src/EucHW_RC.cpp:16]   --->   Operation 1848 'add' 'add_ln16_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1849 [1/1] (0.00ns)   --->   "%sext_ln16_130 = sext i19 %add_ln16_2" [src/EucHW_RC.cpp:16]   --->   Operation 1849 'sext' 'sext_ln16_130' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1850 [1/1] (0.00ns)   --->   "%sext_ln16_133 = sext i19 %add_ln16_5" [src/EucHW_RC.cpp:16]   --->   Operation 1850 'sext' 'sext_ln16_133' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1851 [1/1] (2.16ns)   --->   "%add_ln16_6 = add i20 %sext_ln16_133, i20 %sext_ln16_130" [src/EucHW_RC.cpp:16]   --->   Operation 1851 'add' 'add_ln16_6' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1852 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_116 = add i18 %mul_ln16_119, i18 %mul_ln16_120" [src/EucHW_RC.cpp:16]   --->   Operation 1852 'add' 'add_ln16_116' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1853 [1/1] (0.00ns)   --->   "%sext_ln16_244 = sext i18 %add_ln16_116" [src/EucHW_RC.cpp:16]   --->   Operation 1853 'sext' 'sext_ln16_244' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1854 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_117 = add i18 %mul_ln16_121, i18 %mul_ln16_122" [src/EucHW_RC.cpp:16]   --->   Operation 1854 'add' 'add_ln16_117' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1855 [1/1] (0.00ns)   --->   "%sext_ln16_245 = sext i18 %add_ln16_117" [src/EucHW_RC.cpp:16]   --->   Operation 1855 'sext' 'sext_ln16_245' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1856 [1/1] (2.13ns)   --->   "%add_ln16_118 = add i19 %sext_ln16_245, i19 %sext_ln16_244" [src/EucHW_RC.cpp:16]   --->   Operation 1856 'add' 'add_ln16_118' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1857 [1/1] (0.00ns)   --->   "%sext_ln16_246 = sext i19 %add_ln16_118" [src/EucHW_RC.cpp:16]   --->   Operation 1857 'sext' 'sext_ln16_246' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1858 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_119 = add i18 %mul_ln16_123, i18 %mul_ln16_124" [src/EucHW_RC.cpp:16]   --->   Operation 1858 'add' 'add_ln16_119' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1859 [1/1] (0.00ns)   --->   "%sext_ln16_247 = sext i18 %add_ln16_119" [src/EucHW_RC.cpp:16]   --->   Operation 1859 'sext' 'sext_ln16_247' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1860 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln16_120 = add i18 %mul_ln16_125, i18 %mul_ln16_126" [src/EucHW_RC.cpp:16]   --->   Operation 1860 'add' 'add_ln16_120' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1861 [1/1] (0.00ns)   --->   "%sext_ln16_248 = sext i18 %add_ln16_120" [src/EucHW_RC.cpp:16]   --->   Operation 1861 'sext' 'sext_ln16_248' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1862 [1/1] (2.13ns)   --->   "%add_ln16_121 = add i19 %sext_ln16_248, i19 %sext_ln16_247" [src/EucHW_RC.cpp:16]   --->   Operation 1862 'add' 'add_ln16_121' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1863 [1/1] (0.00ns)   --->   "%sext_ln16_249 = sext i19 %add_ln16_121" [src/EucHW_RC.cpp:16]   --->   Operation 1863 'sext' 'sext_ln16_249' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1864 [1/1] (2.16ns)   --->   "%add_ln16_122 = add i20 %sext_ln16_249, i20 %sext_ln16_246" [src/EucHW_RC.cpp:16]   --->   Operation 1864 'add' 'add_ln16_122' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.67>
ST_21 : Operation 1865 [1/1] (0.00ns)   --->   "%sext_ln16_134 = sext i20 %add_ln16_6" [src/EucHW_RC.cpp:16]   --->   Operation 1865 'sext' 'sext_ln16_134' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1866 [1/1] (0.00ns)   --->   "%sext_ln16_141 = sext i20 %add_ln16_13" [src/EucHW_RC.cpp:16]   --->   Operation 1866 'sext' 'sext_ln16_141' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1867 [1/1] (2.19ns)   --->   "%add_ln16_14 = add i21 %sext_ln16_141, i21 %sext_ln16_134" [src/EucHW_RC.cpp:16]   --->   Operation 1867 'add' 'add_ln16_14' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1868 [1/1] (0.00ns)   --->   "%sext_ln16_142 = sext i21 %add_ln16_14" [src/EucHW_RC.cpp:16]   --->   Operation 1868 'sext' 'sext_ln16_142' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1869 [1/1] (0.00ns)   --->   "%sext_ln16_157 = sext i21 %add_ln16_29" [src/EucHW_RC.cpp:16]   --->   Operation 1869 'sext' 'sext_ln16_157' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1870 [1/1] (2.22ns)   --->   "%add_ln16_30 = add i22 %sext_ln16_157, i22 %sext_ln16_142" [src/EucHW_RC.cpp:16]   --->   Operation 1870 'add' 'add_ln16_30' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1871 [1/1] (0.00ns)   --->   "%sext_ln16_158 = sext i22 %add_ln16_30" [src/EucHW_RC.cpp:16]   --->   Operation 1871 'sext' 'sext_ln16_158' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1872 [1/1] (0.00ns)   --->   "%sext_ln16_189 = sext i22 %add_ln16_61" [src/EucHW_RC.cpp:16]   --->   Operation 1872 'sext' 'sext_ln16_189' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1873 [1/1] (2.25ns)   --->   "%add_ln16_62 = add i23 %sext_ln16_189, i23 %sext_ln16_158" [src/EucHW_RC.cpp:16]   --->   Operation 1873 'add' 'add_ln16_62' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1874 [1/1] (0.00ns)   --->   "%sext_ln16_221 = sext i22 %add_ln16_93" [src/EucHW_RC.cpp:16]   --->   Operation 1874 'sext' 'sext_ln16_221' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1875 [1/1] (0.00ns)   --->   "%sext_ln16_236 = sext i21 %add_ln16_108" [src/EucHW_RC.cpp:16]   --->   Operation 1875 'sext' 'sext_ln16_236' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1876 [1/1] (0.00ns)   --->   "%sext_ln16_243 = sext i20 %add_ln16_115" [src/EucHW_RC.cpp:16]   --->   Operation 1876 'sext' 'sext_ln16_243' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1877 [1/1] (0.00ns)   --->   "%sext_ln16_250 = sext i20 %add_ln16_122" [src/EucHW_RC.cpp:16]   --->   Operation 1877 'sext' 'sext_ln16_250' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1878 [1/1] (2.19ns)   --->   "%add_ln16_123 = add i21 %sext_ln16_250, i21 %sext_ln16_243" [src/EucHW_RC.cpp:16]   --->   Operation 1878 'add' 'add_ln16_123' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1879 [1/1] (0.00ns)   --->   "%sext_ln16_251 = sext i21 %add_ln16_123" [src/EucHW_RC.cpp:16]   --->   Operation 1879 'sext' 'sext_ln16_251' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1880 [1/1] (2.22ns)   --->   "%add_ln16_124 = add i22 %sext_ln16_251, i22 %sext_ln16_236" [src/EucHW_RC.cpp:16]   --->   Operation 1880 'add' 'add_ln16_124' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1881 [1/1] (0.00ns)   --->   "%sext_ln16_252 = sext i22 %add_ln16_124" [src/EucHW_RC.cpp:16]   --->   Operation 1881 'sext' 'sext_ln16_252' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1882 [1/1] (2.25ns)   --->   "%add_ln16_125 = add i23 %sext_ln16_252, i23 %sext_ln16_221" [src/EucHW_RC.cpp:16]   --->   Operation 1882 'add' 'add_ln16_125' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.28>
ST_22 : Operation 1883 [1/1] (0.00ns)   --->   "%sext_ln16_190 = sext i23 %add_ln16_62" [src/EucHW_RC.cpp:16]   --->   Operation 1883 'sext' 'sext_ln16_190' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1884 [1/1] (0.00ns)   --->   "%sext_ln16_253 = sext i23 %add_ln16_125" [src/EucHW_RC.cpp:16]   --->   Operation 1884 'sext' 'sext_ln16_253' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1885 [1/1] (2.28ns)   --->   "%result_2 = add i24 %sext_ln16_253, i24 %sext_ln16_190" [src/EucHW_RC.cpp:16]   --->   Operation 1885 'add' 'result_2' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.55>
ST_23 : Operation 1886 [9/9] (5.55ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i24 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 1886 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.15>
ST_24 : Operation 1887 [8/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i24 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 1887 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.15>
ST_25 : Operation 1888 [7/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i24 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 1888 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.15>
ST_26 : Operation 1889 [6/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i24 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 1889 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.15>
ST_27 : Operation 1890 [5/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i24 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 1890 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.15>
ST_28 : Operation 1891 [4/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i24 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 1891 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.15>
ST_29 : Operation 1892 [3/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i24 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 1892 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.15>
ST_30 : Operation 1893 [2/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i24 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 1893 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 6.54>
ST_31 : Operation 1894 [1/9] (6.54ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i24 %result_2" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 1894 'call' 'p_Val2_s' <Predicate = true> <Delay = 6.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 1.00>
ST_32 : Operation 1895 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_20"   --->   Operation 1895 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1896 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1896 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1897 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_0, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1897 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1898 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A_0, i64 666, i64 18, i64 1"   --->   Operation 1898 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1899 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A_0"   --->   Operation 1899 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1900 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1900 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1901 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_1, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1901 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1902 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A_1, i64 666, i64 18, i64 1"   --->   Operation 1902 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1903 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A_1"   --->   Operation 1903 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1904 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1904 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1905 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_2, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1905 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1906 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A_2, i64 666, i64 18, i64 1"   --->   Operation 1906 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1907 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A_2"   --->   Operation 1907 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1908 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1908 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1909 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_3, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1909 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1910 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A_3, i64 666, i64 18, i64 1"   --->   Operation 1910 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1911 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A_3"   --->   Operation 1911 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1912 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1912 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1913 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_4, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1913 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1914 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A_4, i64 666, i64 18, i64 1"   --->   Operation 1914 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1915 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A_4"   --->   Operation 1915 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1916 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1916 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1917 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_5, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1917 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1918 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A_5, i64 666, i64 18, i64 1"   --->   Operation 1918 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1919 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A_5"   --->   Operation 1919 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1920 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1920 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1921 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_6, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1921 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1922 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A_6, i64 666, i64 18, i64 1"   --->   Operation 1922 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1923 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A_6"   --->   Operation 1923 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1924 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1924 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1925 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_7, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1925 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1926 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A_7, i64 666, i64 18, i64 1"   --->   Operation 1926 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1927 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %A_7"   --->   Operation 1927 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1928 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1928 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1929 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_0, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1929 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1930 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B_0, i64 666, i64 18, i64 1"   --->   Operation 1930 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1931 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B_0"   --->   Operation 1931 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1932 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1932 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1933 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_1, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1933 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1934 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B_1, i64 666, i64 18, i64 1"   --->   Operation 1934 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1935 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B_1"   --->   Operation 1935 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1936 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1936 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1937 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_2, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1937 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1938 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B_2, i64 666, i64 18, i64 1"   --->   Operation 1938 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1939 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B_2"   --->   Operation 1939 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1940 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1940 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1941 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_3, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1941 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1942 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B_3, i64 666, i64 18, i64 1"   --->   Operation 1942 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1943 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B_3"   --->   Operation 1943 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1944 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1944 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1945 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_4, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1945 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1946 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B_4, i64 666, i64 18, i64 1"   --->   Operation 1946 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1947 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B_4"   --->   Operation 1947 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1948 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1948 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1949 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_5, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1949 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1950 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B_5, i64 666, i64 18, i64 1"   --->   Operation 1950 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1951 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B_5"   --->   Operation 1951 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1952 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1952 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1953 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_6, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1953 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1954 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B_6, i64 666, i64 18, i64 1"   --->   Operation 1954 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1955 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B_6"   --->   Operation 1955 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1956 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1956 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1957 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_7, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1957 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1958 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B_7, i64 666, i64 18, i64 1"   --->   Operation 1958 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1959 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B_7"   --->   Operation 1959 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1960 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_19, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1960 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1961 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 1961 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1962 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 1962 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1963 [1/1] (0.00ns)   --->   "%zext_ln840 = zext i16 %p_Val2_s"   --->   Operation 1963 'zext' 'zext_ln840' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1964 [1/1] (1.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %C, i32 %zext_ln840" [src/EucHW_RC.cpp:18]   --->   Operation 1964 'write' 'write_ln18' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_32 : Operation 1965 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [src/EucHW_RC.cpp:19]   --->   Operation 1965 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('A_3_addr', src/EucHW_RC.cpp:16) [113]  (0 ns)
	'load' operation ('A_3_load', src/EucHW_RC.cpp:16) on array 'A_3' [114]  (3.25 ns)

 <State 2>: 6.22ns
The critical path consists of the following:
	'load' operation ('A_5_load', src/EucHW_RC.cpp:16) on array 'A_5' [132]  (3.25 ns)
	'sub' operation ('sub_ln16_5', src/EucHW_RC.cpp:16) [137]  (1.92 ns)
	'mul' operation of DSP[1244] ('mul_ln16_4', src/EucHW_RC.cpp:16) [139]  (1.05 ns)

 <State 3>: 6.22ns
The critical path consists of the following:
	'load' operation ('A_1_load_1', src/EucHW_RC.cpp:16) on array 'A_1' [168]  (3.25 ns)
	'sub' operation ('sub_ln16_9', src/EucHW_RC.cpp:16) [173]  (1.92 ns)
	'mul' operation of DSP[1252] ('mul_ln16_8', src/EucHW_RC.cpp:16) [175]  (1.05 ns)

 <State 4>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_3', src/EucHW_RC.cpp:16) [130]  (4.35 ns)
	'add' operation of DSP[1244] ('add_ln16_3', src/EucHW_RC.cpp:16) [1244]  (2.1 ns)

 <State 5>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_7', src/EucHW_RC.cpp:16) [166]  (4.35 ns)
	'add' operation of DSP[1252] ('add_ln16_7', src/EucHW_RC.cpp:16) [1252]  (2.1 ns)

 <State 6>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_15', src/EucHW_RC.cpp:16) [238]  (4.35 ns)
	'add' operation of DSP[1268] ('add_ln16_15', src/EucHW_RC.cpp:16) [1268]  (2.1 ns)

 <State 7>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_23', src/EucHW_RC.cpp:16) [310]  (4.35 ns)
	'add' operation of DSP[1282] ('add_ln16_22', src/EucHW_RC.cpp:16) [1282]  (2.1 ns)

 <State 8>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_31', src/EucHW_RC.cpp:16) [382]  (4.35 ns)
	'add' operation of DSP[1300] ('add_ln16_31', src/EucHW_RC.cpp:16) [1300]  (2.1 ns)

 <State 9>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_39', src/EucHW_RC.cpp:16) [454]  (4.35 ns)
	'add' operation of DSP[1314] ('add_ln16_38', src/EucHW_RC.cpp:16) [1314]  (2.1 ns)

 <State 10>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_47', src/EucHW_RC.cpp:16) [526]  (4.35 ns)
	'add' operation of DSP[1330] ('add_ln16_46', src/EucHW_RC.cpp:16) [1330]  (2.1 ns)

 <State 11>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_55', src/EucHW_RC.cpp:16) [598]  (4.35 ns)
	'add' operation of DSP[1344] ('add_ln16_53', src/EucHW_RC.cpp:16) [1344]  (2.1 ns)

 <State 12>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_63', src/EucHW_RC.cpp:16) [670]  (4.35 ns)
	'add' operation of DSP[1364] ('add_ln16_63', src/EucHW_RC.cpp:16) [1364]  (2.1 ns)

 <State 13>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_71', src/EucHW_RC.cpp:16) [742]  (4.35 ns)
	'add' operation of DSP[1378] ('add_ln16_70', src/EucHW_RC.cpp:16) [1378]  (2.1 ns)

 <State 14>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_79', src/EucHW_RC.cpp:16) [814]  (4.35 ns)
	'add' operation of DSP[1394] ('add_ln16_78', src/EucHW_RC.cpp:16) [1394]  (2.1 ns)

 <State 15>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_87', src/EucHW_RC.cpp:16) [886]  (4.35 ns)
	'add' operation of DSP[1408] ('add_ln16_85', src/EucHW_RC.cpp:16) [1408]  (2.1 ns)

 <State 16>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_95', src/EucHW_RC.cpp:16) [958]  (4.35 ns)
	'add' operation of DSP[1426] ('add_ln16_94', src/EucHW_RC.cpp:16) [1426]  (2.1 ns)

 <State 17>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_103', src/EucHW_RC.cpp:16) [1030]  (4.35 ns)
	'add' operation of DSP[1440] ('add_ln16_101', src/EucHW_RC.cpp:16) [1440]  (2.1 ns)

 <State 18>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_111', src/EucHW_RC.cpp:16) [1102]  (4.35 ns)
	'add' operation of DSP[1456] ('add_ln16_109', src/EucHW_RC.cpp:16) [1456]  (2.1 ns)

 <State 19>: 6.45ns
The critical path consists of the following:
	'mul' operation ('mul_ln16', src/EucHW_RC.cpp:16) [103]  (4.35 ns)
	'add' operation of DSP[1238] ('add_ln16', src/EucHW_RC.cpp:16) [1238]  (2.1 ns)

 <State 20>: 6.4ns
The critical path consists of the following:
	'add' operation of DSP[1238] ('add_ln16', src/EucHW_RC.cpp:16) [1238]  (2.1 ns)
	'add' operation ('add_ln16_2', src/EucHW_RC.cpp:16) [1242]  (2.14 ns)
	'add' operation ('add_ln16_6', src/EucHW_RC.cpp:16) [1250]  (2.17 ns)

 <State 21>: 6.68ns
The critical path consists of the following:
	'add' operation ('add_ln16_14', src/EucHW_RC.cpp:16) [1266]  (2.2 ns)
	'add' operation ('add_ln16_30', src/EucHW_RC.cpp:16) [1298]  (2.23 ns)
	'add' operation ('add_ln16_62', src/EucHW_RC.cpp:16) [1362]  (2.26 ns)

 <State 22>: 2.28ns
The critical path consists of the following:
	'add' operation ('result', src/EucHW_RC.cpp:16) [1490]  (2.28 ns)

 <State 23>: 5.56ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [1491]  (5.56 ns)

 <State 24>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [1491]  (7.15 ns)

 <State 25>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [1491]  (7.15 ns)

 <State 26>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [1491]  (7.15 ns)

 <State 27>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [1491]  (7.15 ns)

 <State 28>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [1491]  (7.15 ns)

 <State 29>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [1491]  (7.15 ns)

 <State 30>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [1491]  (7.15 ns)

 <State 31>: 6.54ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [1491]  (6.54 ns)

 <State 32>: 1ns
The critical path consists of the following:
	s_axi write operation ('write_ln18', src/EucHW_RC.cpp:18) on port 'C' (src/EucHW_RC.cpp:18) [1493]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
