'''
Tiny first order IIR filter without multipliers
  * there's a DC error when shifts > ACC_GUARD
https://zipcpu.com/dsp/2017/08/19/simple-filter.html
'''
from migen import *
from migen.fhdl import verilog
from matplotlib.pyplot import *
from numpy import *
from sys import argv


class TinyIIR(Module):
    def __init__(self, IO_W=8):
        N_SHIFTS = 4
        self.strobe = Signal()
        self.x = Signal((IO_W, True))
        self.y = Signal.like(self.x)
        # averaging factor: 0 = no averaging, 15 = maximum averaging
        self.shifts = Signal(N_SHIFTS)

        ###

        ACC_GUARD = (1 << N_SHIFTS) - 1  # Number of accumulator guard bits
        acc = Signal((IO_W + ACC_GUARD, True))
        acc_ = Signal.like(acc)
        x_hr = Signal.like(acc)
        delta = Signal.like(acc)
        strobe_ = Signal()

        self.comb += [
            # Pad input to match accumulator width
            x_hr.eq(self.x << ACC_GUARD),
            # Remove LSBs from accumulator to match output width
            self.y.eq(acc >> ACC_GUARD),
        ]

        self.sync += [
            strobe_.eq(self.strobe),
            If(self.strobe,
                # First cycle, compute error signal and latch
                delta.eq(x_hr - acc_)
            ),
            If(strobe_,
                # Second cycle, scale error and accumulate
                acc.eq(acc_ + (delta >> self.shifts)),
                acc_.eq(acc)
            )
        ]


def fir_tb(dut):
    maxValue = (1 << (len(dut.x) - 1))
    yield dut.x.eq(maxValue - 1)
    yield dut.shifts.eq(4)
    for i in range(10000):
        if i == 5000:
            yield dut.x.eq(-maxValue)
        yield dut.strobe.eq(1)
        yield
        yield dut.strobe.eq(0)
        yield
        yield


if __name__ == "__main__":
    tName = argv[0].replace('.py', '')
    dut = TinyIIR(8, 8 + 5)
    tb = fir_tb(dut)
    run_simulation(dut, tb, vcd_name=tName + '.vcd')
