[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Sun Mar  2 20:02:34 2025
[*]
[dumpfile] "/home/davide/RISC_V_proj/fpga_riscv/riscv_out.vcd"
[dumpfile_mtime] "Sun Mar  2 20:02:12 2025"
[dumpfile_size] 31159
[savefile] "/home/davide/RISC_V_proj/fpga_riscv/test_benches/config_signal.gtkw"
[timestart] 0
[size] 1908 987
[pos] 130943 130943
*-15.115999 80200 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] cpu_tb.
[treeopen] cpu_tb.ex_stage_0.
[sst_width] 278
[signals_width] 272
[sst_expanded] 1
[sst_vpaned_height] 288
@28
cpu_tb.clk
cpu_tb.rst
@200
-FETCH
@22
cpu_tb.pc_reg_0.br_addr[31:0]
@28
cpu_tb.pc_reg_0.br_en
@22
cpu_tb.pc_reg_0.pc[31:0]
cpu_tb.i_mem.data[31:0]
@200
-IFID_reg
@22
cpu_tb.if_id_reg_0.flush_i[4:0]
cpu_tb.if_id_reg_0.stall_i[4:0]
cpu_tb.if_id_reg_0.pc[31:0]
cpu_tb.if_id_reg_0.ins[31:0]
@200
-ID_STAGE
@22
cpu_tb.id_stage_0.reg_file_waddr_i[4:0]
@28
cpu_tb.id_stage_0.reg_file_we_i
@22
cpu_tb.id_stage_0.reg_file_wdata_i[31:0]
@800200
-reg_file
@22
cpu_tb.id_stage_0.x0[31:0]
cpu_tb.id_stage_0.x1[31:0]
cpu_tb.id_stage_0.x2[31:0]
cpu_tb.id_stage_0.x3[31:0]
cpu_tb.id_stage_0.x4[31:0]
cpu_tb.id_stage_0.x5[31:0]
cpu_tb.id_stage_0.x6[31:0]
cpu_tb.id_stage_0.x7[31:0]
cpu_tb.id_stage_0.x8[31:0]
cpu_tb.id_stage_0.x9[31:0]
cpu_tb.id_stage_0.x10[31:0]
cpu_tb.id_stage_0.x11[31:0]
cpu_tb.id_stage_0.x12[31:0]
@1000200
-reg_file
@22
cpu_tb.id_stage_0.rd[4:0]
cpu_tb.id_stage_0.r1[4:0]
cpu_tb.id_stage_0.r2[4:0]
@2022
^1 /home/davide/RISC_V_proj/fpga_riscv/enums/ops_enum.ttable
cpu_tb.id_stage_0.op[6:0]
^2 /home/davide/RISC_V_proj/fpga_riscv/enums/ops_f3.ttable
cpu_tb.id_stage_0.f3[2:0]
@22
cpu_tb.id_stage_0.f7[6:0]
@200
-CTRL
@c00200
-ctrl_sig
@2022
^3 /home/davide/RISC_V_proj/fpga_riscv/enums/unique_f3.ttable
cpu_tb.id_stage_0.unique_f3[9:0]
^2 /home/davide/RISC_V_proj/fpga_riscv/enums/ops_f3.ttable
cpu_tb.id_stage_0.ex_f3[2:0]
@22
cpu_tb.id_stage_0.ex_f7[6:0]
@28
cpu_tb.id_stage_0.ex_imm_sel
cpu_tb.id_stage_0.ex_pc_sel
cpu_tb.id_stage_0.ex_jmp
cpu_tb.id_stage_0.ex_br
@2022
^4 /home/davide/RISC_V_proj/fpga_riscv/enums/load_f3.ttable
cpu_tb.id_stage_0.mem_f3[2:0]
@28
cpu_tb.id_stage_0.mem_re
cpu_tb.id_stage_0.mem_wr
cpu_tb.id_stage_0.wb_reg_wr
cpu_tb.id_stage_0.wb_mem_sel
@1401200
-ctrl_sig
@200
-IDEX_reg
@22
cpu_tb.id_ex_reg_0.rd[4:0]
cpu_tb.id_ex_reg_0.d1[31:0]
cpu_tb.id_ex_reg_0.d2[31:0]
cpu_tb.id_ex_reg_0.imm[31:0]
@200
-EX_STAGE
@c00200
-ex_stage
@2022
^2 /home/davide/RISC_V_proj/fpga_riscv/enums/ops_f3.ttable
cpu_tb.ex_stage_0.ex_f3_i[2:0]
^5 /home/davide/RISC_V_proj/fpga_riscv/enums/forw.ttable
cpu_tb.ex_stage_0.r1_forw_sel[1:0]
^5 /home/davide/RISC_V_proj/fpga_riscv/enums/forw.ttable
cpu_tb.ex_stage_0.r2_forw_sel[1:0]
@200
-
@22
cpu_tb.ex_stage_0.exmem_alu_i[31:0]
@28
cpu_tb.ex_stage_0.exmem_wb_reg_wr_i
@22
cpu_tb.ex_stage_0.memwb_wdata_i[31:0]
@28
cpu_tb.ex_stage_0.memwb_wb_reg_wr_i
@200
-
@22
cpu_tb.ex_stage_0.r1_i[4:0]
cpu_tb.ex_stage_0.r2_i[4:0]
cpu_tb.ex_stage_0.exmem_rd_i[4:0]
cpu_tb.ex_stage_0.memwb_rd_i[4:0]
@200
-
@28
cpu_tb.ex_stage_0.ex_imm_sel_i
cpu_tb.ex_stage_0.ex_pc_sel_i
@200
-BRANCH_UNIT
@28
cpu_tb.ex_stage_0.ex_br_i
cpu_tb.ex_stage_0.ex_jmp_i
@200
-
@22
cpu_tb.ex_stage_0.br_unit_0.op1_i[31:0]
cpu_tb.ex_stage_0.br_unit_0.op2_i[31:0]
@28
cpu_tb.ex_stage_0.br_unit_0.branch_taken
cpu_tb.ex_stage_0.br_jmp_en
@2022
^6 /home/davide/RISC_V_proj/fpga_riscv/enums/branch_f3.ttable
cpu_tb.ex_stage_0.br_unit_0.br_f3_i[2:0]
@1401200
-ex_stage
@22
cpu_tb.ex_stage_0.op1[31:0]
cpu_tb.ex_stage_0.op2[31:0]
cpu_tb.ex_stage_0.alu[31:0]
@200
-EXMEM_reg
@22
cpu_tb.ex_mem_reg_0.rd[4:0]
cpu_tb.ex_mem_reg_0.alu[31:0]
cpu_tb.ex_mem_reg_0.wdata[31:0]
@200
-MEM_STAGE
@22
cpu_tb.ex_mem_reg_0.alu[31:0]
@28
cpu_tb.ex_mem_reg_0.mem_re
cpu_tb.ex_mem_reg_0.mem_wr
@2022
^7 /home/davide/RISC_V_proj/fpga_riscv/enums/load_store_uniq_f3.ttable
cpu_tb.d_mem.unique_f3[3:0]
@22
cpu_tb.d_mem.data[31:0]
@200
-MEMWB_reg
@22
cpu_tb.mem_wb_reg_0.rd[4:0]
cpu_tb.mem_wb_reg_0.alu[31:0]
cpu_tb.mem_wb_reg_0.d_mem[31:0]
@28
cpu_tb.mem_wb_reg_0.wb_mem_sel
cpu_tb.mem_wb_reg_0.wb_reg_wr
@200
-WB_STAGE
@28
cpu_tb.wb_stage_0.wb_mem_sel_i
@22
cpu_tb.wb_stage_0.reg_data_mux[31:0]
[pattern_trace] 1
[pattern_trace] 0
