.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* P20 */
.set P20__0__DR, CYREG_GPIO_PRT2_DR
.set P20__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P20__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P20__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P20__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P20__0__HSIOM_MASK, 0x0000000F
.set P20__0__HSIOM_SHIFT, 0
.set P20__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P20__0__INTR, CYREG_GPIO_PRT2_INTR
.set P20__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P20__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P20__0__MASK, 0x01
.set P20__0__PC, CYREG_GPIO_PRT2_PC
.set P20__0__PC2, CYREG_GPIO_PRT2_PC2
.set P20__0__PORT, 2
.set P20__0__PS, CYREG_GPIO_PRT2_PS
.set P20__0__SHIFT, 0
.set P20__DR, CYREG_GPIO_PRT2_DR
.set P20__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P20__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P20__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P20__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P20__INTR, CYREG_GPIO_PRT2_INTR
.set P20__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P20__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P20__MASK, 0x01
.set P20__PC, CYREG_GPIO_PRT2_PC
.set P20__PC2, CYREG_GPIO_PRT2_PC2
.set P20__PORT, 2
.set P20__PS, CYREG_GPIO_PRT2_PS
.set P20__SHIFT, 0

/* P21 */
.set P21__0__DR, CYREG_GPIO_PRT2_DR
.set P21__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P21__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P21__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P21__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P21__0__HSIOM_MASK, 0x000000F0
.set P21__0__HSIOM_SHIFT, 4
.set P21__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P21__0__INTR, CYREG_GPIO_PRT2_INTR
.set P21__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P21__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P21__0__MASK, 0x02
.set P21__0__PC, CYREG_GPIO_PRT2_PC
.set P21__0__PC2, CYREG_GPIO_PRT2_PC2
.set P21__0__PORT, 2
.set P21__0__PS, CYREG_GPIO_PRT2_PS
.set P21__0__SHIFT, 1
.set P21__DR, CYREG_GPIO_PRT2_DR
.set P21__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P21__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P21__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P21__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P21__INTR, CYREG_GPIO_PRT2_INTR
.set P21__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P21__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P21__MASK, 0x02
.set P21__PC, CYREG_GPIO_PRT2_PC
.set P21__PC2, CYREG_GPIO_PRT2_PC2
.set P21__PORT, 2
.set P21__PS, CYREG_GPIO_PRT2_PS
.set P21__SHIFT, 1

/* P23 */
.set P23__0__DR, CYREG_GPIO_PRT2_DR
.set P23__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P23__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P23__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P23__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P23__0__HSIOM_MASK, 0x0000F000
.set P23__0__HSIOM_SHIFT, 12
.set P23__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P23__0__INTR, CYREG_GPIO_PRT2_INTR
.set P23__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P23__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P23__0__MASK, 0x08
.set P23__0__PC, CYREG_GPIO_PRT2_PC
.set P23__0__PC2, CYREG_GPIO_PRT2_PC2
.set P23__0__PORT, 2
.set P23__0__PS, CYREG_GPIO_PRT2_PS
.set P23__0__SHIFT, 3
.set P23__DR, CYREG_GPIO_PRT2_DR
.set P23__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P23__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P23__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P23__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P23__INTR, CYREG_GPIO_PRT2_INTR
.set P23__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P23__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P23__MASK, 0x08
.set P23__PC, CYREG_GPIO_PRT2_PC
.set P23__PC2, CYREG_GPIO_PRT2_PC2
.set P23__PORT, 2
.set P23__PS, CYREG_GPIO_PRT2_PS
.set P23__SHIFT, 3

/* P25 */
.set P25__0__DR, CYREG_GPIO_PRT2_DR
.set P25__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P25__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P25__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P25__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P25__0__HSIOM_MASK, 0x00F00000
.set P25__0__HSIOM_SHIFT, 20
.set P25__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P25__0__INTR, CYREG_GPIO_PRT2_INTR
.set P25__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P25__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P25__0__MASK, 0x20
.set P25__0__PC, CYREG_GPIO_PRT2_PC
.set P25__0__PC2, CYREG_GPIO_PRT2_PC2
.set P25__0__PORT, 2
.set P25__0__PS, CYREG_GPIO_PRT2_PS
.set P25__0__SHIFT, 5
.set P25__DR, CYREG_GPIO_PRT2_DR
.set P25__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P25__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P25__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P25__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P25__INTR, CYREG_GPIO_PRT2_INTR
.set P25__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P25__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P25__MASK, 0x20
.set P25__PC, CYREG_GPIO_PRT2_PC
.set P25__PC2, CYREG_GPIO_PRT2_PC2
.set P25__PORT, 2
.set P25__PS, CYREG_GPIO_PRT2_PS
.set P25__SHIFT, 5

/* P26 */
.set P26__0__DR, CYREG_GPIO_PRT2_DR
.set P26__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P26__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P26__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P26__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P26__0__HSIOM_MASK, 0x0F000000
.set P26__0__HSIOM_SHIFT, 24
.set P26__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P26__0__INTR, CYREG_GPIO_PRT2_INTR
.set P26__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P26__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P26__0__MASK, 0x40
.set P26__0__PC, CYREG_GPIO_PRT2_PC
.set P26__0__PC2, CYREG_GPIO_PRT2_PC2
.set P26__0__PORT, 2
.set P26__0__PS, CYREG_GPIO_PRT2_PS
.set P26__0__SHIFT, 6
.set P26__DR, CYREG_GPIO_PRT2_DR
.set P26__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P26__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P26__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P26__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P26__INTR, CYREG_GPIO_PRT2_INTR
.set P26__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P26__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P26__MASK, 0x40
.set P26__PC, CYREG_GPIO_PRT2_PC
.set P26__PC2, CYREG_GPIO_PRT2_PC2
.set P26__PORT, 2
.set P26__PS, CYREG_GPIO_PRT2_PS
.set P26__SHIFT, 6

/* P27 */
.set P27__0__DR, CYREG_GPIO_PRT2_DR
.set P27__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P27__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P27__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P27__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P27__0__HSIOM_MASK, 0xF0000000
.set P27__0__HSIOM_SHIFT, 28
.set P27__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P27__0__INTR, CYREG_GPIO_PRT2_INTR
.set P27__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P27__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P27__0__MASK, 0x80
.set P27__0__PC, CYREG_GPIO_PRT2_PC
.set P27__0__PC2, CYREG_GPIO_PRT2_PC2
.set P27__0__PORT, 2
.set P27__0__PS, CYREG_GPIO_PRT2_PS
.set P27__0__SHIFT, 7
.set P27__DR, CYREG_GPIO_PRT2_DR
.set P27__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set P27__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set P27__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set P27__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set P27__INTR, CYREG_GPIO_PRT2_INTR
.set P27__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set P27__INTSTAT, CYREG_GPIO_PRT2_INTR
.set P27__MASK, 0x80
.set P27__PC, CYREG_GPIO_PRT2_PC
.set P27__PC2, CYREG_GPIO_PRT2_PC2
.set P27__PORT, 2
.set P27__PS, CYREG_GPIO_PRT2_PS
.set P27__SHIFT, 7

/* PWM_cy_m0s8_tcpwm_1 */
.set PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* LED9 */
.set LED9__0__DR, CYREG_GPIO_PRT3_DR
.set LED9__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED9__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED9__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED9__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED9__0__HSIOM_MASK, 0x000F0000
.set LED9__0__HSIOM_SHIFT, 16
.set LED9__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED9__0__INTR, CYREG_GPIO_PRT3_INTR
.set LED9__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED9__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED9__0__MASK, 0x10
.set LED9__0__PC, CYREG_GPIO_PRT3_PC
.set LED9__0__PC2, CYREG_GPIO_PRT3_PC2
.set LED9__0__PORT, 3
.set LED9__0__PS, CYREG_GPIO_PRT3_PS
.set LED9__0__SHIFT, 4
.set LED9__DR, CYREG_GPIO_PRT3_DR
.set LED9__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED9__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED9__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED9__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED9__INTR, CYREG_GPIO_PRT3_INTR
.set LED9__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED9__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED9__MASK, 0x10
.set LED9__PC, CYREG_GPIO_PRT3_PC
.set LED9__PC2, CYREG_GPIO_PRT3_PC2
.set LED9__PORT, 3
.set LED9__PS, CYREG_GPIO_PRT3_PS
.set LED9__SHIFT, 4

/* LED10 */
.set LED10__0__DR, CYREG_GPIO_PRT3_DR
.set LED10__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED10__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED10__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED10__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED10__0__HSIOM_MASK, 0x00F00000
.set LED10__0__HSIOM_SHIFT, 20
.set LED10__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED10__0__INTR, CYREG_GPIO_PRT3_INTR
.set LED10__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED10__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED10__0__MASK, 0x20
.set LED10__0__PC, CYREG_GPIO_PRT3_PC
.set LED10__0__PC2, CYREG_GPIO_PRT3_PC2
.set LED10__0__PORT, 3
.set LED10__0__PS, CYREG_GPIO_PRT3_PS
.set LED10__0__SHIFT, 5
.set LED10__DR, CYREG_GPIO_PRT3_DR
.set LED10__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED10__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED10__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED10__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED10__INTR, CYREG_GPIO_PRT3_INTR
.set LED10__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED10__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED10__MASK, 0x20
.set LED10__PC, CYREG_GPIO_PRT3_PC
.set LED10__PC2, CYREG_GPIO_PRT3_PC2
.set LED10__PORT, 3
.set LED10__PS, CYREG_GPIO_PRT3_PS
.set LED10__SHIFT, 5

/* LED11 */
.set LED11__0__DR, CYREG_GPIO_PRT3_DR
.set LED11__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED11__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED11__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED11__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set LED11__0__HSIOM_MASK, 0x0F000000
.set LED11__0__HSIOM_SHIFT, 24
.set LED11__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED11__0__INTR, CYREG_GPIO_PRT3_INTR
.set LED11__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED11__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED11__0__MASK, 0x40
.set LED11__0__PC, CYREG_GPIO_PRT3_PC
.set LED11__0__PC2, CYREG_GPIO_PRT3_PC2
.set LED11__0__PORT, 3
.set LED11__0__PS, CYREG_GPIO_PRT3_PS
.set LED11__0__SHIFT, 6
.set LED11__DR, CYREG_GPIO_PRT3_DR
.set LED11__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set LED11__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set LED11__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set LED11__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED11__INTR, CYREG_GPIO_PRT3_INTR
.set LED11__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set LED11__INTSTAT, CYREG_GPIO_PRT3_INTR
.set LED11__MASK, 0x40
.set LED11__PC, CYREG_GPIO_PRT3_PC
.set LED11__PC2, CYREG_GPIO_PRT3_PC2
.set LED11__PORT, 3
.set LED11__PS, CYREG_GPIO_PRT3_PS
.set LED11__SHIFT, 6

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
.set Clock_1__DIV_ID, 0x00000041
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Clock_1__PA_DIV_ID, 0x000000FF

/* SmartIO_cy_m0s8_prgio */
.set SmartIO_cy_m0s8_prgio__CTL, CYREG_PRGIO_PRT0_CTL
.set SmartIO_cy_m0s8_prgio__DATA, CYREG_PRGIO_PRT0_DATA
.set SmartIO_cy_m0s8_prgio__DU_CTL, CYREG_PRGIO_PRT0_DU_CTL
.set SmartIO_cy_m0s8_prgio__DU_SEL, CYREG_PRGIO_PRT0_DU_SEL
.set SmartIO_cy_m0s8_prgio__LUT_CTL0, CYREG_PRGIO_PRT0_LUT_CTL0
.set SmartIO_cy_m0s8_prgio__LUT_CTL1, CYREG_PRGIO_PRT0_LUT_CTL1
.set SmartIO_cy_m0s8_prgio__LUT_CTL2, CYREG_PRGIO_PRT0_LUT_CTL2
.set SmartIO_cy_m0s8_prgio__LUT_CTL3, CYREG_PRGIO_PRT0_LUT_CTL3
.set SmartIO_cy_m0s8_prgio__LUT_CTL4, CYREG_PRGIO_PRT0_LUT_CTL4
.set SmartIO_cy_m0s8_prgio__LUT_CTL5, CYREG_PRGIO_PRT0_LUT_CTL5
.set SmartIO_cy_m0s8_prgio__LUT_CTL6, CYREG_PRGIO_PRT0_LUT_CTL6
.set SmartIO_cy_m0s8_prgio__LUT_CTL7, CYREG_PRGIO_PRT0_LUT_CTL7
.set SmartIO_cy_m0s8_prgio__LUT_SEL0, CYREG_PRGIO_PRT0_LUT_SEL0
.set SmartIO_cy_m0s8_prgio__LUT_SEL1, CYREG_PRGIO_PRT0_LUT_SEL1
.set SmartIO_cy_m0s8_prgio__LUT_SEL2, CYREG_PRGIO_PRT0_LUT_SEL2
.set SmartIO_cy_m0s8_prgio__LUT_SEL3, CYREG_PRGIO_PRT0_LUT_SEL3
.set SmartIO_cy_m0s8_prgio__LUT_SEL4, CYREG_PRGIO_PRT0_LUT_SEL4
.set SmartIO_cy_m0s8_prgio__LUT_SEL5, CYREG_PRGIO_PRT0_LUT_SEL5
.set SmartIO_cy_m0s8_prgio__LUT_SEL6, CYREG_PRGIO_PRT0_LUT_SEL6
.set SmartIO_cy_m0s8_prgio__LUT_SEL7, CYREG_PRGIO_PRT0_LUT_SEL7
.set SmartIO_cy_m0s8_prgio__SYNC_CTL, CYREG_PRGIO_PRT0_SYNC_CTL

/* SmartIO_internalPin_o4 */
.set SmartIO_internalPin_o4__0__DR, CYREG_GPIO_PRT2_DR
.set SmartIO_internalPin_o4__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SmartIO_internalPin_o4__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SmartIO_internalPin_o4__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SmartIO_internalPin_o4__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SmartIO_internalPin_o4__0__HSIOM_MASK, 0x000F0000
.set SmartIO_internalPin_o4__0__HSIOM_SHIFT, 16
.set SmartIO_internalPin_o4__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SmartIO_internalPin_o4__0__INTR, CYREG_GPIO_PRT2_INTR
.set SmartIO_internalPin_o4__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SmartIO_internalPin_o4__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SmartIO_internalPin_o4__0__MASK, 0x10
.set SmartIO_internalPin_o4__0__PC, CYREG_GPIO_PRT2_PC
.set SmartIO_internalPin_o4__0__PC2, CYREG_GPIO_PRT2_PC2
.set SmartIO_internalPin_o4__0__PORT, 2
.set SmartIO_internalPin_o4__0__PS, CYREG_GPIO_PRT2_PS
.set SmartIO_internalPin_o4__0__SHIFT, 4
.set SmartIO_internalPin_o4__DR, CYREG_GPIO_PRT2_DR
.set SmartIO_internalPin_o4__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SmartIO_internalPin_o4__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SmartIO_internalPin_o4__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SmartIO_internalPin_o4__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SmartIO_internalPin_o4__INTR, CYREG_GPIO_PRT2_INTR
.set SmartIO_internalPin_o4__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SmartIO_internalPin_o4__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SmartIO_internalPin_o4__MASK, 0x10
.set SmartIO_internalPin_o4__PC, CYREG_GPIO_PRT2_PC
.set SmartIO_internalPin_o4__PC2, CYREG_GPIO_PRT2_PC2
.set SmartIO_internalPin_o4__PORT, 2
.set SmartIO_internalPin_o4__PS, CYREG_GPIO_PRT2_PS
.set SmartIO_internalPin_o4__SHIFT, 4

/* CapSense_CintA */
.set CapSense_CintA__0__DR, CYREG_GPIO_PRT4_DR
.set CapSense_CintA__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_CintA__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_CintA__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_CintA__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_CintA__0__HSIOM_MASK, 0x00000F00
.set CapSense_CintA__0__HSIOM_SHIFT, 8
.set CapSense_CintA__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_CintA__0__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_CintA__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_CintA__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_CintA__0__MASK, 0x04
.set CapSense_CintA__0__PC, CYREG_GPIO_PRT4_PC
.set CapSense_CintA__0__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_CintA__0__PORT, 4
.set CapSense_CintA__0__PS, CYREG_GPIO_PRT4_PS
.set CapSense_CintA__0__SHIFT, 2
.set CapSense_CintA__DR, CYREG_GPIO_PRT4_DR
.set CapSense_CintA__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_CintA__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_CintA__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_CintA__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_CintA__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_CintA__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_CintA__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_CintA__MASK, 0x04
.set CapSense_CintA__PC, CYREG_GPIO_PRT4_PC
.set CapSense_CintA__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_CintA__PORT, 4
.set CapSense_CintA__PS, CYREG_GPIO_PRT4_PS
.set CapSense_CintA__SHIFT, 2

/* CapSense_CintB */
.set CapSense_CintB__0__DR, CYREG_GPIO_PRT4_DR
.set CapSense_CintB__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_CintB__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_CintB__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_CintB__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set CapSense_CintB__0__HSIOM_MASK, 0x0000F000
.set CapSense_CintB__0__HSIOM_SHIFT, 12
.set CapSense_CintB__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_CintB__0__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_CintB__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_CintB__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_CintB__0__MASK, 0x08
.set CapSense_CintB__0__PC, CYREG_GPIO_PRT4_PC
.set CapSense_CintB__0__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_CintB__0__PORT, 4
.set CapSense_CintB__0__PS, CYREG_GPIO_PRT4_PS
.set CapSense_CintB__0__SHIFT, 3
.set CapSense_CintB__DR, CYREG_GPIO_PRT4_DR
.set CapSense_CintB__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set CapSense_CintB__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set CapSense_CintB__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set CapSense_CintB__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_CintB__INTR, CYREG_GPIO_PRT4_INTR
.set CapSense_CintB__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set CapSense_CintB__INTSTAT, CYREG_GPIO_PRT4_INTR
.set CapSense_CintB__MASK, 0x08
.set CapSense_CintB__PC, CYREG_GPIO_PRT4_PC
.set CapSense_CintB__PC2, CYREG_GPIO_PRT4_PC2
.set CapSense_CintB__PORT, 4
.set CapSense_CintB__PS, CYREG_GPIO_PRT4_PS
.set CapSense_CintB__SHIFT, 3

/* CapSense_CSD */
.set CapSense_CSD__ADC_CTL, CYREG_CSD_ADC_CTL
.set CapSense_CSD__CSD_CONFIG, CYREG_CSD_CONFIG
.set CapSense_CSD__CSD_INTR, CYREG_CSD_INTR
.set CapSense_CSD__CSD_INTR_SET, CYREG_CSD_INTR_SET
.set CapSense_CSD__CSD_NUMBER, 0
.set CapSense_CSD__CSD_STATUS, CYREG_CSD_STATUS
.set CapSense_CSD__CSDCMP, CYREG_CSD_CSDCMP
.set CapSense_CSD__HSCMP, CYREG_CSD_HSCMP
.set CapSense_CSD__INTR_MASK, CYREG_CSD_INTR_MASK
.set CapSense_CSD__REFGEN, CYREG_CSD_REFGEN
.set CapSense_CSD__RESULT_VAL1, CYREG_CSD_RESULT_VAL1
.set CapSense_CSD__RESULT_VAL2, CYREG_CSD_RESULT_VAL2
.set CapSense_CSD__SENSE_DUTY, CYREG_CSD_SENSE_DUTY
.set CapSense_CSD__SENSE_PERIOD, CYREG_CSD_SENSE_PERIOD
.set CapSense_CSD__SEQ_INIT_CNT, CYREG_CSD_SEQ_INIT_CNT
.set CapSense_CSD__SEQ_NORM_CNT, CYREG_CSD_SEQ_NORM_CNT
.set CapSense_CSD__SEQ_START, CYREG_CSD_SEQ_START
.set CapSense_CSD__SEQ_TIME, CYREG_CSD_SEQ_TIME
.set CapSense_CSD__SW_AMUXBUF_SEL, CYREG_CSD_SW_AMUXBUF_SEL
.set CapSense_CSD__SW_BYP_SEL, CYREG_CSD_SW_BYP_SEL
.set CapSense_CSD__SW_CMP_N_SEL, CYREG_CSD_SW_CMP_N_SEL
.set CapSense_CSD__SW_CMP_P_SEL, CYREG_CSD_SW_CMP_P_SEL
.set CapSense_CSD__SW_DSI_SEL, CYREG_CSD_SW_DSI_SEL
.set CapSense_CSD__SW_FW_MOD_SEL, CYREG_CSD_SW_FW_MOD_SEL
.set CapSense_CSD__SW_FW_TANK_SEL, CYREG_CSD_SW_FW_TANK_SEL
.set CapSense_CSD__SW_HS_N_SEL, CYREG_CSD_SW_HS_N_SEL
.set CapSense_CSD__SW_HS_P_SEL, CYREG_CSD_SW_HS_P_SEL
.set CapSense_CSD__SW_REFGEN_SEL, CYREG_CSD_SW_REFGEN_SEL
.set CapSense_CSD__SW_RES, CYREG_CSD_SW_RES
.set CapSense_CSD__SW_SHIELD_SEL, CYREG_CSD_SW_SHIELD_SEL

/* CapSense_IDACMod */
.set CapSense_IDACMod__CONFIG, CYREG_CSD_CONFIG
.set CapSense_IDACMod__IDAC, CYREG_CSD_IDACA
.set CapSense_IDACMod__POSITION, 0

/* CapSense_ISR */
.set CapSense_ISR__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set CapSense_ISR__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set CapSense_ISR__INTC_MASK, 0x400
.set CapSense_ISR__INTC_NUMBER, 10
.set CapSense_ISR__INTC_PRIOR_MASK, 0xC00000
.set CapSense_ISR__INTC_PRIOR_NUM, 3
.set CapSense_ISR__INTC_PRIOR_REG, CYREG_CM0P_IPR2
.set CapSense_ISR__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set CapSense_ISR__INTC_SET_PD_REG, CYREG_CM0P_ISPR

/* CapSense_ModClk */
.set CapSense_ModClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
.set CapSense_ModClk__DIV_ID, 0x00000040
.set CapSense_ModClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set CapSense_ModClk__PA_DIV_ID, 0x000000FF

/* CapSense_Rx */
.set CapSense_Rx__0__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Rx__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Rx__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Rx__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Rx__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Rx__0__HSIOM_MASK, 0x0F000000
.set CapSense_Rx__0__HSIOM_SHIFT, 24
.set CapSense_Rx__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Rx__0__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Rx__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Rx__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Rx__0__MASK, 0x40
.set CapSense_Rx__0__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Rx__0__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Rx__0__PORT, 1
.set CapSense_Rx__0__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Rx__0__SHIFT, 6
.set CapSense_Rx__1__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Rx__1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Rx__1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Rx__1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Rx__1__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Rx__1__HSIOM_MASK, 0x00F00000
.set CapSense_Rx__1__HSIOM_SHIFT, 20
.set CapSense_Rx__1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Rx__1__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Rx__1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Rx__1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Rx__1__MASK, 0x20
.set CapSense_Rx__1__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Rx__1__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Rx__1__PORT, 1
.set CapSense_Rx__1__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Rx__1__SHIFT, 5
.set CapSense_Rx__2__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Rx__2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Rx__2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Rx__2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Rx__2__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Rx__2__HSIOM_MASK, 0x000F0000
.set CapSense_Rx__2__HSIOM_SHIFT, 16
.set CapSense_Rx__2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Rx__2__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Rx__2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Rx__2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Rx__2__MASK, 0x10
.set CapSense_Rx__2__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Rx__2__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Rx__2__PORT, 1
.set CapSense_Rx__2__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Rx__2__SHIFT, 4
.set CapSense_Rx__Button0_Rx0__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Rx__Button0_Rx0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Rx__Button0_Rx0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Rx__Button0_Rx0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Rx__Button0_Rx0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Rx__Button0_Rx0__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Rx__Button0_Rx0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Rx__Button0_Rx0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Rx__Button0_Rx0__MASK, 0x40
.set CapSense_Rx__Button0_Rx0__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Rx__Button0_Rx0__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Rx__Button0_Rx0__PORT, 1
.set CapSense_Rx__Button0_Rx0__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Rx__Button0_Rx0__SHIFT, 6
.set CapSense_Rx__Button1_Rx0__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Rx__Button1_Rx0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Rx__Button1_Rx0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Rx__Button1_Rx0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Rx__Button1_Rx0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Rx__Button1_Rx0__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Rx__Button1_Rx0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Rx__Button1_Rx0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Rx__Button1_Rx0__MASK, 0x20
.set CapSense_Rx__Button1_Rx0__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Rx__Button1_Rx0__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Rx__Button1_Rx0__PORT, 1
.set CapSense_Rx__Button1_Rx0__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Rx__Button1_Rx0__SHIFT, 5
.set CapSense_Rx__Button2_Rx0__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Rx__Button2_Rx0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Rx__Button2_Rx0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Rx__Button2_Rx0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Rx__Button2_Rx0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Rx__Button2_Rx0__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Rx__Button2_Rx0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Rx__Button2_Rx0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Rx__Button2_Rx0__MASK, 0x10
.set CapSense_Rx__Button2_Rx0__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Rx__Button2_Rx0__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Rx__Button2_Rx0__PORT, 1
.set CapSense_Rx__Button2_Rx0__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Rx__Button2_Rx0__SHIFT, 4
.set CapSense_Rx__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Rx__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Rx__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Rx__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Rx__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Rx__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Rx__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Rx__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Rx__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Rx__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Rx__PORT, 1
.set CapSense_Rx__PS, CYREG_GPIO_PRT1_PS

/* CapSense_Tx */
.set CapSense_Tx__0__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Tx__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Tx__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Tx__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Tx__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CapSense_Tx__0__HSIOM_MASK, 0x0000F000
.set CapSense_Tx__0__HSIOM_SHIFT, 12
.set CapSense_Tx__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Tx__0__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Tx__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Tx__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Tx__0__MASK, 0x08
.set CapSense_Tx__0__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Tx__0__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Tx__0__PORT, 1
.set CapSense_Tx__0__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Tx__0__SHIFT, 3
.set CapSense_Tx__Button0_Tx__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Tx__Button0_Tx__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Tx__Button0_Tx__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Tx__Button0_Tx__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Tx__Button0_Tx__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Tx__Button0_Tx__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Tx__Button0_Tx__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Tx__Button0_Tx__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Tx__Button0_Tx__MASK, 0x08
.set CapSense_Tx__Button0_Tx__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Tx__Button0_Tx__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Tx__Button0_Tx__PORT, 1
.set CapSense_Tx__Button0_Tx__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Tx__Button0_Tx__SHIFT, 3
.set CapSense_Tx__DR, CYREG_GPIO_PRT1_DR
.set CapSense_Tx__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CapSense_Tx__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CapSense_Tx__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CapSense_Tx__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Tx__INTR, CYREG_GPIO_PRT1_INTR
.set CapSense_Tx__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CapSense_Tx__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CapSense_Tx__MASK, 0x08
.set CapSense_Tx__PC, CYREG_GPIO_PRT1_PC
.set CapSense_Tx__PC2, CYREG_GPIO_PRT1_PC2
.set CapSense_Tx__PORT, 1
.set CapSense_Tx__PS, CYREG_GPIO_PRT1_PS
.set CapSense_Tx__SHIFT, 3

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x190111A9
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4J
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4J_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_m0s8cpussv3_VERSION, 1
.set CYIPBLOCK_m0s8csdv2_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8srsslt_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
