<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>x86arch.h source code [webkit/Source/ThirdParty/libwebrtc/Source/third_party/yasm/modules/arch/x86/x86arch.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="x86_common,x86_effaddr,x86_insn,x86_jmp,x86_jmpfar,x86_opcode,x86_parser_type,yasm_arch_x86 "/>
<link rel="stylesheet" href="../../../../../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'webkit/Source/ThirdParty/libwebrtc/Source/third_party/yasm/modules/arch/x86/x86arch.h'; var root_path = '../../../../../../../../../..'; var data_path = '../../../../../../../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../../../..'>webkit</a>/<a href='../../../../../../../..'>Source</a>/<a href='../../../../../../..'>ThirdParty</a>/<a href='../../../../../..'>libwebrtc</a>/<a href='../../../../..'>Source</a>/<a href='../../../..'>third_party</a>/<a href='../../..'>yasm</a>/<a href='../..'>modules</a>/<a href='..'>arch</a>/<a href='./'>x86</a>/<a href='x86arch.h.html'>x86arch.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * x86 Architecture header file</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> *  Copyright (C) 2001-2007  Peter Johnson</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND OTHER CONTRIBUTORS ``AS IS''</i></td></tr>
<tr><th id="16">16</th><td><i> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="18">18</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR OTHER CONTRIBUTORS BE</i></td></tr>
<tr><th id="19">19</th><td><i> * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="20">20</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="21">21</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="22">22</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="23">23</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="24">24</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="25">25</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td><u>#<span data-ppcond="27">ifndef</span> <span class="macro" data-ref="_M/YASM_X86ARCH_H">YASM_X86ARCH_H</span></u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/YASM_X86ARCH_H" data-ref="_M/YASM_X86ARCH_H">YASM_X86ARCH_H</dfn></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../libyasm/bitvect.h.html">&lt;libyasm/bitvect.h&gt;</a></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/* Available CPU feature flags */</i></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/CPU_Any" data-ref="_M/CPU_Any">CPU_Any</dfn>     0       /* Any old cpu will do */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/CPU_086" data-ref="_M/CPU_086">CPU_086</dfn>     CPU_Any</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/CPU_186" data-ref="_M/CPU_186">CPU_186</dfn>     1       /* i186 or better required */</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/CPU_286" data-ref="_M/CPU_286">CPU_286</dfn>     2       /* i286 or better required */</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/CPU_386" data-ref="_M/CPU_386">CPU_386</dfn>     3       /* i386 or better required */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/CPU_486" data-ref="_M/CPU_486">CPU_486</dfn>     4       /* i486 or better required */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/CPU_586" data-ref="_M/CPU_586">CPU_586</dfn>     5       /* i585 or better required */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/CPU_686" data-ref="_M/CPU_686">CPU_686</dfn>     6       /* i686 or better required */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/CPU_P3" data-ref="_M/CPU_P3">CPU_P3</dfn>      7       /* Pentium3 or better required */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/CPU_P4" data-ref="_M/CPU_P4">CPU_P4</dfn>      8       /* Pentium4 or better required */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/CPU_IA64" data-ref="_M/CPU_IA64">CPU_IA64</dfn>    9       /* IA-64 or better required */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/CPU_K6" data-ref="_M/CPU_K6">CPU_K6</dfn>      10      /* AMD K6 or better required */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/CPU_Athlon" data-ref="_M/CPU_Athlon">CPU_Athlon</dfn>  11      /* AMD Athlon or better required */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/CPU_Hammer" data-ref="_M/CPU_Hammer">CPU_Hammer</dfn>  12      /* AMD Sledgehammer or better required */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/CPU_FPU" data-ref="_M/CPU_FPU">CPU_FPU</dfn>     13      /* FPU support required */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/CPU_MMX" data-ref="_M/CPU_MMX">CPU_MMX</dfn>     14      /* MMX support required */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/CPU_SSE" data-ref="_M/CPU_SSE">CPU_SSE</dfn>     15      /* Streaming SIMD extensions required */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/CPU_SSE2" data-ref="_M/CPU_SSE2">CPU_SSE2</dfn>    16      /* Streaming SIMD extensions 2 required */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/CPU_SSE3" data-ref="_M/CPU_SSE3">CPU_SSE3</dfn>    17      /* Streaming SIMD extensions 3 required */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/CPU_3DNow" data-ref="_M/CPU_3DNow">CPU_3DNow</dfn>   18      /* 3DNow! support required */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/CPU_Cyrix" data-ref="_M/CPU_Cyrix">CPU_Cyrix</dfn>   19      /* Cyrix-specific instruction */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/CPU_AMD" data-ref="_M/CPU_AMD">CPU_AMD</dfn>     20      /* AMD-specific inst. (older than K6) */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/CPU_SMM" data-ref="_M/CPU_SMM">CPU_SMM</dfn>     21      /* System Management Mode instruction */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/CPU_Prot" data-ref="_M/CPU_Prot">CPU_Prot</dfn>    22      /* Protected mode only instruction */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/CPU_Undoc" data-ref="_M/CPU_Undoc">CPU_Undoc</dfn>   23      /* Undocumented instruction */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/CPU_Obs" data-ref="_M/CPU_Obs">CPU_Obs</dfn>     24      /* Obsolete instruction */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/CPU_Priv" data-ref="_M/CPU_Priv">CPU_Priv</dfn>    25      /* Priveleged instruction */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/CPU_SVM" data-ref="_M/CPU_SVM">CPU_SVM</dfn>     26      /* Secure Virtual Machine instruction */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/CPU_PadLock" data-ref="_M/CPU_PadLock">CPU_PadLock</dfn> 27      /* VIA PadLock instruction */</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/CPU_EM64T" data-ref="_M/CPU_EM64T">CPU_EM64T</dfn>   28      /* Intel EM64T or better */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/CPU_SSSE3" data-ref="_M/CPU_SSSE3">CPU_SSSE3</dfn>   29      /* Streaming SIMD extensions 3 required */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/CPU_SSE41" data-ref="_M/CPU_SSE41">CPU_SSE41</dfn>   30      /* Streaming SIMD extensions 4.1 required */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/CPU_SSE42" data-ref="_M/CPU_SSE42">CPU_SSE42</dfn>   31      /* Streaming SIMD extensions 4.2 required */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/CPU_SSE4a" data-ref="_M/CPU_SSE4a">CPU_SSE4a</dfn>   32      /* AMD Streaming SIMD extensions 4a required */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/CPU_XSAVE" data-ref="_M/CPU_XSAVE">CPU_XSAVE</dfn>   33      /* Intel XSAVE instructions */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/CPU_AVX" data-ref="_M/CPU_AVX">CPU_AVX</dfn>     34      /* Intel Advanced Vector Extensions */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/CPU_FMA" data-ref="_M/CPU_FMA">CPU_FMA</dfn>     35      /* Intel Fused-Multiply-Add Extensions */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/CPU_AES" data-ref="_M/CPU_AES">CPU_AES</dfn>     36      /* AES instruction */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/CPU_CLMUL" data-ref="_M/CPU_CLMUL">CPU_CLMUL</dfn>   37      /* PCLMULQDQ instruction */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/CPU_MOVBE" data-ref="_M/CPU_MOVBE">CPU_MOVBE</dfn>   38      /* MOVBE instruction */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/CPU_XOP" data-ref="_M/CPU_XOP">CPU_XOP</dfn>     39      /* AMD XOP extensions */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/CPU_FMA4" data-ref="_M/CPU_FMA4">CPU_FMA4</dfn>    40      /* AMD Fused-Multiply-Add extensions */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/CPU_F16C" data-ref="_M/CPU_F16C">CPU_F16C</dfn>    41      /* Intel float-16 instructions */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/CPU_FSGSBASE" data-ref="_M/CPU_FSGSBASE">CPU_FSGSBASE</dfn> 42     /* Intel FSGSBASE instructions */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/CPU_RDRAND" data-ref="_M/CPU_RDRAND">CPU_RDRAND</dfn>  43      /* Intel RDRAND instruction */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/CPU_XSAVEOPT" data-ref="_M/CPU_XSAVEOPT">CPU_XSAVEOPT</dfn> 44     /* Intel XSAVEOPT instruction */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/CPU_EPTVPID" data-ref="_M/CPU_EPTVPID">CPU_EPTVPID</dfn> 45      /* Intel INVEPT, INVVPID instructions */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/CPU_SMX" data-ref="_M/CPU_SMX">CPU_SMX</dfn>     46      /* Intel SMX instruction (GETSEC) */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/CPU_AVX2" data-ref="_M/CPU_AVX2">CPU_AVX2</dfn>    47      /* Intel AVX2 instructions */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/CPU_BMI1" data-ref="_M/CPU_BMI1">CPU_BMI1</dfn>    48      /* Intel BMI1 instructions */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/CPU_BMI2" data-ref="_M/CPU_BMI2">CPU_BMI2</dfn>    49      /* Intel BMI2 instructions */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/CPU_INVPCID" data-ref="_M/CPU_INVPCID">CPU_INVPCID</dfn> 50      /* Intel INVPCID instruction */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/CPU_LZCNT" data-ref="_M/CPU_LZCNT">CPU_LZCNT</dfn>   51      /* Intel LZCNT instruction */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/CPU_TBM" data-ref="_M/CPU_TBM">CPU_TBM</dfn>     52      /* AMD TBM instruction */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/CPU_TSX" data-ref="_M/CPU_TSX">CPU_TSX</dfn>     53      /* Intel TSX instructions */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/CPU_SHA" data-ref="_M/CPU_SHA">CPU_SHA</dfn>     54      /* Intel SHA instructions */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/CPU_SMAP" data-ref="_M/CPU_SMAP">CPU_SMAP</dfn>    55      /* Intel SMAP instructions */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/CPU_RDSEED" data-ref="_M/CPU_RDSEED">CPU_RDSEED</dfn>  56      /* Intel RDSEED instruction */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/CPU_ADX" data-ref="_M/CPU_ADX">CPU_ADX</dfn>     57      /* Intel ADCX and ADOX instructions */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/CPU_PRFCHW" data-ref="_M/CPU_PRFCHW">CPU_PRFCHW</dfn>  58      /* Intel/AMD PREFETCHW instruction */</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><b>enum</b> <dfn class="type def" id="x86_parser_type" title='x86_parser_type' data-ref="x86_parser_type" data-ref-filename="x86_parser_type">x86_parser_type</dfn> {</td></tr>
<tr><th id="95">95</th><td>    <dfn class="enum" id="X86_PARSER_NASM" title='X86_PARSER_NASM' data-ref="X86_PARSER_NASM" data-ref-filename="X86_PARSER_NASM">X86_PARSER_NASM</dfn> = <var>0</var>,</td></tr>
<tr><th id="96">96</th><td>    <dfn class="enum" id="X86_PARSER_TASM" title='X86_PARSER_TASM' data-ref="X86_PARSER_TASM" data-ref-filename="X86_PARSER_TASM">X86_PARSER_TASM</dfn> = <var>1</var>,</td></tr>
<tr><th id="97">97</th><td>    <dfn class="enum" id="X86_PARSER_GAS" title='X86_PARSER_GAS' data-ref="X86_PARSER_GAS" data-ref-filename="X86_PARSER_GAS">X86_PARSER_GAS</dfn> = <var>2</var></td></tr>
<tr><th id="98">98</th><td>};</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/PARSER" data-ref="_M/PARSER">PARSER</dfn>(arch) (((arch)-&gt;parser == X86_PARSER_GAS &amp;&amp; (arch)-&gt;gas_intel_mode) ? X86_PARSER_NASM : (arch)-&gt;parser)</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="yasm_arch_x86" title='yasm_arch_x86' data-ref="yasm_arch_x86" data-ref-filename="yasm_arch_x86"><a class="type" href="#yasm_arch_x86" title='yasm_arch_x86' data-ref="yasm_arch_x86" data-ref-filename="yasm_arch_x86">yasm_arch_x86</a></dfn> {</td></tr>
<tr><th id="103">103</th><td>    <a class="typedef" href="../../../libyasm/arch.h.html#yasm_arch_base" title='yasm_arch_base' data-type='struct yasm_arch_base' data-ref="yasm_arch_base" data-ref-filename="yasm_arch_base">yasm_arch_base</a> <dfn class="decl field" id="yasm_arch_x86::arch" title='yasm_arch_x86::arch' data-ref="yasm_arch_x86::arch" data-ref-filename="yasm_arch_x86..arch">arch</dfn>;        <i>/* base structure */</i></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>    <i>/* What instructions/features are enabled? */</i></td></tr>
<tr><th id="106">106</th><td>    <em>unsigned</em> <em>int</em> <dfn class="decl field" id="yasm_arch_x86::active_cpu" title='yasm_arch_x86::active_cpu' data-ref="yasm_arch_x86::active_cpu" data-ref-filename="yasm_arch_x86..active_cpu">active_cpu</dfn>;        <i>/* active index into cpu_enables table */</i></td></tr>
<tr><th id="107">107</th><td>    <em>unsigned</em> <em>int</em> <dfn class="decl field" id="yasm_arch_x86::cpu_enables_size" title='yasm_arch_x86::cpu_enables_size' data-ref="yasm_arch_x86::cpu_enables_size" data-ref-filename="yasm_arch_x86..cpu_enables_size">cpu_enables_size</dfn>;  <i>/* size of cpu_enables table */</i></td></tr>
<tr><th id="108">108</th><td>    <a class="typedef" href="../../../libyasm/bitvect.h.html#wordptr" title='wordptr' data-type='N_word *' data-ref="wordptr" data-ref-filename="wordptr">wordptr</a> *<dfn class="decl field" id="yasm_arch_x86::cpu_enables" title='yasm_arch_x86::cpu_enables' data-ref="yasm_arch_x86::cpu_enables" data-ref-filename="yasm_arch_x86..cpu_enables">cpu_enables</dfn>;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>    <em>unsigned</em> <em>int</em> <dfn class="decl field" id="yasm_arch_x86::amd64_machine" title='yasm_arch_x86::amd64_machine' data-ref="yasm_arch_x86::amd64_machine" data-ref-filename="yasm_arch_x86..amd64_machine">amd64_machine</dfn>;</td></tr>
<tr><th id="111">111</th><td>    <b>enum</b> <a class="type" href="#x86_parser_type" title='x86_parser_type' data-ref="x86_parser_type" data-ref-filename="x86_parser_type">x86_parser_type</a> <dfn class="decl field" id="yasm_arch_x86::parser" title='yasm_arch_x86::parser' data-ref="yasm_arch_x86::parser" data-ref-filename="yasm_arch_x86..parser">parser</dfn>;</td></tr>
<tr><th id="112">112</th><td>    <em>unsigned</em> <em>int</em> <dfn class="decl field" id="yasm_arch_x86::mode_bits" title='yasm_arch_x86::mode_bits' data-ref="yasm_arch_x86::mode_bits" data-ref-filename="yasm_arch_x86..mode_bits">mode_bits</dfn>;</td></tr>
<tr><th id="113">113</th><td>    <em>unsigned</em> <em>int</em> <dfn class="decl field" id="yasm_arch_x86::address_size" title='yasm_arch_x86::address_size' data-ref="yasm_arch_x86::address_size" data-ref-filename="yasm_arch_x86..address_size">address_size</dfn>;</td></tr>
<tr><th id="114">114</th><td>    <em>unsigned</em> <em>int</em> <dfn class="decl field" id="yasm_arch_x86::force_strict" title='yasm_arch_x86::force_strict' data-ref="yasm_arch_x86::force_strict" data-ref-filename="yasm_arch_x86..force_strict">force_strict</dfn>;</td></tr>
<tr><th id="115">115</th><td>    <em>unsigned</em> <em>int</em> <dfn class="decl field" id="yasm_arch_x86::default_rel" title='yasm_arch_x86::default_rel' data-ref="yasm_arch_x86::default_rel" data-ref-filename="yasm_arch_x86..default_rel">default_rel</dfn>;</td></tr>
<tr><th id="116">116</th><td>    <em>unsigned</em> <em>int</em> <dfn class="decl field" id="yasm_arch_x86::gas_intel_mode" title='yasm_arch_x86::gas_intel_mode' data-ref="yasm_arch_x86::gas_intel_mode" data-ref-filename="yasm_arch_x86..gas_intel_mode">gas_intel_mode</dfn>;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>    <b>enum</b> {</td></tr>
<tr><th id="119">119</th><td>        <dfn class="enum" id="yasm_arch_x86::X86_NOP_BASIC" title='yasm_arch_x86::X86_NOP_BASIC' data-ref="yasm_arch_x86::X86_NOP_BASIC" data-ref-filename="yasm_arch_x86..X86_NOP_BASIC">X86_NOP_BASIC</dfn> = <var>0</var>,</td></tr>
<tr><th id="120">120</th><td>        <dfn class="enum" id="yasm_arch_x86::X86_NOP_INTEL" title='yasm_arch_x86::X86_NOP_INTEL' data-ref="yasm_arch_x86::X86_NOP_INTEL" data-ref-filename="yasm_arch_x86..X86_NOP_INTEL">X86_NOP_INTEL</dfn> = <var>1</var>,</td></tr>
<tr><th id="121">121</th><td>        <dfn class="enum" id="yasm_arch_x86::X86_NOP_AMD" title='yasm_arch_x86::X86_NOP_AMD' data-ref="yasm_arch_x86::X86_NOP_AMD" data-ref-filename="yasm_arch_x86..X86_NOP_AMD">X86_NOP_AMD</dfn> = <var>2</var></td></tr>
<tr><th id="122">122</th><td>    } <dfn class="decl field" id="yasm_arch_x86::nop" title='yasm_arch_x86::nop' data-ref="yasm_arch_x86::nop" data-ref-filename="yasm_arch_x86..nop">nop</dfn>;</td></tr>
<tr><th id="123">123</th><td>} <dfn class="typedef" id="yasm_arch_x86" title='yasm_arch_x86' data-type='struct yasm_arch_x86' data-ref="yasm_arch_x86" data-ref-filename="yasm_arch_x86">yasm_arch_x86</dfn>;</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i>/* 0-15 (low 4 bits) used for register number, stored in same data area.</i></td></tr>
<tr><th id="126">126</th><td><i> * Note 8-15 are only valid for some registers, and only in 64-bit mode.</i></td></tr>
<tr><th id="127">127</th><td><i> */</i></td></tr>
<tr><th id="128">128</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="129">129</th><td>    <dfn class="enum" id="X86_REG8" title='X86_REG8' data-ref="X86_REG8" data-ref-filename="X86_REG8">X86_REG8</dfn> = <var>0x1</var>&lt;&lt;<var>4</var>,</td></tr>
<tr><th id="130">130</th><td>    <dfn class="enum" id="X86_REG8X" title='X86_REG8X' data-ref="X86_REG8X" data-ref-filename="X86_REG8X">X86_REG8X</dfn> = <var>0x2</var>&lt;&lt;<var>4</var>,     <i>/* 64-bit mode only, REX prefix version of REG8 */</i></td></tr>
<tr><th id="131">131</th><td>    <dfn class="enum" id="X86_REG16" title='X86_REG16' data-ref="X86_REG16" data-ref-filename="X86_REG16">X86_REG16</dfn> = <var>0x3</var>&lt;&lt;<var>4</var>,</td></tr>
<tr><th id="132">132</th><td>    <dfn class="enum" id="X86_REG32" title='X86_REG32' data-ref="X86_REG32" data-ref-filename="X86_REG32">X86_REG32</dfn> = <var>0x4</var>&lt;&lt;<var>4</var>,</td></tr>
<tr><th id="133">133</th><td>    <dfn class="enum" id="X86_REG64" title='X86_REG64' data-ref="X86_REG64" data-ref-filename="X86_REG64">X86_REG64</dfn> = <var>0x5</var>&lt;&lt;<var>4</var>,     <i>/* 64-bit mode only */</i></td></tr>
<tr><th id="134">134</th><td>    <dfn class="enum" id="X86_FPUREG" title='X86_FPUREG' data-ref="X86_FPUREG" data-ref-filename="X86_FPUREG">X86_FPUREG</dfn> = <var>0x6</var>&lt;&lt;<var>4</var>,</td></tr>
<tr><th id="135">135</th><td>    <dfn class="enum" id="X86_MMXREG" title='X86_MMXREG' data-ref="X86_MMXREG" data-ref-filename="X86_MMXREG">X86_MMXREG</dfn> = <var>0x7</var>&lt;&lt;<var>4</var>,</td></tr>
<tr><th id="136">136</th><td>    <dfn class="enum" id="X86_XMMREG" title='X86_XMMREG' data-ref="X86_XMMREG" data-ref-filename="X86_XMMREG">X86_XMMREG</dfn> = <var>0x8</var>&lt;&lt;<var>4</var>,</td></tr>
<tr><th id="137">137</th><td>    <dfn class="enum" id="X86_YMMREG" title='X86_YMMREG' data-ref="X86_YMMREG" data-ref-filename="X86_YMMREG">X86_YMMREG</dfn> = <var>0x9</var>&lt;&lt;<var>4</var>,</td></tr>
<tr><th id="138">138</th><td>    <dfn class="enum" id="X86_CRREG" title='X86_CRREG' data-ref="X86_CRREG" data-ref-filename="X86_CRREG">X86_CRREG</dfn> = <var>0xA</var>&lt;&lt;<var>4</var>,</td></tr>
<tr><th id="139">139</th><td>    <dfn class="enum" id="X86_DRREG" title='X86_DRREG' data-ref="X86_DRREG" data-ref-filename="X86_DRREG">X86_DRREG</dfn> = <var>0xB</var>&lt;&lt;<var>4</var>,</td></tr>
<tr><th id="140">140</th><td>    <dfn class="enum" id="X86_TRREG" title='X86_TRREG' data-ref="X86_TRREG" data-ref-filename="X86_TRREG">X86_TRREG</dfn> = <var>0xC</var>&lt;&lt;<var>4</var>,</td></tr>
<tr><th id="141">141</th><td>    <dfn class="enum" id="X86_RIP" title='X86_RIP' data-ref="X86_RIP" data-ref-filename="X86_RIP">X86_RIP</dfn> = <var>0xD</var>&lt;&lt;<var>4</var>        <i>/* 64-bit mode only, always RIP (regnum ignored) */</i></td></tr>
<tr><th id="142">142</th><td>} <dfn class="typedef" id="x86_expritem_reg_size" title='x86_expritem_reg_size' data-type='enum x86_expritem_reg_size' data-ref="x86_expritem_reg_size" data-ref-filename="x86_expritem_reg_size">x86_expritem_reg_size</dfn>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><i>/* Low 8 bits are used for the prefix value, stored in same data area. */</i></td></tr>
<tr><th id="145">145</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="146">146</th><td>    <dfn class="enum" id="X86_LOCKREP" title='X86_LOCKREP' data-ref="X86_LOCKREP" data-ref-filename="X86_LOCKREP">X86_LOCKREP</dfn> = <var>1</var>&lt;&lt;<var>8</var>,</td></tr>
<tr><th id="147">147</th><td>    <dfn class="enum" id="X86_ADDRSIZE" title='X86_ADDRSIZE' data-ref="X86_ADDRSIZE" data-ref-filename="X86_ADDRSIZE">X86_ADDRSIZE</dfn> = <var>2</var>&lt;&lt;<var>8</var>,</td></tr>
<tr><th id="148">148</th><td>    <dfn class="enum" id="X86_OPERSIZE" title='X86_OPERSIZE' data-ref="X86_OPERSIZE" data-ref-filename="X86_OPERSIZE">X86_OPERSIZE</dfn> = <var>3</var>&lt;&lt;<var>8</var>,</td></tr>
<tr><th id="149">149</th><td>    <dfn class="enum" id="X86_SEGREG" title='X86_SEGREG' data-ref="X86_SEGREG" data-ref-filename="X86_SEGREG">X86_SEGREG</dfn> = <var>4</var>&lt;&lt;<var>8</var>,</td></tr>
<tr><th id="150">150</th><td>    <dfn class="enum" id="X86_REX" title='X86_REX' data-ref="X86_REX" data-ref-filename="X86_REX">X86_REX</dfn> = <var>5</var>&lt;&lt;<var>8</var>,</td></tr>
<tr><th id="151">151</th><td>    <dfn class="enum" id="X86_ACQREL" title='X86_ACQREL' data-ref="X86_ACQREL" data-ref-filename="X86_ACQREL">X86_ACQREL</dfn> = <var>6</var>&lt;&lt;<var>8</var>     <i>/*TSX hint prefixes*/</i></td></tr>
<tr><th id="152">152</th><td>} <dfn class="typedef" id="x86_parse_insn_prefix" title='x86_parse_insn_prefix' data-type='enum x86_parse_insn_prefix' data-ref="x86_parse_insn_prefix" data-ref-filename="x86_parse_insn_prefix">x86_parse_insn_prefix</dfn>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="155">155</th><td>    <dfn class="enum" id="X86_NEAR" title='X86_NEAR' data-ref="X86_NEAR" data-ref-filename="X86_NEAR">X86_NEAR</dfn> = <var>1</var>,</td></tr>
<tr><th id="156">156</th><td>    <dfn class="enum" id="X86_SHORT" title='X86_SHORT' data-ref="X86_SHORT" data-ref-filename="X86_SHORT">X86_SHORT</dfn>,</td></tr>
<tr><th id="157">157</th><td>    <dfn class="enum" id="X86_FAR" title='X86_FAR' data-ref="X86_FAR" data-ref-filename="X86_FAR">X86_FAR</dfn>,</td></tr>
<tr><th id="158">158</th><td>    <dfn class="enum" id="X86_TO" title='X86_TO' data-ref="X86_TO" data-ref-filename="X86_TO">X86_TO</dfn></td></tr>
<tr><th id="159">159</th><td>} <dfn class="typedef" id="x86_parse_targetmod" title='x86_parse_targetmod' data-type='enum x86_parse_targetmod' data-ref="x86_parse_targetmod" data-ref-filename="x86_parse_targetmod">x86_parse_targetmod</dfn>;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="162">162</th><td>    <dfn class="enum" id="JMP_NONE" title='JMP_NONE' data-ref="JMP_NONE" data-ref-filename="JMP_NONE">JMP_NONE</dfn>,</td></tr>
<tr><th id="163">163</th><td>    <dfn class="enum" id="JMP_SHORT" title='JMP_SHORT' data-ref="JMP_SHORT" data-ref-filename="JMP_SHORT">JMP_SHORT</dfn>,</td></tr>
<tr><th id="164">164</th><td>    <dfn class="enum" id="JMP_NEAR" title='JMP_NEAR' data-ref="JMP_NEAR" data-ref-filename="JMP_NEAR">JMP_NEAR</dfn>,</td></tr>
<tr><th id="165">165</th><td>    <dfn class="enum" id="JMP_SHORT_FORCED" title='JMP_SHORT_FORCED' data-ref="JMP_SHORT_FORCED" data-ref-filename="JMP_SHORT_FORCED">JMP_SHORT_FORCED</dfn>,</td></tr>
<tr><th id="166">166</th><td>    <dfn class="enum" id="JMP_NEAR_FORCED" title='JMP_NEAR_FORCED' data-ref="JMP_NEAR_FORCED" data-ref-filename="JMP_NEAR_FORCED">JMP_NEAR_FORCED</dfn></td></tr>
<tr><th id="167">167</th><td>} <dfn class="typedef" id="x86_jmp_opcode_sel" title='x86_jmp_opcode_sel' data-type='enum x86_jmp_opcode_sel' data-ref="x86_jmp_opcode_sel" data-ref-filename="x86_jmp_opcode_sel">x86_jmp_opcode_sel</dfn>;</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="170">170</th><td>    <dfn class="enum" id="X86_REX_W" title='X86_REX_W' data-ref="X86_REX_W" data-ref-filename="X86_REX_W">X86_REX_W</dfn> = <var>3</var>,</td></tr>
<tr><th id="171">171</th><td>    <dfn class="enum" id="X86_REX_R" title='X86_REX_R' data-ref="X86_REX_R" data-ref-filename="X86_REX_R">X86_REX_R</dfn> = <var>2</var>,</td></tr>
<tr><th id="172">172</th><td>    <dfn class="enum" id="X86_REX_X" title='X86_REX_X' data-ref="X86_REX_X" data-ref-filename="X86_REX_X">X86_REX_X</dfn> = <var>1</var>,</td></tr>
<tr><th id="173">173</th><td>    <dfn class="enum" id="X86_REX_B" title='X86_REX_B' data-ref="X86_REX_B" data-ref-filename="X86_REX_B">X86_REX_B</dfn> = <var>0</var></td></tr>
<tr><th id="174">174</th><td>} <dfn class="typedef" id="x86_rex_bit_pos" title='x86_rex_bit_pos' data-type='enum x86_rex_bit_pos' data-ref="x86_rex_bit_pos" data-ref-filename="x86_rex_bit_pos">x86_rex_bit_pos</dfn>;</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><i>/* Sets REX (4th bit) and 3 LS bits from register size/number.  Returns 1 if</i></td></tr>
<tr><th id="177">177</th><td><i> * impossible to fit reg into REX, otherwise returns 0.  Input parameter rexbit</i></td></tr>
<tr><th id="178">178</th><td><i> * indicates bit of REX to use if REX is needed.  Will not modify REX if not</i></td></tr>
<tr><th id="179">179</th><td><i> * in 64-bit mode or if it wasn't needed to express reg.</i></td></tr>
<tr><th id="180">180</th><td><i> */</i></td></tr>
<tr><th id="181">181</th><td><em>int</em> <dfn class="decl fn" id="yasm_x86__set_rex_from_reg" title='yasm_x86__set_rex_from_reg' data-ref="yasm_x86__set_rex_from_reg" data-ref-filename="yasm_x86__set_rex_from_reg">yasm_x86__set_rex_from_reg</dfn>(<em>unsigned</em> <em>char</em> *<dfn class="local col1 decl" id="1rex" title='rex' data-type='unsigned char *' data-ref="1rex" data-ref-filename="1rex">rex</dfn>, <em>unsigned</em> <em>char</em> *<dfn class="local col2 decl" id="2low3" title='low3' data-type='unsigned char *' data-ref="2low3" data-ref-filename="2low3">low3</dfn>,</td></tr>
<tr><th id="182">182</th><td>                               <span class='typedef' title='uintptr_t' data-type='unsigned long' data-ref="uintptr_t" data-ref-filename="uintptr_t">uintptr_t</span> <dfn class="local col3 decl" id="3reg" title='reg' data-type='uintptr_t' data-ref="3reg" data-ref-filename="3reg">reg</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col4 decl" id="4bits" title='bits' data-type='unsigned int' data-ref="4bits" data-ref-filename="4bits">bits</dfn>,</td></tr>
<tr><th id="183">183</th><td>                               <a class="typedef" href="#x86_rex_bit_pos" title='x86_rex_bit_pos' data-type='enum x86_rex_bit_pos' data-ref="x86_rex_bit_pos" data-ref-filename="x86_rex_bit_pos">x86_rex_bit_pos</a> <dfn class="local col5 decl" id="5rexbit" title='rexbit' data-type='x86_rex_bit_pos' data-ref="5rexbit" data-ref-filename="5rexbit">rexbit</dfn>);</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><i>/* Effective address type */</i></td></tr>
<tr><th id="186">186</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="x86_effaddr" title='x86_effaddr' data-ref="x86_effaddr" data-ref-filename="x86_effaddr"><a class="type" href="#x86_effaddr" title='x86_effaddr' data-ref="x86_effaddr" data-ref-filename="x86_effaddr">x86_effaddr</a></dfn> {</td></tr>
<tr><th id="187">187</th><td>    <a class="typedef" href="../../../libyasm/coretype.h.html#yasm_effaddr" title='yasm_effaddr' data-type='struct yasm_effaddr' data-ref="yasm_effaddr" data-ref-filename="yasm_effaddr">yasm_effaddr</a> <dfn class="decl field" id="x86_effaddr::ea" title='x86_effaddr::ea' data-ref="x86_effaddr::ea" data-ref-filename="x86_effaddr..ea">ea</dfn>;            <i>/* base structure */</i></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>    <i>/* VSIB uses the normal SIB byte, but this flag enables it. */</i></td></tr>
<tr><th id="190">190</th><td>    <em>unsigned</em> <em>char</em> <dfn class="decl field" id="x86_effaddr::vsib_mode" title='x86_effaddr::vsib_mode' data-ref="x86_effaddr::vsib_mode" data-ref-filename="x86_effaddr..vsib_mode">vsib_mode</dfn>;    <i>/* 0 if not, 1 if XMM, 2 if YMM */</i></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>    <i>/* How the spare (register) bits in Mod/RM are handled:</i></td></tr>
<tr><th id="193">193</th><td><i>     * Even if valid_modrm=0, the spare bits are still valid (don't overwrite!)</i></td></tr>
<tr><th id="194">194</th><td><i>     * They're set in bytecode_create_insn().</i></td></tr>
<tr><th id="195">195</th><td><i>     */</i></td></tr>
<tr><th id="196">196</th><td>    <em>unsigned</em> <em>char</em> <dfn class="decl field" id="x86_effaddr::modrm" title='x86_effaddr::modrm' data-ref="x86_effaddr::modrm" data-ref-filename="x86_effaddr..modrm">modrm</dfn>;</td></tr>
<tr><th id="197">197</th><td>    <em>unsigned</em> <em>char</em> <dfn class="decl field" id="x86_effaddr::valid_modrm" title='x86_effaddr::valid_modrm' data-ref="x86_effaddr::valid_modrm" data-ref-filename="x86_effaddr..valid_modrm">valid_modrm</dfn>;  <i>/* 1 if Mod/RM byte currently valid, 0 if not */</i></td></tr>
<tr><th id="198">198</th><td>    <em>unsigned</em> <em>char</em> <dfn class="decl field" id="x86_effaddr::need_modrm" title='x86_effaddr::need_modrm' data-ref="x86_effaddr::need_modrm" data-ref-filename="x86_effaddr..need_modrm">need_modrm</dfn>;   <i>/* 1 if Mod/RM byte needed, 0 if not */</i></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>    <em>unsigned</em> <em>char</em> <dfn class="decl field" id="x86_effaddr::sib" title='x86_effaddr::sib' data-ref="x86_effaddr::sib" data-ref-filename="x86_effaddr..sib">sib</dfn>;</td></tr>
<tr><th id="201">201</th><td>    <em>unsigned</em> <em>char</em> <dfn class="decl field" id="x86_effaddr::valid_sib" title='x86_effaddr::valid_sib' data-ref="x86_effaddr::valid_sib" data-ref-filename="x86_effaddr..valid_sib">valid_sib</dfn>;    <i>/* 1 if SIB byte currently valid, 0 if not */</i></td></tr>
<tr><th id="202">202</th><td>    <em>unsigned</em> <em>char</em> <dfn class="decl field" id="x86_effaddr::need_sib" title='x86_effaddr::need_sib' data-ref="x86_effaddr::need_sib" data-ref-filename="x86_effaddr..need_sib">need_sib</dfn>;     <i>/* 1 if SIB byte needed, 0 if not,</i></td></tr>
<tr><th id="203">203</th><td><i>                                   0xff if unknown */</i></td></tr>
<tr><th id="204">204</th><td>} <dfn class="typedef" id="x86_effaddr" title='x86_effaddr' data-type='struct x86_effaddr' data-ref="x86_effaddr" data-ref-filename="x86_effaddr">x86_effaddr</dfn>;</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><em>void</em> <dfn class="decl fn" id="yasm_x86__ea_init" title='yasm_x86__ea_init' data-ref="yasm_x86__ea_init" data-ref-filename="yasm_x86__ea_init">yasm_x86__ea_init</dfn>(<a class="typedef" href="#x86_effaddr" title='x86_effaddr' data-type='struct x86_effaddr' data-ref="x86_effaddr" data-ref-filename="x86_effaddr">x86_effaddr</a> *<dfn class="local col6 decl" id="6x86_ea" title='x86_ea' data-type='x86_effaddr *' data-ref="6x86_ea" data-ref-filename="6x86_ea">x86_ea</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="7spare" title='spare' data-type='unsigned int' data-ref="7spare" data-ref-filename="7spare">spare</dfn>,</td></tr>
<tr><th id="207">207</th><td>                       <a class="typedef" href="../../../libyasm/coretype.h.html#yasm_bytecode" title='yasm_bytecode' data-type='struct yasm_bytecode' data-ref="yasm_bytecode" data-ref-filename="yasm_bytecode">yasm_bytecode</a> *<dfn class="local col8 decl" id="8precbc" title='precbc' data-type='yasm_bytecode *' data-ref="8precbc" data-ref-filename="8precbc">precbc</dfn>);</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><em>void</em> <dfn class="decl fn" id="yasm_x86__ea_set_disponly" title='yasm_x86__ea_set_disponly' data-ref="yasm_x86__ea_set_disponly" data-ref-filename="yasm_x86__ea_set_disponly">yasm_x86__ea_set_disponly</dfn>(<a class="typedef" href="#x86_effaddr" title='x86_effaddr' data-type='struct x86_effaddr' data-ref="x86_effaddr" data-ref-filename="x86_effaddr">x86_effaddr</a> *<dfn class="local col9 decl" id="9x86_ea" title='x86_ea' data-type='x86_effaddr *' data-ref="9x86_ea" data-ref-filename="9x86_ea">x86_ea</dfn>);</td></tr>
<tr><th id="210">210</th><td><a class="typedef" href="#x86_effaddr" title='x86_effaddr' data-type='struct x86_effaddr' data-ref="x86_effaddr" data-ref-filename="x86_effaddr">x86_effaddr</a> *<dfn class="decl fn" id="yasm_x86__ea_create_reg" title='yasm_x86__ea_create_reg' data-ref="yasm_x86__ea_create_reg" data-ref-filename="yasm_x86__ea_create_reg">yasm_x86__ea_create_reg</dfn>(<a class="typedef" href="#x86_effaddr" title='x86_effaddr' data-type='struct x86_effaddr' data-ref="x86_effaddr" data-ref-filename="x86_effaddr">x86_effaddr</a> *<dfn class="local col0 decl" id="10x86_ea" title='x86_ea' data-type='x86_effaddr *' data-ref="10x86_ea" data-ref-filename="10x86_ea">x86_ea</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col1 decl" id="11reg" title='reg' data-type='unsigned long' data-ref="11reg" data-ref-filename="11reg">reg</dfn>,</td></tr>
<tr><th id="211">211</th><td>                                     <em>unsigned</em> <em>char</em> *<dfn class="local col2 decl" id="12rex" title='rex' data-type='unsigned char *' data-ref="12rex" data-ref-filename="12rex">rex</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="13bits" title='bits' data-type='unsigned int' data-ref="13bits" data-ref-filename="13bits">bits</dfn>);</td></tr>
<tr><th id="212">212</th><td><a class="typedef" href="#x86_effaddr" title='x86_effaddr' data-type='struct x86_effaddr' data-ref="x86_effaddr" data-ref-filename="x86_effaddr">x86_effaddr</a> *<dfn class="decl fn" id="yasm_x86__ea_create_imm" title='yasm_x86__ea_create_imm' data-ref="yasm_x86__ea_create_imm" data-ref-filename="yasm_x86__ea_create_imm">yasm_x86__ea_create_imm</dfn></td></tr>
<tr><th id="213">213</th><td>    (<a class="typedef" href="#x86_effaddr" title='x86_effaddr' data-type='struct x86_effaddr' data-ref="x86_effaddr" data-ref-filename="x86_effaddr">x86_effaddr</a> *<dfn class="local col4 decl" id="14x86_ea" title='x86_ea' data-type='x86_effaddr *' data-ref="14x86_ea" data-ref-filename="14x86_ea">x86_ea</dfn>, <i>/*@keep@*/</i> <a class="typedef" href="../../../libyasm/coretype.h.html#yasm_expr" title='yasm_expr' data-type='struct yasm_expr' data-ref="yasm_expr" data-ref-filename="yasm_expr">yasm_expr</a> *<dfn class="local col5 decl" id="15imm" title='imm' data-type='yasm_expr *' data-ref="15imm" data-ref-filename="15imm">imm</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="16im_len" title='im_len' data-type='unsigned int' data-ref="16im_len" data-ref-filename="16im_len">im_len</dfn>);</td></tr>
<tr><th id="214">214</th><td><a class="typedef" href="../../../libyasm/coretype.h.html#yasm_effaddr" title='yasm_effaddr' data-type='struct yasm_effaddr' data-ref="yasm_effaddr" data-ref-filename="yasm_effaddr">yasm_effaddr</a> *<dfn class="decl fn" id="yasm_x86__ea_create_expr" title='yasm_x86__ea_create_expr' data-ref="yasm_x86__ea_create_expr" data-ref-filename="yasm_x86__ea_create_expr">yasm_x86__ea_create_expr</dfn>(<a class="typedef" href="../../../libyasm/coretype.h.html#yasm_arch" title='yasm_arch' data-type='struct yasm_arch' data-ref="yasm_arch" data-ref-filename="yasm_arch">yasm_arch</a> *<dfn class="local col7 decl" id="17arch" title='arch' data-type='yasm_arch *' data-ref="17arch" data-ref-filename="17arch">arch</dfn>,</td></tr>
<tr><th id="215">215</th><td>                                       <i>/*@keep@*/</i> <a class="typedef" href="../../../libyasm/coretype.h.html#yasm_expr" title='yasm_expr' data-type='struct yasm_expr' data-ref="yasm_expr" data-ref-filename="yasm_expr">yasm_expr</a> *<dfn class="local col8 decl" id="18e" title='e' data-type='yasm_expr *' data-ref="18e" data-ref-filename="18e">e</dfn>);</td></tr>
<tr><th id="216">216</th><td><em>void</em> <dfn class="decl fn" id="yasm_x86__ea_destroy" title='yasm_x86__ea_destroy' data-ref="yasm_x86__ea_destroy" data-ref-filename="yasm_x86__ea_destroy">yasm_x86__ea_destroy</dfn>(<a class="typedef" href="../../../libyasm/coretype.h.html#yasm_effaddr" title='yasm_effaddr' data-type='struct yasm_effaddr' data-ref="yasm_effaddr" data-ref-filename="yasm_effaddr">yasm_effaddr</a> *<dfn class="local col9 decl" id="19ea" title='ea' data-type='yasm_effaddr *' data-ref="19ea" data-ref-filename="19ea">ea</dfn>);</td></tr>
<tr><th id="217">217</th><td><em>void</em> <dfn class="decl fn" id="yasm_x86__ea_print" title='yasm_x86__ea_print' data-ref="yasm_x86__ea_print" data-ref-filename="yasm_x86__ea_print">yasm_x86__ea_print</dfn>(<em>const</em> <a class="typedef" href="../../../libyasm/coretype.h.html#yasm_effaddr" title='yasm_effaddr' data-type='struct yasm_effaddr' data-ref="yasm_effaddr" data-ref-filename="yasm_effaddr">yasm_effaddr</a> *<dfn class="local col0 decl" id="20ea" title='ea' data-type='const yasm_effaddr *' data-ref="20ea" data-ref-filename="20ea">ea</dfn>, <span class='typedef' title='FILE' data-type='struct __sFILE' data-ref="FILE" data-ref-filename="FILE">FILE</span> *<dfn class="local col1 decl" id="21f" title='f' data-type='FILE *' data-ref="21f" data-ref-filename="21f">f</dfn>, <em>int</em> <dfn class="local col2 decl" id="22indent_level" title='indent_level' data-type='int' data-ref="22indent_level" data-ref-filename="22indent_level">indent_level</dfn>);</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><em>void</em> <dfn class="decl fn" id="yasm_x86__bc_insn_opersize_override" title='yasm_x86__bc_insn_opersize_override' data-ref="yasm_x86__bc_insn_opersize_override" data-ref-filename="yasm_x86__bc_insn_opersize_override">yasm_x86__bc_insn_opersize_override</dfn>(<a class="typedef" href="../../../libyasm/coretype.h.html#yasm_bytecode" title='yasm_bytecode' data-type='struct yasm_bytecode' data-ref="yasm_bytecode" data-ref-filename="yasm_bytecode">yasm_bytecode</a> *<dfn class="local col3 decl" id="23bc" title='bc' data-type='yasm_bytecode *' data-ref="23bc" data-ref-filename="23bc">bc</dfn>,</td></tr>
<tr><th id="220">220</th><td>                                         <em>unsigned</em> <em>int</em> <dfn class="local col4 decl" id="24opersize" title='opersize' data-type='unsigned int' data-ref="24opersize" data-ref-filename="24opersize">opersize</dfn>);</td></tr>
<tr><th id="221">221</th><td><em>void</em> <dfn class="decl fn" id="yasm_x86__bc_insn_addrsize_override" title='yasm_x86__bc_insn_addrsize_override' data-ref="yasm_x86__bc_insn_addrsize_override" data-ref-filename="yasm_x86__bc_insn_addrsize_override">yasm_x86__bc_insn_addrsize_override</dfn>(<a class="typedef" href="../../../libyasm/coretype.h.html#yasm_bytecode" title='yasm_bytecode' data-type='struct yasm_bytecode' data-ref="yasm_bytecode" data-ref-filename="yasm_bytecode">yasm_bytecode</a> *<dfn class="local col5 decl" id="25bc" title='bc' data-type='yasm_bytecode *' data-ref="25bc" data-ref-filename="25bc">bc</dfn>,</td></tr>
<tr><th id="222">222</th><td>                                         <em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="26addrsize" title='addrsize' data-type='unsigned int' data-ref="26addrsize" data-ref-filename="26addrsize">addrsize</dfn>);</td></tr>
<tr><th id="223">223</th><td><em>void</em> <dfn class="decl fn" id="yasm_x86__bc_insn_set_lockrep_prefix" title='yasm_x86__bc_insn_set_lockrep_prefix' data-ref="yasm_x86__bc_insn_set_lockrep_prefix" data-ref-filename="yasm_x86__bc_insn_set_lockrep_prefix">yasm_x86__bc_insn_set_lockrep_prefix</dfn>(<a class="typedef" href="../../../libyasm/coretype.h.html#yasm_bytecode" title='yasm_bytecode' data-type='struct yasm_bytecode' data-ref="yasm_bytecode" data-ref-filename="yasm_bytecode">yasm_bytecode</a> *<dfn class="local col7 decl" id="27bc" title='bc' data-type='yasm_bytecode *' data-ref="27bc" data-ref-filename="27bc">bc</dfn>,</td></tr>
<tr><th id="224">224</th><td>                                          <em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="28prefix" title='prefix' data-type='unsigned int' data-ref="28prefix" data-ref-filename="28prefix">prefix</dfn>);</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><i>/* Bytecode types */</i></td></tr>
<tr><th id="227">227</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="x86_common" title='x86_common' data-ref="x86_common" data-ref-filename="x86_common"><a class="type" href="#x86_common" title='x86_common' data-ref="x86_common" data-ref-filename="x86_common">x86_common</a></dfn> {</td></tr>
<tr><th id="228">228</th><td>    <em>unsigned</em> <em>char</em> <dfn class="decl field" id="x86_common::addrsize" title='x86_common::addrsize' data-ref="x86_common::addrsize" data-ref-filename="x86_common..addrsize">addrsize</dfn>;         <i>/* 0 or =mode_bits =&gt; no override */</i></td></tr>
<tr><th id="229">229</th><td>    <em>unsigned</em> <em>char</em> <dfn class="decl field" id="x86_common::opersize" title='x86_common::opersize' data-ref="x86_common::opersize" data-ref-filename="x86_common..opersize">opersize</dfn>;         <i>/* 0 or =mode_bits =&gt; no override */</i></td></tr>
<tr><th id="230">230</th><td>    <em>unsigned</em> <em>char</em> <dfn class="decl field" id="x86_common::lockrep_pre" title='x86_common::lockrep_pre' data-ref="x86_common::lockrep_pre" data-ref-filename="x86_common..lockrep_pre">lockrep_pre</dfn>;      <i>/* 0 indicates no prefix */</i></td></tr>
<tr><th id="231">231</th><td>    <em>unsigned</em> <em>char</em> <dfn class="decl field" id="x86_common::acqrel_pre" title='x86_common::acqrel_pre' data-ref="x86_common::acqrel_pre" data-ref-filename="x86_common..acqrel_pre">acqrel_pre</dfn>;      <i>/* 0 indicates no prefix. We need this because</i></td></tr>
<tr><th id="232">232</th><td><i>                                   xqcuire/xrelease might require F0 prefix */</i></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>    <em>unsigned</em> <em>char</em> <dfn class="decl field" id="x86_common::mode_bits" title='x86_common::mode_bits' data-ref="x86_common::mode_bits" data-ref-filename="x86_common..mode_bits">mode_bits</dfn>;</td></tr>
<tr><th id="235">235</th><td>} <dfn class="typedef" id="x86_common" title='x86_common' data-type='struct x86_common' data-ref="x86_common" data-ref-filename="x86_common">x86_common</dfn>;</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="x86_opcode" title='x86_opcode' data-ref="x86_opcode" data-ref-filename="x86_opcode"><a class="type" href="#x86_opcode" title='x86_opcode' data-ref="x86_opcode" data-ref-filename="x86_opcode">x86_opcode</a></dfn> {</td></tr>
<tr><th id="238">238</th><td>    <em>unsigned</em> <em>char</em> <dfn class="decl field" id="x86_opcode::opcode" title='x86_opcode::opcode' data-ref="x86_opcode::opcode" data-ref-filename="x86_opcode..opcode">opcode</dfn>[<var>3</var>];        <i>/* opcode */</i></td></tr>
<tr><th id="239">239</th><td>    <em>unsigned</em> <em>char</em> <dfn class="decl field" id="x86_opcode::len" title='x86_opcode::len' data-ref="x86_opcode::len" data-ref-filename="x86_opcode..len">len</dfn>;</td></tr>
<tr><th id="240">240</th><td>} <dfn class="typedef" id="x86_opcode" title='x86_opcode' data-type='struct x86_opcode' data-ref="x86_opcode" data-ref-filename="x86_opcode">x86_opcode</dfn>;</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="x86_insn" title='x86_insn' data-ref="x86_insn" data-ref-filename="x86_insn"><a class="type" href="#x86_insn" title='x86_insn' data-ref="x86_insn" data-ref-filename="x86_insn">x86_insn</a></dfn> {</td></tr>
<tr><th id="243">243</th><td>    <a class="typedef" href="#x86_common" title='x86_common' data-type='struct x86_common' data-ref="x86_common" data-ref-filename="x86_common">x86_common</a> <dfn class="decl field" id="x86_insn::common" title='x86_insn::common' data-ref="x86_insn::common" data-ref-filename="x86_insn..common">common</dfn>;              <i>/* common x86 information */</i></td></tr>
<tr><th id="244">244</th><td>    <a class="typedef" href="#x86_opcode" title='x86_opcode' data-type='struct x86_opcode' data-ref="x86_opcode" data-ref-filename="x86_opcode">x86_opcode</a> <dfn class="decl field" id="x86_insn::opcode" title='x86_insn::opcode' data-ref="x86_insn::opcode" data-ref-filename="x86_insn..opcode">opcode</dfn>;</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>    <i>/*@null@*/</i> <a class="typedef" href="#x86_effaddr" title='x86_effaddr' data-type='struct x86_effaddr' data-ref="x86_effaddr" data-ref-filename="x86_effaddr">x86_effaddr</a> *<dfn class="decl field" id="x86_insn::x86_ea" title='x86_insn::x86_ea' data-ref="x86_insn::x86_ea" data-ref-filename="x86_insn..x86_ea">x86_ea</dfn>; <i>/* effective address */</i></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>    <i>/*@null@*/</i> <a class="typedef" href="../../../libyasm/coretype.h.html#yasm_value" title='yasm_value' data-type='struct yasm_value' data-ref="yasm_value" data-ref-filename="yasm_value">yasm_value</a> *<dfn class="decl field" id="x86_insn::imm" title='x86_insn::imm' data-ref="x86_insn::imm" data-ref-filename="x86_insn..imm">imm</dfn>;     <i>/* immediate or relative value */</i></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>    <em>unsigned</em> <em>char</em> <dfn class="decl field" id="x86_insn::def_opersize_64" title='x86_insn::def_opersize_64' data-ref="x86_insn::def_opersize_64" data-ref-filename="x86_insn..def_opersize_64">def_opersize_64</dfn>;  <i>/* default operand size in 64-bit mode */</i></td></tr>
<tr><th id="251">251</th><td>    <em>unsigned</em> <em>char</em> <dfn class="decl field" id="x86_insn::special_prefix" title='x86_insn::special_prefix' data-ref="x86_insn::special_prefix" data-ref-filename="x86_insn..special_prefix">special_prefix</dfn>;   <i>/* "special" prefix (0=none) */</i></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>    <em>unsigned</em> <em>char</em> <dfn class="decl field" id="x86_insn::rex" title='x86_insn::rex' data-ref="x86_insn::rex" data-ref-filename="x86_insn..rex">rex</dfn>;          <i>/* REX AMD64 extension, 0 if none,</i></td></tr>
<tr><th id="254">254</th><td><i>                                   0xff if not allowed (high 8 bit reg used) */</i></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>    <i>/* Postponed (from parsing to later binding) action options. */</i></td></tr>
<tr><th id="257">257</th><td>    <b>enum</b> {</td></tr>
<tr><th id="258">258</th><td>        <i>/* None */</i></td></tr>
<tr><th id="259">259</th><td>        <dfn class="enum" id="x86_insn::X86_POSTOP_NONE" title='x86_insn::X86_POSTOP_NONE' data-ref="x86_insn::X86_POSTOP_NONE" data-ref-filename="x86_insn..X86_POSTOP_NONE">X86_POSTOP_NONE</dfn> = <var>0</var>,</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>        <i>/* Instructions that take a sign-extended imm8 as well as imm values</i></td></tr>
<tr><th id="262">262</th><td><i>         * (eg, the arith instructions and a subset of the imul instructions)</i></td></tr>
<tr><th id="263">263</th><td><i>         * should set this and put the imm8 form as the "normal" opcode (in</i></td></tr>
<tr><th id="264">264</th><td><i>         * the first one or two bytes) and non-imm8 form in the second or</i></td></tr>
<tr><th id="265">265</th><td><i>         * third byte of the opcode.</i></td></tr>
<tr><th id="266">266</th><td><i>         */</i></td></tr>
<tr><th id="267">267</th><td>        <dfn class="enum" id="x86_insn::X86_POSTOP_SIGNEXT_IMM8" title='x86_insn::X86_POSTOP_SIGNEXT_IMM8' data-ref="x86_insn::X86_POSTOP_SIGNEXT_IMM8" data-ref-filename="x86_insn..X86_POSTOP_SIGNEXT_IMM8">X86_POSTOP_SIGNEXT_IMM8</dfn>,</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>        <i>/* Override any attempt at address-size override to 16 bits, and never</i></td></tr>
<tr><th id="270">270</th><td><i>         * generate a prefix.  This is used for the ENTER opcode.</i></td></tr>
<tr><th id="271">271</th><td><i>         */</i></td></tr>
<tr><th id="272">272</th><td>        <dfn class="enum" id="x86_insn::X86_POSTOP_ADDRESS16" title='x86_insn::X86_POSTOP_ADDRESS16' data-ref="x86_insn::X86_POSTOP_ADDRESS16" data-ref-filename="x86_insn..X86_POSTOP_ADDRESS16">X86_POSTOP_ADDRESS16</dfn></td></tr>
<tr><th id="273">273</th><td>    } <dfn class="decl field" id="x86_insn::postop" title='x86_insn::postop' data-ref="x86_insn::postop" data-ref-filename="x86_insn..postop">postop</dfn>;</td></tr>
<tr><th id="274">274</th><td>} <dfn class="typedef" id="x86_insn" title='x86_insn' data-type='struct x86_insn' data-ref="x86_insn" data-ref-filename="x86_insn">x86_insn</dfn>;</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="x86_jmp" title='x86_jmp' data-ref="x86_jmp" data-ref-filename="x86_jmp"><a class="type" href="#x86_jmp" title='x86_jmp' data-ref="x86_jmp" data-ref-filename="x86_jmp">x86_jmp</a></dfn> {</td></tr>
<tr><th id="277">277</th><td>    <a class="typedef" href="#x86_common" title='x86_common' data-type='struct x86_common' data-ref="x86_common" data-ref-filename="x86_common">x86_common</a> <dfn class="decl field" id="x86_jmp::common" title='x86_jmp::common' data-ref="x86_jmp::common" data-ref-filename="x86_jmp..common">common</dfn>;          <i>/* common x86 information */</i></td></tr>
<tr><th id="278">278</th><td>    <a class="typedef" href="#x86_opcode" title='x86_opcode' data-type='struct x86_opcode' data-ref="x86_opcode" data-ref-filename="x86_opcode">x86_opcode</a> <dfn class="decl field" id="x86_jmp::shortop" title='x86_jmp::shortop' data-ref="x86_jmp::shortop" data-ref-filename="x86_jmp..shortop">shortop</dfn>, <dfn class="decl field" id="x86_jmp::nearop" title='x86_jmp::nearop' data-ref="x86_jmp::nearop" data-ref-filename="x86_jmp..nearop">nearop</dfn>;</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>    <a class="typedef" href="../../../libyasm/coretype.h.html#yasm_value" title='yasm_value' data-type='struct yasm_value' data-ref="yasm_value" data-ref-filename="yasm_value">yasm_value</a> <dfn class="decl field" id="x86_jmp::target" title='x86_jmp::target' data-ref="x86_jmp::target" data-ref-filename="x86_jmp..target">target</dfn>;          <i>/* jump target */</i></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>    <i>/* which opcode are we using? */</i></td></tr>
<tr><th id="283">283</th><td>    <i>/* The *FORCED forms are specified in the source as such */</i></td></tr>
<tr><th id="284">284</th><td>    <a class="typedef" href="#x86_jmp_opcode_sel" title='x86_jmp_opcode_sel' data-type='enum x86_jmp_opcode_sel' data-ref="x86_jmp_opcode_sel" data-ref-filename="x86_jmp_opcode_sel">x86_jmp_opcode_sel</a> <dfn class="decl field" id="x86_jmp::op_sel" title='x86_jmp::op_sel' data-ref="x86_jmp::op_sel" data-ref-filename="x86_jmp..op_sel">op_sel</dfn>;</td></tr>
<tr><th id="285">285</th><td>} <dfn class="typedef" id="x86_jmp" title='x86_jmp' data-type='struct x86_jmp' data-ref="x86_jmp" data-ref-filename="x86_jmp">x86_jmp</dfn>;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><i>/* Direct (immediate) FAR jumps ONLY; indirect FAR jumps get turned into</i></td></tr>
<tr><th id="288">288</th><td><i> * x86_insn bytecodes; relative jumps turn into x86_jmp bytecodes.</i></td></tr>
<tr><th id="289">289</th><td><i> * This bytecode is not legal in 64-bit mode.</i></td></tr>
<tr><th id="290">290</th><td><i> */</i></td></tr>
<tr><th id="291">291</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="x86_jmpfar" title='x86_jmpfar' data-ref="x86_jmpfar" data-ref-filename="x86_jmpfar"><a class="type" href="#x86_jmpfar" title='x86_jmpfar' data-ref="x86_jmpfar" data-ref-filename="x86_jmpfar">x86_jmpfar</a></dfn> {</td></tr>
<tr><th id="292">292</th><td>    <a class="typedef" href="#x86_common" title='x86_common' data-type='struct x86_common' data-ref="x86_common" data-ref-filename="x86_common">x86_common</a> <dfn class="decl field" id="x86_jmpfar::common" title='x86_jmpfar::common' data-ref="x86_jmpfar::common" data-ref-filename="x86_jmpfar..common">common</dfn>;          <i>/* common x86 information */</i></td></tr>
<tr><th id="293">293</th><td>    <a class="typedef" href="#x86_opcode" title='x86_opcode' data-type='struct x86_opcode' data-ref="x86_opcode" data-ref-filename="x86_opcode">x86_opcode</a> <dfn class="decl field" id="x86_jmpfar::opcode" title='x86_jmpfar::opcode' data-ref="x86_jmpfar::opcode" data-ref-filename="x86_jmpfar..opcode">opcode</dfn>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>    <a class="typedef" href="../../../libyasm/coretype.h.html#yasm_value" title='yasm_value' data-type='struct yasm_value' data-ref="yasm_value" data-ref-filename="yasm_value">yasm_value</a> <dfn class="decl field" id="x86_jmpfar::segment" title='x86_jmpfar::segment' data-ref="x86_jmpfar::segment" data-ref-filename="x86_jmpfar..segment">segment</dfn>;         <i>/* target segment */</i></td></tr>
<tr><th id="296">296</th><td>    <a class="typedef" href="../../../libyasm/coretype.h.html#yasm_value" title='yasm_value' data-type='struct yasm_value' data-ref="yasm_value" data-ref-filename="yasm_value">yasm_value</a> <dfn class="decl field" id="x86_jmpfar::offset" title='x86_jmpfar::offset' data-ref="x86_jmpfar::offset" data-ref-filename="x86_jmpfar..offset">offset</dfn>;          <i>/* target offset */</i></td></tr>
<tr><th id="297">297</th><td>} <dfn class="typedef" id="x86_jmpfar" title='x86_jmpfar' data-type='struct x86_jmpfar' data-ref="x86_jmpfar" data-ref-filename="x86_jmpfar">x86_jmpfar</dfn>;</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><em>void</em> <dfn class="decl fn" id="yasm_x86__bc_transform_insn" title='yasm_x86__bc_transform_insn' data-ref="yasm_x86__bc_transform_insn" data-ref-filename="yasm_x86__bc_transform_insn">yasm_x86__bc_transform_insn</dfn>(<a class="typedef" href="../../../libyasm/coretype.h.html#yasm_bytecode" title='yasm_bytecode' data-type='struct yasm_bytecode' data-ref="yasm_bytecode" data-ref-filename="yasm_bytecode">yasm_bytecode</a> *<dfn class="local col9 decl" id="29bc" title='bc' data-type='yasm_bytecode *' data-ref="29bc" data-ref-filename="29bc">bc</dfn>, <a class="typedef" href="#x86_insn" title='x86_insn' data-type='struct x86_insn' data-ref="x86_insn" data-ref-filename="x86_insn">x86_insn</a> *<dfn class="local col0 decl" id="30insn" title='insn' data-type='x86_insn *' data-ref="30insn" data-ref-filename="30insn">insn</dfn>);</td></tr>
<tr><th id="300">300</th><td><em>void</em> <dfn class="decl fn" id="yasm_x86__bc_transform_jmp" title='yasm_x86__bc_transform_jmp' data-ref="yasm_x86__bc_transform_jmp" data-ref-filename="yasm_x86__bc_transform_jmp">yasm_x86__bc_transform_jmp</dfn>(<a class="typedef" href="../../../libyasm/coretype.h.html#yasm_bytecode" title='yasm_bytecode' data-type='struct yasm_bytecode' data-ref="yasm_bytecode" data-ref-filename="yasm_bytecode">yasm_bytecode</a> *<dfn class="local col1 decl" id="31bc" title='bc' data-type='yasm_bytecode *' data-ref="31bc" data-ref-filename="31bc">bc</dfn>, <a class="typedef" href="#x86_jmp" title='x86_jmp' data-type='struct x86_jmp' data-ref="x86_jmp" data-ref-filename="x86_jmp">x86_jmp</a> *<dfn class="local col2 decl" id="32jmp" title='jmp' data-type='x86_jmp *' data-ref="32jmp" data-ref-filename="32jmp">jmp</dfn>);</td></tr>
<tr><th id="301">301</th><td><em>void</em> <dfn class="decl fn" id="yasm_x86__bc_transform_jmpfar" title='yasm_x86__bc_transform_jmpfar' data-ref="yasm_x86__bc_transform_jmpfar" data-ref-filename="yasm_x86__bc_transform_jmpfar">yasm_x86__bc_transform_jmpfar</dfn>(<a class="typedef" href="../../../libyasm/coretype.h.html#yasm_bytecode" title='yasm_bytecode' data-type='struct yasm_bytecode' data-ref="yasm_bytecode" data-ref-filename="yasm_bytecode">yasm_bytecode</a> *<dfn class="local col3 decl" id="33bc" title='bc' data-type='yasm_bytecode *' data-ref="33bc" data-ref-filename="33bc">bc</dfn>, <a class="typedef" href="#x86_jmpfar" title='x86_jmpfar' data-type='struct x86_jmpfar' data-ref="x86_jmpfar" data-ref-filename="x86_jmpfar">x86_jmpfar</a> *<dfn class="local col4 decl" id="34jmpfar" title='jmpfar' data-type='x86_jmpfar *' data-ref="34jmpfar" data-ref-filename="34jmpfar">jmpfar</dfn>);</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><em>void</em> <dfn class="decl fn" id="yasm_x86__bc_apply_prefixes" title='yasm_x86__bc_apply_prefixes' data-ref="yasm_x86__bc_apply_prefixes" data-ref-filename="yasm_x86__bc_apply_prefixes">yasm_x86__bc_apply_prefixes</dfn></td></tr>
<tr><th id="304">304</th><td>    (<a class="typedef" href="#x86_common" title='x86_common' data-type='struct x86_common' data-ref="x86_common" data-ref-filename="x86_common">x86_common</a> *<dfn class="local col5 decl" id="35common" title='common' data-type='x86_common *' data-ref="35common" data-ref-filename="35common">common</dfn>, <em>unsigned</em> <em>char</em> *<dfn class="local col6 decl" id="36rex" title='rex' data-type='unsigned char *' data-ref="36rex" data-ref-filename="36rex">rex</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col7 decl" id="37def_opersize_64" title='def_opersize_64' data-type='unsigned int' data-ref="37def_opersize_64" data-ref-filename="37def_opersize_64">def_opersize_64</dfn>,</td></tr>
<tr><th id="305">305</th><td>     <em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="38num_prefixes" title='num_prefixes' data-type='unsigned int' data-ref="38num_prefixes" data-ref-filename="38num_prefixes">num_prefixes</dfn>, <span class='typedef' title='uintptr_t' data-type='unsigned long' data-ref="uintptr_t" data-ref-filename="uintptr_t">uintptr_t</span> *<dfn class="local col9 decl" id="39prefixes" title='prefixes' data-type='uintptr_t *' data-ref="39prefixes" data-ref-filename="39prefixes">prefixes</dfn>);</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><i>/* Check an effective address.  Returns 0 if EA was successfully determined,</i></td></tr>
<tr><th id="308">308</th><td><i> * 1 if invalid EA, or 2 if indeterminate EA.</i></td></tr>
<tr><th id="309">309</th><td><i> */</i></td></tr>
<tr><th id="310">310</th><td><em>int</em> <dfn class="decl fn" id="yasm_x86__expr_checkea" title='yasm_x86__expr_checkea' data-ref="yasm_x86__expr_checkea" data-ref-filename="yasm_x86__expr_checkea">yasm_x86__expr_checkea</dfn></td></tr>
<tr><th id="311">311</th><td>    (<a class="typedef" href="#x86_effaddr" title='x86_effaddr' data-type='struct x86_effaddr' data-ref="x86_effaddr" data-ref-filename="x86_effaddr">x86_effaddr</a> *<dfn class="local col0 decl" id="40x86_ea" title='x86_ea' data-type='x86_effaddr *' data-ref="40x86_ea" data-ref-filename="40x86_ea">x86_ea</dfn>, <em>unsigned</em> <em>char</em> *<dfn class="local col1 decl" id="41addrsize" title='addrsize' data-type='unsigned char *' data-ref="41addrsize" data-ref-filename="41addrsize">addrsize</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="42bits" title='bits' data-type='unsigned int' data-ref="42bits" data-ref-filename="42bits">bits</dfn>,</td></tr>
<tr><th id="312">312</th><td>     <em>int</em> <dfn class="local col3 decl" id="43address16_op" title='address16_op' data-type='int' data-ref="43address16_op" data-ref-filename="43address16_op">address16_op</dfn>, <em>unsigned</em> <em>char</em> *<dfn class="local col4 decl" id="44rex" title='rex' data-type='unsigned char *' data-ref="44rex" data-ref-filename="44rex">rex</dfn>, <a class="typedef" href="../../../libyasm/coretype.h.html#yasm_bytecode" title='yasm_bytecode' data-type='struct yasm_bytecode' data-ref="yasm_bytecode" data-ref-filename="yasm_bytecode">yasm_bytecode</a> *<dfn class="local col5 decl" id="45bc" title='bc' data-type='yasm_bytecode *' data-ref="45bc" data-ref-filename="45bc">bc</dfn>);</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><em>void</em> <dfn class="decl fn" id="yasm_x86__parse_cpu" title='yasm_x86__parse_cpu' data-ref="yasm_x86__parse_cpu" data-ref-filename="yasm_x86__parse_cpu">yasm_x86__parse_cpu</dfn>(<a class="typedef" href="#yasm_arch_x86" title='yasm_arch_x86' data-type='struct yasm_arch_x86' data-ref="yasm_arch_x86" data-ref-filename="yasm_arch_x86">yasm_arch_x86</a> *<dfn class="local col6 decl" id="46arch_x86" title='arch_x86' data-type='yasm_arch_x86 *' data-ref="46arch_x86" data-ref-filename="46arch_x86">arch_x86</dfn>, <em>const</em> <em>char</em> *<dfn class="local col7 decl" id="47cpuid" title='cpuid' data-type='const char *' data-ref="47cpuid" data-ref-filename="47cpuid">cpuid</dfn>,</td></tr>
<tr><th id="315">315</th><td>                         <span class='typedef' title='size_t' data-type='__darwin_size_t' data-ref="size_t" data-ref-filename="size_t">size_t</span> <dfn class="local col8 decl" id="48cpuid_len" title='cpuid_len' data-type='size_t' data-ref="48cpuid_len" data-ref-filename="48cpuid_len">cpuid_len</dfn>);</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><a class="typedef" href="../../../libyasm/arch.h.html#yasm_arch_insnprefix" title='yasm_arch_insnprefix' data-type='enum yasm_arch_insnprefix' data-ref="yasm_arch_insnprefix" data-ref-filename="yasm_arch_insnprefix">yasm_arch_insnprefix</a> <dfn class="decl fn" id="yasm_x86__parse_check_insnprefix" title='yasm_x86__parse_check_insnprefix' data-ref="yasm_x86__parse_check_insnprefix" data-ref-filename="yasm_x86__parse_check_insnprefix">yasm_x86__parse_check_insnprefix</dfn></td></tr>
<tr><th id="318">318</th><td>    (<a class="typedef" href="../../../libyasm/coretype.h.html#yasm_arch" title='yasm_arch' data-type='struct yasm_arch' data-ref="yasm_arch" data-ref-filename="yasm_arch">yasm_arch</a> *<dfn class="local col9 decl" id="49arch" title='arch' data-type='yasm_arch *' data-ref="49arch" data-ref-filename="49arch">arch</dfn>, <em>const</em> <em>char</em> *<dfn class="local col0 decl" id="50id" title='id' data-type='const char *' data-ref="50id" data-ref-filename="50id">id</dfn>, <span class='typedef' title='size_t' data-type='__darwin_size_t' data-ref="size_t" data-ref-filename="size_t">size_t</span> <dfn class="local col1 decl" id="51id_len" title='id_len' data-type='size_t' data-ref="51id_len" data-ref-filename="51id_len">id_len</dfn>, <em>unsigned</em> <em>long</em> <dfn class="local col2 decl" id="52line" title='line' data-type='unsigned long' data-ref="52line" data-ref-filename="52line">line</dfn>,</td></tr>
<tr><th id="319">319</th><td>     <i>/*@out@*/</i> <a class="typedef" href="../../../libyasm/coretype.h.html#yasm_bytecode" title='yasm_bytecode' data-type='struct yasm_bytecode' data-ref="yasm_bytecode" data-ref-filename="yasm_bytecode">yasm_bytecode</a> **<dfn class="local col3 decl" id="53bc" title='bc' data-type='yasm_bytecode **' data-ref="53bc" data-ref-filename="53bc">bc</dfn>, <i>/*@out@*/</i> <span class='typedef' title='uintptr_t' data-type='unsigned long' data-ref="uintptr_t" data-ref-filename="uintptr_t">uintptr_t</span> *<dfn class="local col4 decl" id="54prefix" title='prefix' data-type='uintptr_t *' data-ref="54prefix" data-ref-filename="54prefix">prefix</dfn>);</td></tr>
<tr><th id="320">320</th><td><a class="typedef" href="../../../libyasm/arch.h.html#yasm_arch_regtmod" title='yasm_arch_regtmod' data-type='enum yasm_arch_regtmod' data-ref="yasm_arch_regtmod" data-ref-filename="yasm_arch_regtmod">yasm_arch_regtmod</a> <dfn class="decl fn" id="yasm_x86__parse_check_regtmod" title='yasm_x86__parse_check_regtmod' data-ref="yasm_x86__parse_check_regtmod" data-ref-filename="yasm_x86__parse_check_regtmod">yasm_x86__parse_check_regtmod</dfn></td></tr>
<tr><th id="321">321</th><td>    (<a class="typedef" href="../../../libyasm/coretype.h.html#yasm_arch" title='yasm_arch' data-type='struct yasm_arch' data-ref="yasm_arch" data-ref-filename="yasm_arch">yasm_arch</a> *<dfn class="local col5 decl" id="55arch" title='arch' data-type='yasm_arch *' data-ref="55arch" data-ref-filename="55arch">arch</dfn>, <em>const</em> <em>char</em> *<dfn class="local col6 decl" id="56id" title='id' data-type='const char *' data-ref="56id" data-ref-filename="56id">id</dfn>, <span class='typedef' title='size_t' data-type='__darwin_size_t' data-ref="size_t" data-ref-filename="size_t">size_t</span> <dfn class="local col7 decl" id="57id_len" title='id_len' data-type='size_t' data-ref="57id_len" data-ref-filename="57id_len">id_len</dfn>,</td></tr>
<tr><th id="322">322</th><td>     <i>/*@out@*/</i> <span class='typedef' title='uintptr_t' data-type='unsigned long' data-ref="uintptr_t" data-ref-filename="uintptr_t">uintptr_t</span> *<dfn class="local col8 decl" id="58data" title='data' data-type='uintptr_t *' data-ref="58data" data-ref-filename="58data">data</dfn>);</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><em>int</em> <dfn class="decl fn" id="yasm_x86__floatnum_tobytes" title='yasm_x86__floatnum_tobytes' data-ref="yasm_x86__floatnum_tobytes" data-ref-filename="yasm_x86__floatnum_tobytes">yasm_x86__floatnum_tobytes</dfn></td></tr>
<tr><th id="325">325</th><td>    (<a class="typedef" href="../../../libyasm/coretype.h.html#yasm_arch" title='yasm_arch' data-type='struct yasm_arch' data-ref="yasm_arch" data-ref-filename="yasm_arch">yasm_arch</a> *<dfn class="local col9 decl" id="59arch" title='arch' data-type='yasm_arch *' data-ref="59arch" data-ref-filename="59arch">arch</dfn>, <em>const</em> <a class="typedef" href="../../../libyasm/coretype.h.html#yasm_floatnum" title='yasm_floatnum' data-type='struct yasm_floatnum' data-ref="yasm_floatnum" data-ref-filename="yasm_floatnum">yasm_floatnum</a> *<dfn class="local col0 decl" id="60flt" title='flt' data-type='const yasm_floatnum *' data-ref="60flt" data-ref-filename="60flt">flt</dfn>, <em>unsigned</em> <em>char</em> *<dfn class="local col1 decl" id="61buf" title='buf' data-type='unsigned char *' data-ref="61buf" data-ref-filename="61buf">buf</dfn>,</td></tr>
<tr><th id="326">326</th><td>     <span class='typedef' title='size_t' data-type='__darwin_size_t' data-ref="size_t" data-ref-filename="size_t">size_t</span> <dfn class="local col2 decl" id="62destsize" title='destsize' data-type='size_t' data-ref="62destsize" data-ref-filename="62destsize">destsize</dfn>, <span class='typedef' title='size_t' data-type='__darwin_size_t' data-ref="size_t" data-ref-filename="size_t">size_t</span> <dfn class="local col3 decl" id="63valsize" title='valsize' data-type='size_t' data-ref="63valsize" data-ref-filename="63valsize">valsize</dfn>, <span class='typedef' title='size_t' data-type='__darwin_size_t' data-ref="size_t" data-ref-filename="size_t">size_t</span> <dfn class="local col4 decl" id="64shift" title='shift' data-type='size_t' data-ref="64shift" data-ref-filename="64shift">shift</dfn>, <em>int</em> <dfn class="local col5 decl" id="65warn" title='warn' data-type='int' data-ref="65warn" data-ref-filename="65warn">warn</dfn>);</td></tr>
<tr><th id="327">327</th><td><em>int</em> <dfn class="decl fn" id="yasm_x86__intnum_tobytes" title='yasm_x86__intnum_tobytes' data-ref="yasm_x86__intnum_tobytes" data-ref-filename="yasm_x86__intnum_tobytes">yasm_x86__intnum_tobytes</dfn></td></tr>
<tr><th id="328">328</th><td>    (<a class="typedef" href="../../../libyasm/coretype.h.html#yasm_arch" title='yasm_arch' data-type='struct yasm_arch' data-ref="yasm_arch" data-ref-filename="yasm_arch">yasm_arch</a> *<dfn class="local col6 decl" id="66arch" title='arch' data-type='yasm_arch *' data-ref="66arch" data-ref-filename="66arch">arch</dfn>, <em>const</em> <a class="typedef" href="../../../libyasm/coretype.h.html#yasm_intnum" title='yasm_intnum' data-type='struct yasm_intnum' data-ref="yasm_intnum" data-ref-filename="yasm_intnum">yasm_intnum</a> *<dfn class="local col7 decl" id="67intn" title='intn' data-type='const yasm_intnum *' data-ref="67intn" data-ref-filename="67intn">intn</dfn>, <em>unsigned</em> <em>char</em> *<dfn class="local col8 decl" id="68buf" title='buf' data-type='unsigned char *' data-ref="68buf" data-ref-filename="68buf">buf</dfn>,</td></tr>
<tr><th id="329">329</th><td>     <span class='typedef' title='size_t' data-type='__darwin_size_t' data-ref="size_t" data-ref-filename="size_t">size_t</span> <dfn class="local col9 decl" id="69destsize" title='destsize' data-type='size_t' data-ref="69destsize" data-ref-filename="69destsize">destsize</dfn>, <span class='typedef' title='size_t' data-type='__darwin_size_t' data-ref="size_t" data-ref-filename="size_t">size_t</span> <dfn class="local col0 decl" id="70valsize" title='valsize' data-type='size_t' data-ref="70valsize" data-ref-filename="70valsize">valsize</dfn>, <em>int</em> <dfn class="local col1 decl" id="71shift" title='shift' data-type='int' data-ref="71shift" data-ref-filename="71shift">shift</dfn>, <em>const</em> <a class="typedef" href="../../../libyasm/coretype.h.html#yasm_bytecode" title='yasm_bytecode' data-type='struct yasm_bytecode' data-ref="yasm_bytecode" data-ref-filename="yasm_bytecode">yasm_bytecode</a> *<dfn class="local col2 decl" id="72bc" title='bc' data-type='const yasm_bytecode *' data-ref="72bc" data-ref-filename="72bc">bc</dfn>,</td></tr>
<tr><th id="330">330</th><td>     <em>int</em> <dfn class="local col3 decl" id="73warn" title='warn' data-type='int' data-ref="73warn" data-ref-filename="73warn">warn</dfn>);</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><em>unsigned</em> <em>int</em> <a class="decl fn" href="x86arch.c.html#yasm_x86__get_reg_size" title='yasm_x86__get_reg_size' data-ref="yasm_x86__get_reg_size" data-ref-filename="yasm_x86__get_reg_size" id="yasm_x86__get_reg_size">yasm_x86__get_reg_size</a>(<span class='typedef' title='uintptr_t' data-type='unsigned long' data-ref="uintptr_t" data-ref-filename="uintptr_t">uintptr_t</span> <dfn class="local col4 decl" id="74reg" title='reg' data-type='uintptr_t' data-ref="74reg" data-ref-filename="74reg">reg</dfn>);</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><i>/*@only@*/</i> <a class="typedef" href="../../../libyasm/coretype.h.html#yasm_bytecode" title='yasm_bytecode' data-type='struct yasm_bytecode' data-ref="yasm_bytecode" data-ref-filename="yasm_bytecode">yasm_bytecode</a> *<dfn class="decl fn" id="yasm_x86__create_empty_insn" title='yasm_x86__create_empty_insn' data-ref="yasm_x86__create_empty_insn" data-ref-filename="yasm_x86__create_empty_insn">yasm_x86__create_empty_insn</dfn>(<a class="typedef" href="../../../libyasm/coretype.h.html#yasm_arch" title='yasm_arch' data-type='struct yasm_arch' data-ref="yasm_arch" data-ref-filename="yasm_arch">yasm_arch</a> *<dfn class="local col5 decl" id="75arch" title='arch' data-type='yasm_arch *' data-ref="75arch" data-ref-filename="75arch">arch</dfn>,</td></tr>
<tr><th id="335">335</th><td>                                                      <em>unsigned</em> <em>long</em> <dfn class="local col6 decl" id="76line" title='line' data-type='unsigned long' data-ref="76line" data-ref-filename="76line">line</dfn>);</td></tr>
<tr><th id="336">336</th><td><u>#<span data-ppcond="27">endif</span></u></td></tr>
<tr><th id="337">337</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='x86arch.c.html'>webkit/Source/ThirdParty/libwebrtc/Source/third_party/yasm/modules/arch/x86/x86arch.c</a><br/>Generated on <em>2021-Jul-06</em> from project webkit<br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
