<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable
   filter="soc_system.clk OR clock_div_0.clock_neg OR clock_div_0.clock_pos OR pll_0.outclk0"
   showClockDomains="1"
   showResetDomains="0">
  <columns>
   <connections preferredWidth="223" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Memory Interfaces and Controllers,Library/Tri-State Components,Library,Library/Basic Functions,Project,Library/Qsys Interconnect" />
 <window width="1871" height="1173" x="49" y="27" />
 <hdlexample language="VERILOG" />
</preferences>
