# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../VGA_Project.srcs/sources_1/new/bpm_diplay.v" \
"../../../../VGA_Project.srcs/sources_1/new/ecg_vga_top.v" \
"../../../../VGA_Project.srcs/sources_1/new/vga_controller.v" \
"../../../../VGA_Project.srcs/sources_1/new/ecg_vga_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
