#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd733a1d6e0 .scope module, "top_test" "top_test" 2 8;
 .timescale -9 -12;
P_0x7fd733a1d850 .param/l "BIT_WIDTH" 0 2 15, +C4<00000000000000000000000000100000>;
P_0x7fd733a1d890 .param/l "BYTE_SIZE" 0 2 16, +C4<00000000000000000000000000001000>;
P_0x7fd733a1d8d0 .param/l "CYCLE" 0 2 11, +C4<00000000000000000000000000001010>;
P_0x7fd733a1d910 .param/l "DMEM_LATENCY" 0 2 18, +C4<00000000000000000000000000000001>;
P_0x7fd733a1d950 .param/l "DMEM_SIZE" 0 2 20, +C4<00000000011110100001001000000000>;
P_0x7fd733a1d990 .param/l "EXIT_ADDR" 0 2 22, C4<11111111000000000000000000000000>;
P_0x7fd733a1d9d0 .param/l "HALF_CYCLE" 0 2 12, +C4<00000000000000000000000000000101>;
P_0x7fd733a1da10 .param/l "IMEM_LATENCY" 0 2 17, +C4<00000000000000000000000000000001>;
P_0x7fd733a1da50 .param/l "IMEM_SIZE" 0 2 19, +C4<00000000011110100001001000000000>;
P_0x7fd733a1da90 .param/l "SKEW" 0 2 14, +C4<00000000000000000000000000000010>;
P_0x7fd733a1dad0 .param/l "STB" 0 2 13, +C4<00000000000000000000000000001000>;
P_0x7fd733a1db10 .param/l "STDOUT_ADDR" 0 2 21, C4<11110000000000000000000000000000>;
v0x7fd73381fe80_0 .var "ACKD_n", 0 0;
v0x7fd73381ff30_0 .var "ACKI_n", 0 0;
v0x7fd73381ffc0_0 .var/i "CDLL", 31 0;
v0x7fd733820050_0 .var/i "CDSL", 31 0;
v0x7fd7338200f0_0 .var/i "CIL", 31 0;
v0x7fd7338201e0_0 .net "DAD", 31 0, v0x7fd733814650_0;  1 drivers
v0x7fd733820300 .array "DATA_Dmem", 8000000 0, 7 0;
v0x7fd733820390 .array "DATA_Imem", 8000000 0, 7 0;
v0x7fd733820420_0 .net "DDT", 31 0, L_0x7fd733821ea0;  1 drivers
v0x7fd733820530_0 .var "Daddr", 31 0;
v0x7fd7338205c0_0 .var/i "Dmem_data", 31 0;
o0x7fd733b445e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd733820660_0 .net "IACK_n", 0 0, o0x7fd733b445e8;  0 drivers
v0x7fd733820710_0 .net "IAD", 31 0, v0x7fd733816610_0;  1 drivers
v0x7fd7338207a0_0 .var "IDT", 31 0;
v0x7fd733820830_0 .var "Iaddr", 31 0;
v0x7fd7338208c0_0 .net "MREQ", 0 0, v0x7fd73381d500_0;  1 drivers
v0x7fd733820950_0 .var/i "Max_Daddr", 31 0;
v0x7fd733820af0_0 .var "OINT_n", 2 0;
v0x7fd733820bb0_0 .var/i "Reg_data", 31 0;
v0x7fd733820c40_0 .var "Reg_temp", 31 0;
v0x7fd733820cd0_0 .net "SIZE", 1 0, v0x7fd73381dcb0_0;  1 drivers
RS_0x7fd733b43e98 .resolv tri, v0x7fd73381d470_0, L_0x7fd7338214c0;
v0x7fd733820d60_0 .net8 "WRITE", 0 0, RS_0x7fd733b43e98;  2 drivers
v0x7fd733820df0_0 .var "clk", 0 0;
v0x7fd733820f00_0 .var/i "i", 31 0;
v0x7fd733820f90_0 .var "rst", 0 0;
S_0x7fd733a1ded0 .scope task, "dump_task1" "dump_task1" 2 261, 2 261 0, S_0x7fd733a1d6e0;
 .timescale -9 -12;
TD_top_test.dump_task1 ;
    %vpi_func 2 264 "$fopen" 32, "./Dmem_out.dat" {0 0 0};
    %store/vec4 v0x7fd7338205c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd733820f00_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fd733820f00_0;
    %load/vec4 v0x7fd733820950_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7fd733820f00_0;
    %cmpi/s 8000000, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %load/vec4 v0x7fd733820f00_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fd733820300, 4;
    %load/vec4 v0x7fd733820f00_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fd733820300, 4;
    %load/vec4 v0x7fd733820f00_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fd733820300, 4;
    %vpi_call 2 267 "$fwrite", v0x7fd7338205c0_0, "%h :%h %h %h %h\012", v0x7fd733820f00_0, &A<v0x7fd733820300, v0x7fd733820f00_0 >, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {3 0 0};
    %load/vec4 v0x7fd733820f00_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fd733820f00_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 269 "$fclose", v0x7fd7338205c0_0 {0 0 0};
    %vpi_func 2 271 "$fopen" 32, "./Reg_out.dat" {0 0 0};
    %store/vec4 v0x7fd733820bb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd733820f00_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fd733820f00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x7fd733819c20_0;
    %load/vec4 v0x7fd733820f00_0;
    %muli 32, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 32;
    %store/vec4 v0x7fd733820c40_0, 0, 32;
    %vpi_call 2 275 "$fwrite", v0x7fd733820bb0_0, "%d:%h\012", v0x7fd733820f00_0, v0x7fd733820c40_0 {0 0 0};
    %load/vec4 v0x7fd733820f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd733820f00_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %vpi_call 2 277 "$fclose", v0x7fd733820bb0_0 {0 0 0};
    %end;
S_0x7fd733a1e040 .scope task, "fetch_task1" "fetch_task1" 2 142, 2 142 0, S_0x7fd733a1d6e0;
 .timescale -9 -12;
TD_top_test.fetch_task1 ;
    %load/vec4 v0x7fd7338200f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd7338200f0_0, 0, 32;
    %load/vec4 v0x7fd7338200f0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %ix/getv 4, v0x7fd733820830_0;
    %load/vec4a v0x7fd733820390, 4;
    %load/vec4 v0x7fd733820830_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fd733820390, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd733820830_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fd733820390, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd733820830_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fd733820390, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd7338207a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd73381ff30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7338200f0_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fd7338207a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd73381ff30_0, 0, 1;
T_1.5 ;
    %end;
S_0x7fd733a1e200 .scope task, "load_task1" "load_task1" 2 160, 2 160 0, S_0x7fd733a1d6e0;
 .timescale -9 -12;
TD_top_test.load_task1 ;
    %load/vec4 v0x7fd73381f3a0_0;
    %load/vec4 v0x7fd73381f550_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x7fd733820950_0;
    %load/vec4 v0x7fd733820530_0;
    %cmp/u;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v0x7fd733820530_0;
    %store/vec4 v0x7fd733820950_0, 0, 32;
T_2.8 ;
    %load/vec4 v0x7fd73381ffc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd73381ffc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd733820050_0, 0, 32;
    %load/vec4 v0x7fd73381ffc0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x7fd733820cd0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.12, 4;
    %ix/getv 4, v0x7fd733820530_0;
    %load/vec4a v0x7fd733820300, 4;
    %load/vec4 v0x7fd733820530_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fd733820300, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd733820530_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fd733820300, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd733820530_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fd733820300, 4;
    %concat/vec4; draw_concat_vec4
    %force/vec4 v0x7fd733820420_0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x7fd733820cd0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0x7fd733820530_0;
    %load/vec4a v0x7fd733820300, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd733820530_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fd733820300, 4;
    %concat/vec4; draw_concat_vec4
    %force/vec4 v0x7fd733820420_0;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x7fd733820530_0;
    %load/vec4a v0x7fd733820300, 4;
    %concat/vec4; draw_concat_vec4
    %force/vec4 v0x7fd733820420_0;
T_2.15 ;
T_2.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd73381fe80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd73381ffc0_0, 0, 32;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd73381fe80_0, 0, 1;
T_2.11 ;
T_2.6 ;
    %end;
S_0x7fd733a1e3c0 .scope task, "store_task1" "store_task1" 2 201, 2 201 0, S_0x7fd733a1d6e0;
 .timescale -9 -12;
TD_top_test.store_task1 ;
    %load/vec4 v0x7fd73381f3a0_0;
    %load/vec4 v0x7fd73381f550_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %load/vec4 v0x7fd733820530_0;
    %cmpi/e 4278190080, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %vpi_call 2 208 "$display", "\012Exited by program." {0 0 0};
    %fork TD_top_test.dump_task1, S_0x7fd733a1ded0;
    %join;
    %vpi_call 2 210 "$finish" {0 0 0};
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x7fd733820530_0;
    %cmpi/ne 4026531840, 0, 32;
    %jmp/0xz  T_3.20, 4;
    %load/vec4 v0x7fd733820950_0;
    %load/vec4 v0x7fd733820530_0;
    %cmp/u;
    %jmp/0xz  T_3.22, 5;
    %load/vec4 v0x7fd733820530_0;
    %store/vec4 v0x7fd733820950_0, 0, 32;
T_3.22 ;
T_3.20 ;
T_3.19 ;
    %load/vec4 v0x7fd733820050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd733820050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd73381ffc0_0, 0, 32;
    %load/vec4 v0x7fd733820050_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.24, 4;
    %load/vec4 v0x7fd733820cd0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.26, 4;
    %load/vec4 v0x7fd733820420_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0x7fd733820530_0;
    %store/vec4a v0x7fd733820300, 4, 0;
    %load/vec4 v0x7fd733820420_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fd733820530_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fd733820300, 4, 0;
    %load/vec4 v0x7fd733820420_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fd733820530_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fd733820300, 4, 0;
    %load/vec4 v0x7fd733820420_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fd733820530_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fd733820300, 4, 0;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x7fd733820cd0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.28, 4;
    %load/vec4 v0x7fd733820420_0;
    %parti/s 8, 8, 5;
    %ix/getv 4, v0x7fd733820530_0;
    %store/vec4a v0x7fd733820300, 4, 0;
    %load/vec4 v0x7fd733820420_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fd733820530_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fd733820300, 4, 0;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x7fd733820530_0;
    %cmpi/e 4026531840, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %vpi_call 2 241 "$write", "%c", &PV<v0x7fd733820420_0, 0, 8> {0 0 0};
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x7fd733820420_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x7fd733820530_0;
    %store/vec4a v0x7fd733820300, 4, 0;
T_3.31 ;
T_3.29 ;
T_3.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd73381fe80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd733820050_0, 0, 32;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd73381fe80_0, 0, 1;
T_3.25 ;
T_3.16 ;
    %end;
S_0x7fd733a1e580 .scope module, "u_top_1" "top" 2 50, 3 22 0, S_0x7fd733a1d6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ACKD_n";
    .port_info 3 /INPUT 1 "ACKI_n";
    .port_info 4 /INPUT 32 "IDT";
    .port_info 5 /INPUT 3 "OINT_n";
    .port_info 6 /OUTPUT 32 "IAD";
    .port_info 7 /OUTPUT 32 "DAD";
    .port_info 8 /OUTPUT 1 "MREQ";
    .port_info 9 /OUTPUT 1 "WRITE";
    .port_info 10 /OUTPUT 2 "SIZE";
    .port_info 11 /OUTPUT 1 "IACK_n";
    .port_info 12 /INOUT 32 "DDT";
o0x7fd733b44648 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fd7338214c0 .functor BUFZ 1, o0x7fd733b44648, C4<0>, C4<0>, C4<0>;
v0x7fd73381ecd0_0 .net "ACKD_n", 0 0, v0x7fd73381fe80_0;  1 drivers
v0x7fd73381ed60_0 .net "ACKI_n", 0 0, v0x7fd73381ff30_0;  1 drivers
v0x7fd73381edf0_0 .net "DAD", 31 0, v0x7fd733814650_0;  alias, 1 drivers
v0x7fd73381ee80_0 .net "DDT", 31 0, L_0x7fd733821ea0;  alias, 1 drivers
v0x7fd73381ef10_0 .net "IACK_n", 0 0, o0x7fd733b445e8;  alias, 0 drivers
v0x7fd73381efa0_0 .net "IAD", 31 0, v0x7fd733816610_0;  alias, 1 drivers
v0x7fd73381f030_0 .net "IDT", 31 0, v0x7fd7338207a0_0;  1 drivers
v0x7fd73381f100_0 .net "IS_Utype", 0 0, v0x7fd73381cf30_0;  1 drivers
v0x7fd73381f210_0 .net "IS_lui", 0 0, v0x7fd73381d010_0;  1 drivers
v0x7fd73381f3a0_0 .net "MREQ", 0 0, v0x7fd73381d500_0;  alias, 1 drivers
v0x7fd73381f430_0 .net "OINT_n", 2 0, v0x7fd733820af0_0;  1 drivers
v0x7fd73381f4c0_0 .net "SIZE", 1 0, v0x7fd73381dcb0_0;  alias, 1 drivers
v0x7fd73381f550_0 .net8 "WRITE", 0 0, RS_0x7fd733b43e98;  alias, 2 drivers
v0x7fd73381f5e0_0 .net "ZERO", 0 0, L_0x7fd733823de0;  1 drivers
v0x7fd73381f670_0 .net "alu_ctrl", 3 0, v0x7fd73381db20_0;  1 drivers
v0x7fd73381f780_0 .net "alu_src", 0 0, v0x7fd73381d200_0;  1 drivers
v0x7fd73381f890_0 .net "clk", 0 0, v0x7fd733820df0_0;  1 drivers
v0x7fd73381fa20_0 .net "imm_src", 2 0, v0x7fd73381d310_0;  1 drivers
v0x7fd73381fab0_0 .net "mem_write", 0 0, o0x7fd733b44648;  0 drivers
v0x7fd73381fb40_0 .net "pc_src", 0 0, L_0x7fd7338213d0;  1 drivers
v0x7fd73381fbd0_0 .net "reg_write", 0 0, v0x7fd73381d6a0_0;  1 drivers
v0x7fd73381fc60_0 .net "result_src", 1 0, v0x7fd73381d730_0;  1 drivers
v0x7fd73381fd70_0 .net "rst", 0 0, v0x7fd733820f90_0;  1 drivers
S_0x7fd733a1e930 .scope module, "datapath" "ctrl_datapath" 3 68, 4 15 0, S_0x7fd733a1e580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "inst";
    .port_info 3 /INPUT 32 "ReadDDT";
    .port_info 4 /INPUT 1 "pc_src";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 2 "result_src";
    .port_info 7 /INPUT 3 "imm_src";
    .port_info 8 /INPUT 4 "alu_ctrl";
    .port_info 9 /INPUT 1 "reg_write";
    .port_info 10 /INPUT 1 "IS_Utype";
    .port_info 11 /INPUT 1 "IS_lui";
    .port_info 12 /OUTPUT 1 "ZERO";
    .port_info 13 /OUTPUT 32 "pc";
    .port_info 14 /OUTPUT 32 "rd2";
    .port_info 15 /OUTPUT 32 "alu_out";
L_0x7fd7338237b0 .functor NOT 1, v0x7fd73381d6a0_0, C4<0>, C4<0>, C4<0>;
v0x7fd73381b4e0_0 .net "IS_Utype", 0 0, v0x7fd73381cf30_0;  alias, 1 drivers
v0x7fd73381b5a0_0 .net "IS_lui", 0 0, v0x7fd73381d010_0;  alias, 1 drivers
v0x7fd73381b630_0 .net "ReadDDT", 31 0, L_0x7fd733821ea0;  alias, 1 drivers
v0x7fd73381b6e0_0 .net "ZERO", 0 0, L_0x7fd733823de0;  alias, 1 drivers
v0x7fd73381b790_0 .net "alu_ctrl", 3 0, v0x7fd73381db20_0;  alias, 1 drivers
v0x7fd73381b860_0 .net "alu_out", 31 0, v0x7fd733814650_0;  alias, 1 drivers
v0x7fd73381b930_0 .net "alu_src", 0 0, v0x7fd73381d200_0;  alias, 1 drivers
v0x7fd73381b9c0_0 .net "clk", 0 0, v0x7fd733820df0_0;  alias, 1 drivers
v0x7fd73381ba90_0 .net "immExt", 31 0, v0x7fd733814c00_0;  1 drivers
v0x7fd73381bc20_0 .net "imm_src", 2 0, v0x7fd73381d310_0;  alias, 1 drivers
v0x7fd73381bcb0_0 .net "inst", 31 0, v0x7fd7338207a0_0;  alias, 1 drivers
v0x7fd73381bd40_0 .net "pc", 31 0, v0x7fd733816610_0;  alias, 1 drivers
v0x7fd73381be50_0 .net "pc_next", 31 0, L_0x7fd7338219b0;  1 drivers
v0x7fd73381bee0_0 .net "pc_src", 0 0, L_0x7fd7338213d0;  alias, 1 drivers
v0x7fd73381bf70_0 .net "pcplus4", 31 0, L_0x7fd7338215b0;  1 drivers
v0x7fd73381c000_0 .net "pcplusImm", 31 0, L_0x7fd7338217d0;  1 drivers
v0x7fd73381c090_0 .net "rd1", 31 0, L_0x7fd733821c60;  1 drivers
v0x7fd73381c260_0 .net "rd2", 31 0, L_0x7fd733821ea0;  alias, 1 drivers
v0x7fd73381c2f0_0 .net "reg_write", 0 0, v0x7fd73381d6a0_0;  alias, 1 drivers
v0x7fd73381c380_0 .net "result", 31 0, L_0x7fd733824370;  1 drivers
v0x7fd73381c410_0 .net "result_src", 1 0, v0x7fd73381d730_0;  alias, 1 drivers
v0x7fd73381c4c0_0 .net "rst", 0 0, v0x7fd733820f90_0;  alias, 1 drivers
v0x7fd73381c550_0 .net "srcB", 31 0, L_0x7fd733823c00;  1 drivers
v0x7fd73381c5e0_0 .net "u_out", 31 0, v0x7fd73381b390_0;  1 drivers
L_0x7fd733821730 .part v0x7fd7338207a0_0, 7, 25;
L_0x7fd7338238e0 .part v0x7fd7338207a0_0, 15, 5;
L_0x7fd733823a80 .part v0x7fd7338207a0_0, 20, 5;
L_0x7fd733823b20 .part v0x7fd7338207a0_0, 7, 5;
S_0x7fd733a1ecf0 .scope module, "add4" "adder" 4 45, 5 2 0, S_0x7fd733a1e930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x7fd733a1ef00_0 .net "a", 31 0, v0x7fd733816610_0;  alias, 1 drivers
L_0x7fd733b73008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fd733813c20_0 .net "b", 31 0, L_0x7fd733b73008;  1 drivers
v0x7fd733813ce0_0 .net "out", 31 0, L_0x7fd7338215b0;  alias, 1 drivers
L_0x7fd7338215b0 .arith/sum 32, v0x7fd733816610_0, L_0x7fd733b73008;
S_0x7fd733813d90 .scope module, "addimm" "adder" 4 47, 5 2 0, S_0x7fd733a1e930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x7fd733813fc0_0 .net "a", 31 0, v0x7fd733816610_0;  alias, 1 drivers
v0x7fd733814080_0 .net "b", 31 0, v0x7fd733814c00_0;  alias, 1 drivers
v0x7fd733814120_0 .net "out", 31 0, L_0x7fd7338217d0;  alias, 1 drivers
L_0x7fd7338217d0 .arith/sum 32, v0x7fd733816610_0, v0x7fd733814c00_0;
S_0x7fd733814230 .scope module, "alu" "ALU" 4 60, 6 1 0, S_0x7fd733a1e930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /OUTPUT 32 "X";
    .port_info 4 /OUTPUT 1 "ZERO";
v0x7fd7338144e0_0 .net "A", 31 0, L_0x7fd733821c60;  alias, 1 drivers
v0x7fd7338145a0_0 .net "B", 31 0, L_0x7fd733823c00;  alias, 1 drivers
v0x7fd733814650_0 .var "X", 31 0;
v0x7fd733814710_0 .net "ZERO", 0 0, L_0x7fd733823de0;  alias, 1 drivers
L_0x7fd733b735a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd7338147b0_0 .net/2u *"_ivl_0", 31 0, L_0x7fd733b735a8;  1 drivers
v0x7fd7338148a0_0 .net "mode", 3 0, v0x7fd73381db20_0;  alias, 1 drivers
E_0x7fd7338144a0 .event edge, v0x7fd7338148a0_0;
L_0x7fd733823de0 .cmp/eq 32, v0x7fd733814650_0, L_0x7fd733b735a8;
S_0x7fd7338149d0 .scope module, "extend" "extend" 4 46, 7 2 0, S_0x7fd733a1e930;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0x7fd733814c00_0 .var "immext", 31 0;
v0x7fd733814cd0_0 .net "immsrc", 2 0, v0x7fd73381d310_0;  alias, 1 drivers
v0x7fd733814d70_0 .net "instr", 31 7, L_0x7fd733821730;  1 drivers
E_0x7fd7338143f0 .event edge, v0x7fd733814cd0_0;
S_0x7fd733814e80 .scope module, "mux_result" "mux2" 4 65, 8 21 0, S_0x7fd733a1e930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 32 "C";
    .port_info 3 /INPUT 32 "D";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "X";
v0x7fd733815140_0 .net "A", 31 0, v0x7fd733814650_0;  alias, 1 drivers
v0x7fd7338151d0_0 .net "B", 31 0, L_0x7fd733821ea0;  alias, 1 drivers
v0x7fd733815270_0 .net "C", 31 0, L_0x7fd7338215b0;  alias, 1 drivers
v0x7fd733815340_0 .net "D", 31 0, v0x7fd73381b390_0;  alias, 1 drivers
v0x7fd7338153e0_0 .net "X", 31 0, L_0x7fd733824370;  alias, 1 drivers
L_0x7fd733b735f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd7338154d0_0 .net/2u *"_ivl_0", 1 0, L_0x7fd733b735f0;  1 drivers
v0x7fd733815580_0 .net *"_ivl_10", 0 0, L_0x7fd733824020;  1 drivers
v0x7fd733815620_0 .net *"_ivl_12", 31 0, L_0x7fd733824120;  1 drivers
v0x7fd7338156d0_0 .net *"_ivl_14", 31 0, L_0x7fd733824220;  1 drivers
v0x7fd7338157e0_0 .net *"_ivl_2", 0 0, L_0x7fd733823e80;  1 drivers
L_0x7fd733b73638 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fd733815880_0 .net/2u *"_ivl_4", 1 0, L_0x7fd733b73638;  1 drivers
v0x7fd733815930_0 .net *"_ivl_6", 0 0, L_0x7fd733823f20;  1 drivers
L_0x7fd733b73680 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fd7338159d0_0 .net/2u *"_ivl_8", 1 0, L_0x7fd733b73680;  1 drivers
v0x7fd733815a80_0 .net "sel", 1 0, v0x7fd73381d730_0;  alias, 1 drivers
L_0x7fd733823e80 .cmp/eq 2, v0x7fd73381d730_0, L_0x7fd733b735f0;
L_0x7fd733823f20 .cmp/eq 2, v0x7fd73381d730_0, L_0x7fd733b73638;
L_0x7fd733824020 .cmp/eq 2, v0x7fd73381d730_0, L_0x7fd733b73680;
L_0x7fd733824120 .functor MUXZ 32, v0x7fd73381b390_0, L_0x7fd7338215b0, L_0x7fd733824020, C4<>;
L_0x7fd733824220 .functor MUXZ 32, L_0x7fd733824120, L_0x7fd733821ea0, L_0x7fd733823f20, C4<>;
L_0x7fd733824370 .functor MUXZ 32, L_0x7fd733824220, v0x7fd733814650_0, L_0x7fd733823e80, C4<>;
S_0x7fd733815bc0 .scope module, "mux_src" "mux" 4 58, 8 1 0, S_0x7fd733a1e930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "X";
L_0x7fd733b73560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fd7338210c0 .functor XNOR 1, v0x7fd73381d200_0, L_0x7fd733b73560, C4<0>, C4<0>;
v0x7fd733815de0_0 .net "A", 31 0, L_0x7fd733821ea0;  alias, 1 drivers
v0x7fd733815e90_0 .net "B", 31 0, v0x7fd733814c00_0;  alias, 1 drivers
v0x7fd733815f60_0 .net "X", 31 0, L_0x7fd733823c00;  alias, 1 drivers
v0x7fd733815ff0_0 .net/2u *"_ivl_0", 0 0, L_0x7fd733b73560;  1 drivers
v0x7fd733816080_0 .net *"_ivl_2", 0 0, L_0x7fd7338210c0;  1 drivers
v0x7fd733816160_0 .net "sel", 0 0, v0x7fd73381d200_0;  alias, 1 drivers
L_0x7fd733823c00 .functor MUXZ 32, v0x7fd733814c00_0, L_0x7fd733821ea0, L_0x7fd7338210c0, C4<>;
S_0x7fd733816240 .scope module, "pcff" "pc_ff" 4 37, 9 3 0, S_0x7fd733a1e930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
v0x7fd7338164b0_0 .net "clk", 0 0, v0x7fd733820df0_0;  alias, 1 drivers
v0x7fd733816560_0 .net "d", 31 0, L_0x7fd7338219b0;  alias, 1 drivers
v0x7fd733816610_0 .var "q", 31 0;
v0x7fd733816700_0 .net "rst", 0 0, v0x7fd733820f90_0;  alias, 1 drivers
E_0x7fd733816460/0 .event negedge, v0x7fd733816700_0;
E_0x7fd733816460/1 .event posedge, v0x7fd7338164b0_0;
E_0x7fd733816460 .event/or E_0x7fd733816460/0, E_0x7fd733816460/1;
S_0x7fd7338167e0 .scope module, "pcmux" "mux" 4 48, 8 1 0, S_0x7fd733a1e930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "X";
L_0x7fd733b73050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fd73381bdd0 .functor XNOR 1, L_0x7fd7338213d0, L_0x7fd733b73050, C4<0>, C4<0>;
v0x7fd733816a00_0 .net "A", 31 0, L_0x7fd7338215b0;  alias, 1 drivers
v0x7fd733816af0_0 .net "B", 31 0, L_0x7fd7338217d0;  alias, 1 drivers
v0x7fd733816b90_0 .net "X", 31 0, L_0x7fd7338219b0;  alias, 1 drivers
v0x7fd733816c60_0 .net/2u *"_ivl_0", 0 0, L_0x7fd733b73050;  1 drivers
v0x7fd733816cf0_0 .net *"_ivl_2", 0 0, L_0x7fd73381bdd0;  1 drivers
v0x7fd733816dd0_0 .net "sel", 0 0, L_0x7fd7338213d0;  alias, 1 drivers
L_0x7fd7338219b0 .functor MUXZ 32, L_0x7fd7338217d0, L_0x7fd7338215b0, L_0x7fd73381bdd0, C4<>;
S_0x7fd733816eb0 .scope module, "rf" "rf32x32" 4 50, 10 8 0, S_0x7fd733a1e930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr_n";
    .port_info 3 /INPUT 5 "rd1_addr";
    .port_info 4 /INPUT 5 "rd2_addr";
    .port_info 5 /INPUT 5 "wr_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "data1_out";
    .port_info 8 /OUTPUT 32 "data2_out";
P_0x7fd7338170f0 .param/l "bit_width_depth" 0 10 22, +C4<00000000000000000000000000000101>;
P_0x7fd733817130 .param/l "data_width" 0 10 20, +C4<00000000000000000000000000100000>;
P_0x7fd733817170 .param/l "depth" 0 10 21, +C4<00000000000000000000000000100000>;
P_0x7fd7338171b0 .param/l "rst_mode" 0 10 23, +C4<00000000000000000000000000000000>;
L_0x7fd733821b10 .functor NOT 1, v0x7fd733820df0_0, C4<0>, C4<0>, C4<0>;
L_0x7fd733b730e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd73381a2a0_0 .net/2u *"_ivl_10", 31 0, L_0x7fd733b730e0;  1 drivers
v0x7fd73381a360_0 .net *"_ivl_3", 0 0, L_0x7fd733821b80;  1 drivers
L_0x7fd733b73098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd73381a400_0 .net/2u *"_ivl_4", 31 0, L_0x7fd733b73098;  1 drivers
v0x7fd73381a490_0 .net *"_ivl_9", 0 0, L_0x7fd733821dc0;  1 drivers
v0x7fd73381a520_0 .net "clk", 0 0, v0x7fd733820df0_0;  alias, 1 drivers
v0x7fd73381a5f0_0 .net "clk_inv", 0 0, L_0x7fd733821b10;  1 drivers
v0x7fd73381a6a0_0 .net "data1_out", 31 0, L_0x7fd733821c60;  alias, 1 drivers
v0x7fd73381a750_0 .net "data2_out", 31 0, L_0x7fd733821ea0;  alias, 1 drivers
v0x7fd73381a820_0 .net "data_in", 31 0, L_0x7fd733824370;  alias, 1 drivers
v0x7fd73381a930_0 .net "ram_data1_out", 31 0, L_0x7fd733822a60;  1 drivers
v0x7fd73381a9c0_0 .net "ram_data2_out", 31 0, L_0x7fd733823620;  1 drivers
v0x7fd73381aa50_0 .net "rd1_addr", 4 0, L_0x7fd7338238e0;  1 drivers
v0x7fd73381ab00_0 .net "rd2_addr", 4 0, L_0x7fd733823a80;  1 drivers
v0x7fd73381abb0_0 .net "reset", 0 0, v0x7fd733820f90_0;  alias, 1 drivers
v0x7fd73381ac80_0 .net "wr_addr", 4 0, L_0x7fd733823b20;  1 drivers
v0x7fd73381ad10_0 .net "wr_n", 0 0, L_0x7fd7338237b0;  1 drivers
L_0x7fd733821b80 .reduce/or L_0x7fd7338238e0;
L_0x7fd733821c60 .functor MUXZ 32, L_0x7fd733b73098, L_0x7fd733822a60, L_0x7fd733821b80, C4<>;
L_0x7fd733821dc0 .reduce/or L_0x7fd733823a80;
L_0x7fd733821ea0 .functor MUXZ 32, L_0x7fd733b730e0, L_0x7fd733823620, L_0x7fd733821dc0, C4<>;
S_0x7fd7338174c0 .scope module, "u_DW_ram_2r_w_s_dff" "DW_ram_2r_w_s_dff" 10 51, 11 47 0, S_0x7fd733816eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cs_n";
    .port_info 3 /INPUT 1 "wr_n";
    .port_info 4 /INPUT 5 "rd1_addr";
    .port_info 5 /INPUT 5 "rd2_addr";
    .port_info 6 /INPUT 5 "wr_addr";
    .port_info 7 /INPUT 32 "data_in";
    .port_info 8 /OUTPUT 32 "data_rd1_out";
    .port_info 9 /OUTPUT 32 "data_rd2_out";
P_0x7fd733817690 .param/l "data_width" 0 11 50, +C4<00000000000000000000000000100000>;
P_0x7fd7338176d0 .param/l "depth" 0 11 51, +C4<00000000000000000000000000100000>;
P_0x7fd733817710 .param/l "rst_mode" 0 11 52, +C4<00000000000000000000000000000000>;
L_0x7fd733822320 .functor XOR 5, L_0x7fd7338238e0, L_0x7fd7338238e0, C4<00000>, C4<00000>;
L_0x7fd733822ed0 .functor XOR 5, L_0x7fd733823a80, L_0x7fd733823a80, C4<00000>, C4<00000>;
L_0x7fd733823740 .functor BUFZ 1, v0x7fd733820f90_0, C4<0>, C4<0>, C4<0>;
v0x7fd733818150_0 .net *"_ivl_0", 31 0, L_0x7fd733822000;  1 drivers
v0x7fd733818210_0 .net *"_ivl_10", 4 0, L_0x7fd733822320;  1 drivers
L_0x7fd733b731b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fd7338182c0_0 .net/2u *"_ivl_12", 4 0, L_0x7fd733b731b8;  1 drivers
v0x7fd733818380_0 .net *"_ivl_14", 0 0, L_0x7fd733822430;  1 drivers
L_0x7fd733b73200 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fd733818420_0 .net *"_ivl_16", 31 0, L_0x7fd733b73200;  1 drivers
v0x7fd733818510_0 .net *"_ivl_18", 31 0, L_0x7fd733822510;  1 drivers
L_0x7fd733b73248 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd7338185c0_0 .net *"_ivl_21", 26 0, L_0x7fd733b73248;  1 drivers
L_0x7fd733b73290 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7fd733818670_0 .net/2u *"_ivl_22", 31 0, L_0x7fd733b73290;  1 drivers
v0x7fd733818720_0 .net *"_ivl_24", 0 0, L_0x7fd733822700;  1 drivers
L_0x7fd733b732d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd733818830_0 .net/2u *"_ivl_26", 31 0, L_0x7fd733b732d8;  1 drivers
v0x7fd7338188d0_0 .net *"_ivl_29", 31 0, L_0x7fd7338227e0;  1 drivers
L_0x7fd733b73128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd733818980_0 .net *"_ivl_3", 26 0, L_0x7fd733b73128;  1 drivers
v0x7fd733818a30_0 .net *"_ivl_30", 31 0, L_0x7fd733822900;  1 drivers
v0x7fd733818ae0_0 .net *"_ivl_34", 31 0, L_0x7fd733822b90;  1 drivers
L_0x7fd733b73320 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd733818b90_0 .net *"_ivl_37", 26 0, L_0x7fd733b73320;  1 drivers
L_0x7fd733b73368 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7fd733818c40_0 .net/2u *"_ivl_38", 31 0, L_0x7fd733b73368;  1 drivers
L_0x7fd733b73170 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7fd733818cf0_0 .net/2u *"_ivl_4", 31 0, L_0x7fd733b73170;  1 drivers
v0x7fd733818e80_0 .net *"_ivl_41", 31 0, L_0x7fd733822c70;  1 drivers
v0x7fd733818f10_0 .net *"_ivl_44", 4 0, L_0x7fd733822ed0;  1 drivers
L_0x7fd733b733b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fd733818fc0_0 .net/2u *"_ivl_46", 4 0, L_0x7fd733b733b0;  1 drivers
v0x7fd733819070_0 .net *"_ivl_48", 0 0, L_0x7fd733822fc0;  1 drivers
L_0x7fd733b733f8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fd733819110_0 .net *"_ivl_50", 31 0, L_0x7fd733b733f8;  1 drivers
v0x7fd7338191c0_0 .net *"_ivl_52", 31 0, L_0x7fd733823110;  1 drivers
L_0x7fd733b73440 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd733819270_0 .net *"_ivl_55", 26 0, L_0x7fd733b73440;  1 drivers
L_0x7fd733b73488 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7fd733819320_0 .net/2u *"_ivl_56", 31 0, L_0x7fd733b73488;  1 drivers
v0x7fd7338193d0_0 .net *"_ivl_58", 0 0, L_0x7fd7338232f0;  1 drivers
L_0x7fd733b734d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd733819470_0 .net/2u *"_ivl_60", 31 0, L_0x7fd733b734d0;  1 drivers
v0x7fd733819520_0 .net *"_ivl_63", 31 0, L_0x7fd733823410;  1 drivers
v0x7fd7338195d0_0 .net *"_ivl_64", 31 0, L_0x7fd7338234b0;  1 drivers
v0x7fd733819680_0 .net *"_ivl_7", 31 0, L_0x7fd733822120;  1 drivers
v0x7fd733819730_0 .net "a_rst_n", 0 0, L_0x7fd733823740;  1 drivers
v0x7fd7338197d0_0 .net "clk", 0 0, L_0x7fd733821b10;  alias, 1 drivers
L_0x7fd733b73518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fd733819870_0 .net "cs_n", 0 0, L_0x7fd733b73518;  1 drivers
v0x7fd733818d90_0 .net "data_in", 31 0, L_0x7fd733824370;  alias, 1 drivers
v0x7fd733819b00_0 .net "data_rd1_out", 31 0, L_0x7fd733822a60;  alias, 1 drivers
v0x7fd733819b90_0 .net "data_rd2_out", 31 0, L_0x7fd733823620;  alias, 1 drivers
v0x7fd733819c20_0 .var "mem", 1023 0;
v0x7fd733819cb0_0 .net "mem_mux1", 1023 0, L_0x7fd733822240;  1 drivers
v0x7fd733819d40_0 .net "mem_mux2", 1023 0, L_0x7fd733822df0;  1 drivers
v0x7fd733819dd0_0 .var "next_mem", 1023 0;
v0x7fd733819e60_0 .net "rd1_addr", 4 0, L_0x7fd7338238e0;  alias, 1 drivers
v0x7fd733819f10_0 .net "rd2_addr", 4 0, L_0x7fd733823a80;  alias, 1 drivers
v0x7fd733819fc0_0 .net "rst_n", 0 0, v0x7fd733820f90_0;  alias, 1 drivers
v0x7fd73381a070_0 .net "wr_addr", 4 0, L_0x7fd733823b20;  alias, 1 drivers
v0x7fd73381a110_0 .net "wr_n", 0 0, L_0x7fd7338237b0;  alias, 1 drivers
E_0x7fd7338179b0 .event edge, v0x7fd7338197d0_0;
E_0x7fd733817a00/0 .event negedge, v0x7fd733819730_0;
E_0x7fd733817a00/1 .event posedge, v0x7fd7338197d0_0;
E_0x7fd733817a00 .event/or E_0x7fd733817a00/0, E_0x7fd733817a00/1;
L_0x7fd733822000 .concat [ 5 27 0 0], L_0x7fd7338238e0, L_0x7fd733b73128;
L_0x7fd733822120 .arith/mult 32, L_0x7fd733822000, L_0x7fd733b73170;
L_0x7fd733822240 .shift/r 1024, v0x7fd733819c20_0, L_0x7fd733822120;
L_0x7fd733822430 .cmp/nee 5, L_0x7fd733822320, L_0x7fd733b731b8;
L_0x7fd733822510 .concat [ 5 27 0 0], L_0x7fd7338238e0, L_0x7fd733b73248;
L_0x7fd733822700 .cmp/ge 32, L_0x7fd733822510, L_0x7fd733b73290;
L_0x7fd7338227e0 .part L_0x7fd733822240, 0, 32;
L_0x7fd733822900 .functor MUXZ 32, L_0x7fd7338227e0, L_0x7fd733b732d8, L_0x7fd733822700, C4<>;
L_0x7fd733822a60 .functor MUXZ 32, L_0x7fd733822900, L_0x7fd733b73200, L_0x7fd733822430, C4<>;
L_0x7fd733822b90 .concat [ 5 27 0 0], L_0x7fd733823a80, L_0x7fd733b73320;
L_0x7fd733822c70 .arith/mult 32, L_0x7fd733822b90, L_0x7fd733b73368;
L_0x7fd733822df0 .shift/r 1024, v0x7fd733819c20_0, L_0x7fd733822c70;
L_0x7fd733822fc0 .cmp/nee 5, L_0x7fd733822ed0, L_0x7fd733b733b0;
L_0x7fd733823110 .concat [ 5 27 0 0], L_0x7fd733823a80, L_0x7fd733b73440;
L_0x7fd7338232f0 .cmp/ge 32, L_0x7fd733823110, L_0x7fd733b73488;
L_0x7fd733823410 .part L_0x7fd733822df0, 0, 32;
L_0x7fd7338234b0 .functor MUXZ 32, L_0x7fd733823410, L_0x7fd733b734d0, L_0x7fd7338232f0, C4<>;
L_0x7fd733823620 .functor MUXZ 32, L_0x7fd7338234b0, L_0x7fd733b733f8, L_0x7fd733822fc0, C4<>;
S_0x7fd733817a40 .scope begin, "clk_monitor" "clk_monitor" 11 169, 11 169 0, S_0x7fd7338174c0;
 .timescale -9 -12;
S_0x7fd733817c10 .scope begin, "parameter_check" "parameter_check" 11 80, 11 80 0, S_0x7fd7338174c0;
 .timescale -9 -12;
v0x7fd733817de0_0 .var/i "param_err_flg", 31 0;
S_0x7fd733817e70 .scope begin, "registers" "registers" 11 133, 11 133 0, S_0x7fd7338174c0;
 .timescale -9 -12;
v0x7fd733818000_0 .var/i "i", 31 0;
v0x7fd7338180a0_0 .var/i "j", 31 0;
S_0x7fd73381ae80 .scope module, "u_alu" "utype_alu" 4 63, 12 1 0, S_0x7fd733a1e930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "imm20";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 1 "IS_lui";
    .port_info 3 /INPUT 1 "IS_Utype";
    .port_info 4 /OUTPUT 32 "result";
v0x7fd73381b0f0_0 .net "IS_Utype", 0 0, v0x7fd73381cf30_0;  alias, 1 drivers
v0x7fd73381b1a0_0 .net "IS_lui", 0 0, v0x7fd73381d010_0;  alias, 1 drivers
v0x7fd73381b240_0 .net "imm20", 31 0, v0x7fd733814c00_0;  alias, 1 drivers
v0x7fd73381b2f0_0 .net "pc", 31 0, v0x7fd733816610_0;  alias, 1 drivers
v0x7fd73381b390_0 .var "result", 31 0;
E_0x7fd73381b0a0 .event posedge, v0x7fd73381b0f0_0;
S_0x7fd73381c810 .scope module, "dec" "decoder" 3 43, 13 13 0, S_0x7fd733a1e580;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /INPUT 1 "ZERO";
    .port_info 2 /OUTPUT 1 "pc_src";
    .port_info 3 /OUTPUT 2 "result_src";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 4 "alu_ctrl";
    .port_info 6 /OUTPUT 1 "alu_src";
    .port_info 7 /OUTPUT 3 "imm_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "IS_Utype";
    .port_info 10 /OUTPUT 1 "IS_lui";
    .port_info 11 /OUTPUT 2 "byte_size";
    .port_info 12 /OUTPUT 1 "mreq";
L_0x7fd733821280 .functor AND 1, v0x7fd73381d3e0_0, L_0x7fd733823de0, C4<1>, C4<1>;
L_0x7fd7338213d0 .functor OR 1, L_0x7fd733821280, v0x7fd73381d0e0_0, C4<0>, C4<0>;
v0x7fd73381df70_0 .net "IS_Utype", 0 0, v0x7fd73381cf30_0;  alias, 1 drivers
v0x7fd73381e000_0 .net "IS_lui", 0 0, v0x7fd73381d010_0;  alias, 1 drivers
v0x7fd73381e090_0 .net "Jump", 0 0, v0x7fd73381d0e0_0;  1 drivers
v0x7fd73381e140_0 .net "ZERO", 0 0, L_0x7fd733823de0;  alias, 1 drivers
v0x7fd73381e210_0 .net *"_ivl_6", 0 0, L_0x7fd733821280;  1 drivers
v0x7fd73381e2e0_0 .net "alu_ctrl", 3 0, v0x7fd73381db20_0;  alias, 1 drivers
v0x7fd73381e370_0 .net "alu_op", 1 0, v0x7fd73381d170_0;  1 drivers
v0x7fd73381e440_0 .net "alu_src", 0 0, v0x7fd73381d200_0;  alias, 1 drivers
v0x7fd73381e4d0_0 .net "byte_size", 1 0, v0x7fd73381dcb0_0;  alias, 1 drivers
v0x7fd73381e5e0_0 .net "imm_src", 2 0, v0x7fd73381d310_0;  alias, 1 drivers
v0x7fd73381e670_0 .net "inst", 31 0, v0x7fd7338207a0_0;  alias, 1 drivers
v0x7fd73381e700_0 .net "is_branch", 0 0, v0x7fd73381d3e0_0;  1 drivers
v0x7fd73381e790_0 .net8 "mem_write", 0 0, RS_0x7fd733b43e98;  alias, 2 drivers
v0x7fd73381e820_0 .net "mreq", 0 0, v0x7fd73381d500_0;  alias, 1 drivers
v0x7fd73381e8d0_0 .net "pc_src", 0 0, L_0x7fd7338213d0;  alias, 1 drivers
v0x7fd73381e9a0_0 .net "reg_write", 0 0, v0x7fd73381d6a0_0;  alias, 1 drivers
v0x7fd73381ea70_0 .net "result_src", 1 0, v0x7fd73381d730_0;  alias, 1 drivers
L_0x7fd733821020 .part v0x7fd7338207a0_0, 0, 7;
L_0x7fd733821140 .part v0x7fd7338207a0_0, 12, 3;
L_0x7fd7338211e0 .part v0x7fd7338207a0_0, 30, 1;
S_0x7fd73381cb90 .scope module, "asig" "signal_controller" 13 41, 14 13 0, S_0x7fd73381c810;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "Jump";
    .port_info 2 /OUTPUT 2 "result_src";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "imm_src";
    .port_info 6 /OUTPUT 1 "reg_write";
    .port_info 7 /OUTPUT 2 "alu_op";
    .port_info 8 /OUTPUT 1 "mreq";
    .port_info 9 /OUTPUT 1 "is_branch";
    .port_info 10 /OUTPUT 1 "IS_Utype";
    .port_info 11 /OUTPUT 1 "IS_lui";
v0x7fd73381cf30_0 .var "IS_Utype", 0 0;
v0x7fd73381d010_0 .var "IS_lui", 0 0;
v0x7fd73381d0e0_0 .var "Jump", 0 0;
v0x7fd73381d170_0 .var "alu_op", 1 0;
v0x7fd73381d200_0 .var "alu_src", 0 0;
v0x7fd73381d310_0 .var "imm_src", 2 0;
v0x7fd73381d3e0_0 .var "is_branch", 0 0;
v0x7fd73381d470_0 .var "mem_write", 0 0;
v0x7fd73381d500_0 .var "mreq", 0 0;
v0x7fd73381d610_0 .net "opcode", 6 0, L_0x7fd733821020;  1 drivers
v0x7fd73381d6a0_0 .var "reg_write", 0 0;
v0x7fd73381d730_0 .var "result_src", 1 0;
E_0x7fd73381cee0 .event edge, v0x7fd73381d610_0;
S_0x7fd73381d8e0 .scope module, "idec" "inst_decoder" 13 57, 15 1 0, S_0x7fd73381c810;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 4 "alu_ctrl";
    .port_info 4 /OUTPUT 2 "byte_size";
v0x7fd73381db20_0 .var "alu_ctrl", 3 0;
v0x7fd73381dc10_0 .net "alu_op", 1 0, v0x7fd73381d170_0;  alias, 1 drivers
v0x7fd73381dcb0_0 .var "byte_size", 1 0;
v0x7fd73381dd60_0 .net "funct3", 2 0, L_0x7fd733821140;  1 drivers
v0x7fd73381de10_0 .net "funct7b5", 0 0, L_0x7fd7338211e0;  1 drivers
E_0x7fd73381cd90 .event edge, v0x7fd73381d170_0;
    .scope S_0x7fd73381cb90;
T_4 ;
    %wait E_0x7fd73381cee0;
    %load/vec4 v0x7fd73381d610_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d3e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd73381d730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d200_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd73381d310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d500_0, 0;
    %jmp T_4.10;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d3e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd73381d730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381d200_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd73381d310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d0e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd73381d170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381d500_0, 0;
    %jmp T_4.10;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d3e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd73381d730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381d200_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd73381d310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d0e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd73381d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d500_0, 0;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d3e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd73381d730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381d200_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd73381d310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381d6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381d0e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd73381d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d500_0, 0;
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d3e0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fd73381d730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381d470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381d200_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fd73381d310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d0e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd73381d170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381d500_0, 0;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d3e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd73381d730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d200_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7fd73381d310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d0e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd73381d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d500_0, 0;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381d3e0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fd73381d730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d200_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fd73381d310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d0e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd73381d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d500_0, 0;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d3e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd73381d730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d470_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7fd73381d200_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fd73381d310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381d6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381d0e0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fd73381d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d500_0, 0;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d3e0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd73381d730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381d200_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd73381d310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d0e0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fd73381d170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381cf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d500_0, 0;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d3e0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fd73381d730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381d200_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fd73381d310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d0e0_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7fd73381d170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381cf30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd73381d010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd73381d500_0, 0;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fd73381d8e0;
T_5 ;
    %wait E_0x7fd73381cd90;
    %load/vec4 v0x7fd73381dc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x7fd73381db20_0, 0, 4;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x7fd73381dd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd73381db20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd73381dcb0_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd73381db20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fd73381dcb0_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd73381db20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fd73381dcb0_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x7fd73381dd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %jmp T_5.15;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fd73381db20_0, 0;
    %jmp T_5.15;
T_5.10 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7fd73381db20_0, 0;
    %jmp T_5.15;
T_5.11 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fd73381db20_0, 0;
    %jmp T_5.15;
T_5.12 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7fd73381db20_0, 0;
    %jmp T_5.15;
T_5.13 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fd73381db20_0, 0;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fd73381db20_0, 0;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x7fd73381dd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %jmp T_5.24;
T_5.16 ;
    %load/vec4 v0x7fd73381de10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.25, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd73381db20_0, 0;
    %jmp T_5.26;
T_5.25 ;
    %load/vec4 v0x7fd73381de10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.27, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fd73381db20_0, 0;
T_5.27 ;
T_5.26 ;
    %jmp T_5.24;
T_5.17 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fd73381db20_0, 0;
    %jmp T_5.24;
T_5.18 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fd73381db20_0, 0;
    %jmp T_5.24;
T_5.19 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fd73381db20_0, 0;
    %jmp T_5.24;
T_5.20 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fd73381db20_0, 0;
    %jmp T_5.24;
T_5.21 ;
    %load/vec4 v0x7fd73381de10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.29, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fd73381db20_0, 0;
    %jmp T_5.30;
T_5.29 ;
    %load/vec4 v0x7fd73381de10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.31, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fd73381db20_0, 0;
T_5.31 ;
T_5.30 ;
    %jmp T_5.24;
T_5.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fd73381db20_0, 0;
    %jmp T_5.24;
T_5.23 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fd73381db20_0, 0;
    %jmp T_5.24;
T_5.24 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fd733816240;
T_6 ;
    %wait E_0x7fd733816460;
    %load/vec4 v0x7fd733816700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 65536, 0, 32;
    %assign/vec4 v0x7fd733816610_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fd733816560_0;
    %assign/vec4 v0x7fd733816610_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fd7338149d0;
T_7 ;
    %wait E_0x7fd7338143f0;
    %load/vec4 v0x7fd733814cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fd733814c00_0, 0, 32;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x7fd733814d70_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x7fd733814d70_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd733814c00_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x7fd733814d70_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x7fd733814d70_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd733814d70_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd733814d70_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fd733814c00_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x7fd733814d70_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x7fd733814d70_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd733814d70_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd733814c00_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x7fd733814d70_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x7fd733814d70_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd733814d70_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd733814d70_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7fd733814c00_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x7fd733814d70_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7fd733814c00_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fd7338174c0;
T_8 ;
    %fork t_1, S_0x7fd733817c10;
    %jmp t_0;
    .scope S_0x7fd733817c10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd733817de0_0, 0, 32;
    %load/vec4 v0x7fd733817de0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 11 110 "$display", "%m :\012  Simulation aborted due to invalid parameter value(s)" {0 0 0};
    %vpi_call 11 112 "$finish" {0 0 0};
T_8.0 ;
    %end;
    .scope S_0x7fd7338174c0;
t_0 %join;
    %end;
    .thread T_8;
    .scope S_0x7fd7338174c0;
T_9 ;
    %wait E_0x7fd733817a00;
    %fork t_3, S_0x7fd733817e70;
    %jmp t_2;
    .scope S_0x7fd733817e70;
t_3 ;
    %load/vec4 v0x7fd733819c20_0;
    %store/vec4 v0x7fd733819dd0_0, 0, 1024;
    %load/vec4 v0x7fd733819870_0;
    %load/vec4 v0x7fd73381a110_0;
    %or;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_9.0, 6;
    %load/vec4 v0x7fd73381a070_0;
    %load/vec4 v0x7fd73381a070_0;
    %xor;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_9.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fd733819dd0_0, 0, 1024;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fd73381a070_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fd73381a110_0;
    %load/vec4 v0x7fd733819870_0;
    %or;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd733818000_0, 0, 32;
T_9.6 ;
    %load/vec4 v0x7fd733818000_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.7, 5;
    %load/vec4 v0x7fd73381a070_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x7fd733818000_0;
    %add;
    %store/vec4 v0x7fd7338180a0_0, 0, 32;
    %load/vec4 v0x7fd73381a110_0;
    %load/vec4 v0x7fd733819870_0;
    %or;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_9.8, 8;
    %load/vec4 v0x7fd733818d90_0;
    %load/vec4 v0x7fd733818000_0;
    %part/s 1;
    %pushi/vec4 0, 0, 1;
    %or;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %load/vec4 v0x7fd733819c20_0;
    %load/vec4 v0x7fd7338180a0_0;
    %part/s 1;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %ix/getv/s 4, v0x7fd7338180a0_0;
    %store/vec4 v0x7fd733819dd0_0, 4, 1;
    %load/vec4 v0x7fd733818000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd733818000_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %load/vec4 v0x7fd733819fc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.10, 6;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0x7fd733819c20_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x7fd733819fc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x7fd733819dd0_0;
    %assign/vec4 v0x7fd733819c20_0, 0;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7fd733819c20_0, 0;
T_9.13 ;
T_9.11 ;
    %end;
    .scope S_0x7fd7338174c0;
t_2 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fd7338174c0;
T_10 ;
    %wait E_0x7fd7338179b0;
    %fork t_5, S_0x7fd733817a40;
    %jmp t_4;
    .scope S_0x7fd733817a40;
t_5 ;
    %load/vec4 v0x7fd7338197d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x7fd7338197d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %pushi/vec4 0, 0, 64;
    %vpi_func 11 170 "$time" 64 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 11 171 "$display", "WARNING: %m :\012  at time = %t, detected unknown value, %b, on clk input.", $time, v0x7fd7338197d0_0 {0 0 0};
T_10.0 ;
    %end;
    .scope S_0x7fd7338174c0;
t_4 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fd733814230;
T_11 ;
    %wait E_0x7fd7338144a0;
    %load/vec4 v0x7fd7338148a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %jmp T_11.13;
T_11.0 ;
    %load/vec4 v0x7fd7338144e0_0;
    %load/vec4 v0x7fd7338145a0_0;
    %add;
    %store/vec4 v0x7fd733814650_0, 0, 32;
    %jmp T_11.13;
T_11.1 ;
    %load/vec4 v0x7fd7338144e0_0;
    %load/vec4 v0x7fd7338145a0_0;
    %sub;
    %store/vec4 v0x7fd733814650_0, 0, 32;
    %jmp T_11.13;
T_11.2 ;
    %load/vec4 v0x7fd7338144e0_0;
    %load/vec4 v0x7fd7338145a0_0;
    %and;
    %store/vec4 v0x7fd733814650_0, 0, 32;
    %jmp T_11.13;
T_11.3 ;
    %load/vec4 v0x7fd7338144e0_0;
    %load/vec4 v0x7fd7338145a0_0;
    %or;
    %store/vec4 v0x7fd733814650_0, 0, 32;
    %jmp T_11.13;
T_11.4 ;
    %load/vec4 v0x7fd7338144e0_0;
    %load/vec4 v0x7fd7338145a0_0;
    %xor;
    %store/vec4 v0x7fd733814650_0, 0, 32;
    %jmp T_11.13;
T_11.5 ;
    %load/vec4 v0x7fd7338144e0_0;
    %ix/getv 4, v0x7fd7338145a0_0;
    %shiftl 4;
    %store/vec4 v0x7fd733814650_0, 0, 32;
    %jmp T_11.13;
T_11.6 ;
    %load/vec4 v0x7fd7338144e0_0;
    %ix/getv 4, v0x7fd7338145a0_0;
    %shiftr 4;
    %store/vec4 v0x7fd733814650_0, 0, 32;
    %jmp T_11.13;
T_11.7 ;
    %load/vec4 v0x7fd7338144e0_0;
    %load/vec4 v0x7fd7338145a0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fd733814650_0, 0, 32;
    %jmp T_11.13;
T_11.8 ;
    %load/vec4 v0x7fd7338144e0_0;
    %load/vec4 v0x7fd7338145a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %inv;
    %store/vec4 v0x7fd733814650_0, 0, 32;
    %jmp T_11.13;
T_11.9 ;
    %load/vec4 v0x7fd7338145a0_0;
    %load/vec4 v0x7fd7338144e0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %inv;
    %store/vec4 v0x7fd733814650_0, 0, 32;
    %jmp T_11.13;
T_11.10 ;
    %load/vec4 v0x7fd7338144e0_0;
    %load/vec4 v0x7fd7338145a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %inv;
    %store/vec4 v0x7fd733814650_0, 0, 32;
    %jmp T_11.13;
T_11.11 ;
    %load/vec4 v0x7fd7338144e0_0;
    %load/vec4 v0x7fd7338145a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %inv;
    %store/vec4 v0x7fd733814650_0, 0, 32;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x7fd7338145a0_0;
    %load/vec4 v0x7fd7338144e0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %inv;
    %store/vec4 v0x7fd733814650_0, 0, 32;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fd73381ae80;
T_12 ;
    %wait E_0x7fd73381b0a0;
    %load/vec4 v0x7fd73381b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fd73381b1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7fd73381b240_0;
    %store/vec4 v0x7fd73381b390_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7fd73381b240_0;
    %load/vec4 v0x7fd73381b2f0_0;
    %add;
    %store/vec4 v0x7fd73381b390_0, 0, 32;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fd73381b390_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fd733a1d6e0;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd733820df0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd733820df0_0, 0, 1;
    %delay 5000, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fd733a1d6e0;
T_14 ;
    %vpi_call 2 76 "$readmemh", "./Dmem.dat", v0x7fd733820300 {0 0 0};
    %vpi_call 2 77 "$readmemh", "./Imem.dat", v0x7fd733820390 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd733820950_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fd733820af0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd73381ff30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd73381fe80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd7338200f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd73381ffc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd733820050_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd733820f90_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd733820f90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd733820f90_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7fd733a1d6e0;
T_15 ;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd733820f00_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x7fd733820f00_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz T_15.1, 5;
    %load/vec4 v0x7fd73381efa0_0;
    %store/vec4 v0x7fd733820830_0, 0, 32;
    %fork TD_top_test.fetch_task1, S_0x7fd733a1e040;
    %join;
    %load/vec4 v0x7fd73381edf0_0;
    %store/vec4 v0x7fd733820530_0, 0, 32;
    %fork TD_top_test.load_task1, S_0x7fd733a1e200;
    %join;
    %fork TD_top_test.store_task1, S_0x7fd733a1e3c0;
    %join;
    %delay 10000, 0;
    %release/net v0x7fd733820420_0, 0, 32;
    %load/vec4 v0x7fd733820f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd733820f00_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %vpi_call 2 122 "$display", "\012Reach IN_TOTAL." {0 0 0};
    %fork TD_top_test.dump_task1, S_0x7fd733a1ded0;
    %join;
    %vpi_call 2 126 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7fd733a1d6e0;
T_16 ;
    %vpi_call 2 132 "$monitor", $stime, " PC=%h", v0x7fd733820710_0 {0 0 0};
    %vpi_call 2 135 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 136 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd733a1e580 {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "test/utf_top_test.v";
    "data_path/top.v";
    "data_path/ctrl_datapath.v";
    "ALU/adder.v";
    "ALU/ALU.v";
    "ALU/extend.v";
    "other/mux.v";
    "data_path/pc_ff.v";
    "modules/rf32x32.v";
    "modules/DW_ram_2r_w_s_dff.v";
    "ALU/utype_alu.v";
    "decoder/decoder.v";
    "decoder/signal_controller.v";
    "decoder/inst_decoder.v";
