{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699426004820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699426004820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  8 08:46:43 2023 " "Processing started: Wed Nov  8 08:46:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699426004820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699426004820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_32bit -c ALU_32bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_32bit -c ALU_32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699426004821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699426005187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699426005187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_32bit " "Found entity 1: ALU_32bit" {  } { { "ALU_32bit.v" "" { Text "D:/Embedded_Systems_and_Computer_Programming/Hardware/Quartus Prime/WorkSpace/MIPS_Processor/ALU_32bit.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699426011497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699426011497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_32bit " "Elaborating entity \"ALU_32bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699426011520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU_32bit.v(57) " "Verilog HDL assignment warning at ALU_32bit.v(57): truncated value with size 32 to match size of target (1)" {  } { { "ALU_32bit.v" "" { Text "D:/Embedded_Systems_and_Computer_Programming/Hardware/Quartus Prime/WorkSpace/MIPS_Processor/ALU_32bit.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699426011521 "|ALU_32bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU_32bit.v(66) " "Verilog HDL assignment warning at ALU_32bit.v(66): truncated value with size 32 to match size of target (1)" {  } { { "ALU_32bit.v" "" { Text "D:/Embedded_Systems_and_Computer_Programming/Hardware/Quartus Prime/WorkSpace/MIPS_Processor/ALU_32bit.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699426011522 "|ALU_32bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU_32bit.v(74) " "Verilog HDL assignment warning at ALU_32bit.v(74): truncated value with size 32 to match size of target (1)" {  } { { "ALU_32bit.v" "" { Text "D:/Embedded_Systems_and_Computer_Programming/Hardware/Quartus Prime/WorkSpace/MIPS_Processor/ALU_32bit.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699426011522 "|ALU_32bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU_32bit.v(82) " "Verilog HDL assignment warning at ALU_32bit.v(82): truncated value with size 32 to match size of target (1)" {  } { { "ALU_32bit.v" "" { Text "D:/Embedded_Systems_and_Computer_Programming/Hardware/Quartus Prime/WorkSpace/MIPS_Processor/ALU_32bit.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699426011522 "|ALU_32bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU_32bit.v(90) " "Verilog HDL assignment warning at ALU_32bit.v(90): truncated value with size 32 to match size of target (1)" {  } { { "ALU_32bit.v" "" { Text "D:/Embedded_Systems_and_Computer_Programming/Hardware/Quartus Prime/WorkSpace/MIPS_Processor/ALU_32bit.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699426011522 "|ALU_32bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU_32bit.v(98) " "Verilog HDL assignment warning at ALU_32bit.v(98): truncated value with size 32 to match size of target (1)" {  } { { "ALU_32bit.v" "" { Text "D:/Embedded_Systems_and_Computer_Programming/Hardware/Quartus Prime/WorkSpace/MIPS_Processor/ALU_32bit.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699426011522 "|ALU_32bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU_32bit.v(106) " "Verilog HDL assignment warning at ALU_32bit.v(106): truncated value with size 32 to match size of target (1)" {  } { { "ALU_32bit.v" "" { Text "D:/Embedded_Systems_and_Computer_Programming/Hardware/Quartus Prime/WorkSpace/MIPS_Processor/ALU_32bit.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699426011522 "|ALU_32bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU_32bit.v(114) " "Verilog HDL assignment warning at ALU_32bit.v(114): truncated value with size 32 to match size of target (1)" {  } { { "ALU_32bit.v" "" { Text "D:/Embedded_Systems_and_Computer_Programming/Hardware/Quartus Prime/WorkSpace/MIPS_Processor/ALU_32bit.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699426011522 "|ALU_32bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU_32bit.v(123) " "Verilog HDL assignment warning at ALU_32bit.v(123): truncated value with size 32 to match size of target (1)" {  } { { "ALU_32bit.v" "" { Text "D:/Embedded_Systems_and_Computer_Programming/Hardware/Quartus Prime/WorkSpace/MIPS_Processor/ALU_32bit.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699426011522 "|ALU_32bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU_32bit.v(132) " "Verilog HDL assignment warning at ALU_32bit.v(132): truncated value with size 32 to match size of target (1)" {  } { { "ALU_32bit.v" "" { Text "D:/Embedded_Systems_and_Computer_Programming/Hardware/Quartus Prime/WorkSpace/MIPS_Processor/ALU_32bit.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699426011522 "|ALU_32bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Temp ALU_32bit.v(50) " "Verilog HDL Always Construct warning at ALU_32bit.v(50): inferring latch(es) for variable \"Temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_32bit.v" "" { Text "D:/Embedded_Systems_and_Computer_Programming/Hardware/Quartus Prime/WorkSpace/MIPS_Processor/ALU_32bit.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699426011522 "|ALU_32bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FA_Temp ALU_32bit.v(50) " "Verilog HDL Always Construct warning at ALU_32bit.v(50): inferring latch(es) for variable \"FA_Temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_32bit.v" "" { Text "D:/Embedded_Systems_and_Computer_Programming/Hardware/Quartus Prime/WorkSpace/MIPS_Processor/ALU_32bit.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699426011522 "|ALU_32bit"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699426012308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699426012945 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699426012945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "610 " "Implemented 610 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699426012985 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699426012985 ""} { "Info" "ICUT_CUT_TM_LCELLS" "502 " "Implemented 502 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699426012985 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699426012985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699426012996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  8 08:46:52 2023 " "Processing ended: Wed Nov  8 08:46:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699426012996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699426012996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699426012996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699426012996 ""}
