# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Peters_kok_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Code/RLES_cordic_impl/CE.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:47 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Code/RLES_cordic_impl/CE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CE
# -- Compiling architecture Behavioral of CE
# End time: 21:26:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Code/RLES_cordic_impl/MUX3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:47 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Code/RLES_cordic_impl/MUX3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MUX3
# -- Compiling architecture Behavioral of MUX3
# End time: 21:26:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Code/RLES_cordic_impl/TOP_module.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:47 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Code/RLES_cordic_impl/TOP_module.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity TOP_MODULE
# -- Compiling architecture Behavioral of TOP_MODULE
# End time: 21:26:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Code/RLES_cordic_impl/MUX2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:47 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Code/RLES_cordic_impl/MUX2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MUX2
# -- Compiling architecture Behavioral of MUX2
# End time: 21:26:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Code/RLES_cordic_impl/adderip.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:47 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Code/RLES_cordic_impl/adderip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adderip
# -- Compiling architecture SYN of adderip
# End time: 21:26:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Code/RLES_cordic_impl/shifterIP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:47 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Code/RLES_cordic_impl/shifterIP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shifterIP
# -- Compiling architecture SYN of shifterip
# End time: 21:26:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Code/RLES_cordic_impl/FSM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:47 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Code/RLES_cordic_impl/FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity FSM
# -- Compiling architecture Behavioral of FSM
# End time: 21:26:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Code/RLES_cordic_impl/CE_end.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:47 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Code/RLES_cordic_impl/CE_end.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CE_end
# -- Compiling architecture Behavioral of CE_end
# End time: 21:26:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Code/RLES_cordic_impl/multiIP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:48 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Code/RLES_cordic_impl/multiIP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiIP
# -- Compiling architecture SYN of multiip
# End time: 21:26:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Load canceled
vsim -gui -l msim_transcript work.top_module
# vsim -gui -l msim_transcript work.top_module 
# Start time: 21:27:56 on Apr 21,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top_module(behavioral)
# Loading work.fsm(behavioral)
# Loading work.ce(behavioral)
# Loading work.mux3(behavioral)
# Loading work.mux2(behavioral)
# Loading work.adderip(syn)
# Loading lpm.lpm_components
# Loading ieee.std_logic_signed(body)
# Loading lpm.lpm_add_sub(lpm_syn)
# Loading lpm.lpm_add_sub_signed(lpm_syn)
# Loading work.shifterip(syn)
# Loading lpm.lpm_clshift(lpm_syn)
# Loading work.ce_end(behavioral)
# Loading work.multiip(syn)
# Loading lpm.lpm_hint_evaluation(body)
# Loading lpm.lpm_mult(lpm_syn)
quit -sim
# End time: 21:28:08 on Apr 21,2022, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:55 on Apr 21,2022
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping entity adderip
# -- Skipping entity ce
# -- Skipping entity ce_end
# -- Skipping entity fsm
# -- Skipping entity multiip
# -- Skipping entity mux2
# -- Skipping entity mux3
# -- Skipping entity shifterip
# -- Skipping entity top_module
# End time: 21:28:55 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:55 on Apr 21,2022
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adderip
# -- Compiling architecture SYN of adderip
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CE
# -- Compiling architecture Behavioral of CE
# -- Compiling entity CE_end
# -- Compiling architecture Behavioral of CE_end
# -- Compiling entity FSM
# -- Compiling architecture Behavioral of FSM
# -- Compiling entity multiIP
# -- Compiling architecture SYN of multiip
# -- Compiling entity MUX2
# -- Compiling architecture Behavioral of MUX2
# -- Compiling entity MUX3
# -- Compiling architecture Behavioral of MUX3
# -- Compiling entity shifterIP
# -- Compiling architecture SYN of shifterip
# -- Compiling entity TOP_MODULE
# -- Compiling architecture Behavioral of TOP_MODULE
# End time: 21:28:56 on Apr 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Load canceled
add wave -position insertpoint std_logic
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:18 on Apr 21,2022
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping entity adderip
# -- Skipping entity ce
# -- Skipping entity ce_end
# -- Skipping entity fsm
# -- Skipping entity multiip
# -- Skipping entity mux2
# -- Skipping entity mux3
# -- Skipping entity shifterip
# -- Skipping entity top_module
# End time: 21:30:18 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:18 on Apr 21,2022
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adderip
# -- Compiling architecture SYN of adderip
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CE
# -- Compiling architecture Behavioral of CE
# -- Compiling entity CE_end
# -- Compiling architecture Behavioral of CE_end
# -- Compiling entity FSM
# -- Compiling architecture Behavioral of FSM
# -- Compiling entity multiIP
# -- Compiling architecture SYN of multiip
# -- Compiling entity MUX2
# -- Compiling architecture Behavioral of MUX2
# -- Compiling entity MUX3
# -- Compiling architecture Behavioral of MUX3
# -- Compiling entity shifterIP
# -- Compiling architecture SYN of shifterip
# -- Compiling entity TOP_MODULE
# -- Compiling architecture Behavioral of TOP_MODULE
# End time: 21:30:18 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlib asdf
vmap asdf asdf
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap asdf asdf 
# Modifying modelsim.ini
# reading C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project sadf
