----------------------------------------------------------------------
State after executing cycle: 0
IF.nop: False
IF.PC: 4
ID.nop: False
ID.Instr: 00000000000000000000000010000011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
MEM.nop: True
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: True
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 1
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 00000
EX.Rt: 0
EX.Wrt_reg_addr: 1
EX.is_I_type: True
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: lw
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: True
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 2
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 00000
MEM.Rt: 0
MEM.Wrt_reg_addr: 1
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 3
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 0
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 8
WB.Rs: 00000
WB.Rt: 0
WB.Wrt_reg_addr: 1
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 4
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 4
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 4
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 6
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 7
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 4
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 8
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 9
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 10
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 12
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 13
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 14
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 15
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 16
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 18
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 19
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 20
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 21
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 22
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 23
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 24
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 25
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 26
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 27
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 28
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 29
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 30
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 31
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 32
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 33
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 34
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 35
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 36
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 37
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 38
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 39
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 40
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 41
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 42
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 43
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 44
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 45
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 46
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 47
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 48
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 49
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 50
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 51
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 52
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 53
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 54
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 55
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 56
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 57
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 58
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 59
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 60
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 61
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 62
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 63
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 64
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 65
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 66
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 67
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 68
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 69
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 70
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 71
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 72
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 73
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 74
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 75
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 76
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 77
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 78
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 79
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 80
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 81
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 82
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 83
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 84
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 85
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 86
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 87
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 88
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 89
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 90
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 91
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 92
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 93
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 94
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 95
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 96
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 97
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 98
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 99
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 100
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 101
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 102
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 103
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 104
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 105
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 106
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 107
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 108
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 109
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 110
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 111
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 112
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 113
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 114
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 115
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 116
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 117
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 118
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 119
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 120
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 121
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 122
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 123
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 124
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 125
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 126
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 127
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 128
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 129
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 130
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 131
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 132
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 133
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 134
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 135
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 136
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 137
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 138
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 139
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 140
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 141
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 142
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 143
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 144
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 145
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 146
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 147
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 148
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 149
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 150
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 151
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 152
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 153
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 154
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 155
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 156
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 157
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 158
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 159
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 160
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 161
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 162
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 163
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 164
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 165
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 166
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 167
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 168
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 169
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 170
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 171
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 172
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 173
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 174
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 175
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 176
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 177
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 178
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 179
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 180
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 181
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 182
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 183
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 184
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 185
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 186
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 187
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 188
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 189
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 190
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 191
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 192
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 193
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 194
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 195
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 196
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 197
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 198
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 199
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 200
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 201
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 202
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 203
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 204
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 205
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 206
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 207
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 208
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 209
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 210
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 211
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 212
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 213
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 214
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 215
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 216
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 217
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 218
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 219
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 220
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 221
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 222
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 223
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 224
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 225
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 226
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 227
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 228
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 229
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 230
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 231
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 232
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 233
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 234
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 235
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 236
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 237
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 238
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 239
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 240
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 241
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 242
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 243
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 244
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 245
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 246
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 247
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 248
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 249
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 250
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 251
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 252
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 253
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 254
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 255
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 256
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 257
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 258
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 259
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 260
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 261
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 262
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 263
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 264
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 265
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 266
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 267
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 268
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 269
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 270
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 271
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 272
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 273
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 274
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 275
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 276
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 277
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 278
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 279
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 280
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 281
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 282
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 283
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 284
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 285
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 286
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 287
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 288
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 289
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 290
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 291
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 292
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 293
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 294
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 295
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 296
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 297
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 298
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 299
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 300
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 301
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 302
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 303
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 304
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 305
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 306
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 307
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 308
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 309
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 310
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 311
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 312
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 313
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 314
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 315
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 316
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 317
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 318
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 319
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 320
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 321
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 322
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 323
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 324
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 325
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 326
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 327
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 328
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 329
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 330
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 331
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 332
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 333
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 334
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 335
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 336
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 337
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 338
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 339
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 340
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 341
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 342
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 343
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 344
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 345
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 346
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 347
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 348
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 349
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 350
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 351
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 352
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 353
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 354
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 355
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 356
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 357
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 358
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 359
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 360
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 361
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 362
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 363
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 364
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 365
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 366
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 367
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 368
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 369
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 370
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 371
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 372
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 373
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 374
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 375
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 376
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 377
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 378
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 379
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 380
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 381
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 382
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 383
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 384
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 385
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 386
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 387
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 388
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 389
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 390
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 391
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 392
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 393
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 394
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 395
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 396
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 397
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 398
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 399
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 400
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 401
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 402
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 403
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 404
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 405
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 406
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 407
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 408
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 409
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 410
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 411
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 412
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 413
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 414
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 415
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 416
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 417
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 418
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 419
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 420
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 421
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 422
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 423
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 424
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 425
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 426
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 427
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 428
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 429
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 430
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 431
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 432
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 433
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 434
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 435
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 436
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 437
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 438
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 439
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 440
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 441
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 442
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 443
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 444
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 445
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 446
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 447
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 448
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 449
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 450
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 451
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 452
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 453
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 454
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 455
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 456
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 457
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 458
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 459
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 460
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 461
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 462
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 463
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 464
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 465
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 466
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 467
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 468
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 469
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 470
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 471
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 472
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 473
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 474
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 475
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 476
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 477
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 478
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 479
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 480
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 481
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 482
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 483
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 484
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 485
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 486
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 487
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 488
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 489
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 490
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 491
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 492
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 493
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 494
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 495
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 496
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 497
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 498
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 499
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 500
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 501
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 502
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 503
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 504
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 505
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 506
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 507
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 508
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 509
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 510
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 511
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 512
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 513
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 514
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 515
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 516
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 517
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 518
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 519
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 520
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 521
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 522
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 523
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 524
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 525
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 526
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 527
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 528
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 529
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 530
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 531
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 532
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 533
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 534
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 535
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 536
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 537
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 538
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 539
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 540
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 541
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 542
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 543
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 544
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 545
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 546
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 547
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 548
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 549
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 550
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 551
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 552
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 553
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 554
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 555
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 556
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 557
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 558
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 559
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 560
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 561
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 562
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 563
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 564
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 565
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 566
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 567
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 568
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 569
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 570
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 571
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 572
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 573
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 574
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 575
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 576
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 577
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 578
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 579
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 580
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 581
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 582
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 583
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 584
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 585
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 586
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 587
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 588
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 589
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 590
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 591
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 592
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 593
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 594
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 595
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 596
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 597
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 598
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 599
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 600
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 601
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 602
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 603
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 604
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 605
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 606
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 607
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 608
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 609
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 610
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 611
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 612
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 613
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 614
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 615
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 616
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 617
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 618
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 619
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 620
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 621
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 622
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 623
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 624
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 625
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 626
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 627
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 628
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 629
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 630
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 631
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 632
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 633
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 634
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 635
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 636
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 637
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 638
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 639
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 640
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 641
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 642
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 643
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 644
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 645
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 646
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 647
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 648
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 649
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 650
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 651
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 652
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 653
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 654
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 655
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 656
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 657
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 658
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 659
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 660
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 661
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 662
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 663
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 664
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 665
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 666
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 667
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 668
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 669
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 670
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 671
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 672
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 673
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 674
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 675
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 676
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 677
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 678
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 679
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 680
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 681
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 682
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 683
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 684
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 685
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 686
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 687
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 688
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 689
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 690
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 691
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 692
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 693
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 694
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 695
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 696
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 697
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 698
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 699
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 700
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 701
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 702
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 703
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 704
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 705
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 706
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 707
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 708
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 709
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 710
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 711
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 712
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 713
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 714
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 715
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 716
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 717
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 718
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 719
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 720
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 721
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 722
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 723
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 724
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 725
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 726
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 727
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 728
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 729
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 730
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 731
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 732
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 733
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 734
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 735
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 736
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 737
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 738
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 739
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 740
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 741
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 742
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 743
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 744
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 745
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 746
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 747
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 748
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 749
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 750
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 751
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 752
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 753
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 754
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 755
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 756
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 757
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 758
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 759
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 760
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 761
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 762
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 763
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 764
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 765
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 766
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 767
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 768
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 769
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 770
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 771
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 772
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 773
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 774
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 775
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 776
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 777
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 778
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 779
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 780
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 781
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 782
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 783
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 784
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 785
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 786
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 787
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 788
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 789
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 790
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 791
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 792
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 793
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 794
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 795
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 796
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 797
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 798
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 799
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 800
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 801
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 802
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 803
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 804
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 805
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 806
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 807
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 808
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 809
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 810
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 811
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 812
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 813
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 814
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 815
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 816
IF.nop: False
IF.PC: 4
ID.nop: True
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 817
IF.nop: False
IF.PC: 8
ID.nop: False
ID.Instr: 00000000010000010000000100010011
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 16
EX.Read_data2: 4
EX.Imm: 111111111111111111000
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 3
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: jal
EX.wrt_enable: 1
MEM.nop: False
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 24
WB.Rs: 00010
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 818
IF.nop: False
IF.PC: 12
ID.nop: False
ID.Instr: 00000000000100010000010001100011
ID.is_hazard: False
EX.nop: False
EX.Read_data1: 20
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: addi
EX.wrt_enable: 1
MEM.nop: True
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: False
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 819
IF.nop: False
IF.PC: 16
ID.nop: False
ID.Instr: 11111111100111111111000111101111
ID.is_hazard: False
EX.nop: True
EX.Read_data1: 24
EX.Read_data2: 8
EX.Imm: 0000000001000
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: beq
EX.wrt_enable: 0
MEM.nop: False
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 00010
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: True
WB.Wrt_data: 20
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
