###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID 5013-w39)
#  Generated on:      Fri Mar 31 19:06:21 2017
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix sorter_top.finalhold -outDir report
###############################################################
Path 1: MET Hold Check with Pin coreG/R1_C_reg_1_/CK 
Endpoint:   coreG/R1_C_reg_1_/D  (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/Dreg_reg_1_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.576
  Slack Time                    0.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.394 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.342 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.223 | 
     | coreG/Dreg_reg_1_ | CK ^ -> QN v | SDFFSRX1 | 0.080 | 0.293 |   0.464 |    0.070 | 
     | coreG/U253        | A1 v -> Y ^  | OAI22X1  | 0.019 | 0.112 |   0.576 |    0.182 | 
     | coreG/R1_C_reg_1_ | D ^          | SDFFSRX1 | 0.019 | 0.000 |   0.576 |    0.182 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.394 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.446 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.565 | 
     | coreG/R1_C_reg_1_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.565 | 
     +----------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin coreG/S3reg_reg_1_/CK 
Endpoint:   coreG/S3reg_reg_1_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_D_reg_1_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.582
  Slack Time                    0.400
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.400 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.348 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.228 | 
     | coreG/R2_D_reg_1_  | CK ^ -> QN v | SDFFSRX1 | 0.084 | 0.297 |   0.468 |    0.069 | 
     | coreG/U205         | A1 v -> Y ^  | OAI22X1  | 0.019 | 0.113 |   0.582 |    0.182 | 
     | coreG/S3reg_reg_1_ | D ^          | SDFFSRX1 | 0.019 | 0.000 |   0.582 |    0.182 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.400 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.452 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.571 | 
     | coreG/S3reg_reg_1_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.571 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin coreG/S4reg_reg_1_/CK 
Endpoint:   coreG/S4reg_reg_1_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_D_reg_1_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.010
+ Phase Shift                   0.000
= Required Time                 0.181
  Arrival Time                  0.583
  Slack Time                    0.402
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.402 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.350 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.231 | 
     | coreG/R2_D_reg_1_  | CK ^ -> QN v | SDFFSRX1 | 0.084 | 0.297 |   0.468 |    0.066 | 
     | coreG/U199         | A1 v -> Y ^  | OAI22X1  | 0.020 | 0.115 |   0.583 |    0.181 | 
     | coreG/S4reg_reg_1_ | D ^          | SDFFSRX1 | 0.020 | 0.000 |   0.583 |    0.181 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.402 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.454 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.573 | 
     | coreG/S4reg_reg_1_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.573 | 
     +-----------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin coreG/R2_C_reg_1_/CK 
Endpoint:   coreG/R2_C_reg_1_/D  (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_D_reg_1_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.179
  Arrival Time                  0.582
  Slack Time                    0.403
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.403 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.351 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.232 | 
     | coreG/R1_D_reg_1_ | CK ^ -> QN v | SDFFSRX1 | 0.080 | 0.293 |   0.464 |    0.061 | 
     | coreG/U229        | A1 v -> Y ^  | OAI22X1  | 0.025 | 0.118 |   0.581 |    0.179 | 
     | coreG/R2_C_reg_1_ | D ^          | SDFFSRX1 | 0.025 | 0.000 |   0.582 |    0.179 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.403 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.455 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.574 | 
     | coreG/R2_C_reg_1_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.574 | 
     +----------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin coreG/R1_A_reg_0_/CK 
Endpoint:   coreG/R1_A_reg_0_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/Breg_reg_0_/Q (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.006
+ Phase Shift                   0.000
= Required Time                 0.177
  Arrival Time                  0.581
  Slack Time                    0.404
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.404 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.352 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.233 | 
     | coreG/Breg_reg_0_ | CK ^ -> Q ^  | SDFFSRX1 | 0.061 | 0.323 |   0.494 |    0.090 | 
     | coreG/U268        | A1 ^ -> Y v  | AOI22X1  | 0.054 | 0.057 |   0.551 |    0.147 | 
     | coreG/U195        | A v -> Y ^   | INVX1    | 0.029 | 0.030 |   0.581 |    0.177 | 
     | coreG/R1_A_reg_0_ | D ^          | SDFFSRX1 | 0.029 | 0.000 |   0.581 |    0.177 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.404 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.456 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.575 | 
     | coreG/R1_A_reg_0_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.575 | 
     +----------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin coreG/R1_B_reg_2_/CK 
Endpoint:   coreG/R1_B_reg_2_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/Creg_reg_2_/Q (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.175
  Arrival Time                  0.584
  Slack Time                    0.409
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.409 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.357 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.238 | 
     | coreG/Creg_reg_2_ | CK ^ -> Q ^  | SDFFSRX1 | 0.060 | 0.323 |   0.494 |    0.085 | 
     | coreG/U259        | A1 ^ -> Y v  | AOI22X1  | 0.053 | 0.056 |   0.549 |    0.140 | 
     | coreG/U185        | A v -> Y ^   | INVX1    | 0.033 | 0.035 |   0.584 |    0.175 | 
     | coreG/R1_B_reg_2_ | D ^          | SDFFSRX1 | 0.033 | 0.000 |   0.584 |    0.175 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.409 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.461 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.580 | 
     | coreG/R1_B_reg_2_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.580 | 
     +----------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin coreG/R2_A_reg_0_/CK 
Endpoint:   coreG/R2_A_reg_0_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_B_reg_0_/Q (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.175
  Arrival Time                  0.586
  Slack Time                    0.411
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.411 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.359 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.240 | 
     | coreG/R1_B_reg_0_ | CK ^ -> Q ^  | SDFFSRX1 | 0.062 | 0.324 |   0.495 |    0.084 | 
     | coreG/U244        | A1 ^ -> Y v  | AOI22X1  | 0.052 | 0.055 |   0.550 |    0.139 | 
     | coreG/U180        | A v -> Y ^   | INVX1    | 0.034 | 0.035 |   0.586 |    0.175 | 
     | coreG/R2_A_reg_0_ | D ^          | SDFFSRX1 | 0.034 | 0.000 |   0.586 |    0.175 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.411 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.463 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.582 | 
     | coreG/R2_A_reg_0_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.582 | 
     +----------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin coreG/R1_D_reg_1_/CK 
Endpoint:   coreG/R1_D_reg_1_/D  (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/Dreg_reg_1_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.176
  Arrival Time                  0.587
  Slack Time                    0.411
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.411 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.359 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.240 | 
     | coreG/Dreg_reg_1_ | CK ^ -> QN v | SDFFSRX1 | 0.080 | 0.293 |   0.464 |    0.052 | 
     | coreG/U247        | A1 v -> Y ^  | OAI22X1  | 0.032 | 0.123 |   0.587 |    0.175 | 
     | coreG/R1_D_reg_1_ | D ^          | SDFFSRX1 | 0.032 | 0.001 |   0.587 |    0.176 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.411 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.463 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.582 | 
     | coreG/R1_D_reg_1_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.582 | 
     +----------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin coreG/R1_B_reg_0_/CK 
Endpoint:   coreG/R1_B_reg_0_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/Creg_reg_0_/Q (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.178
  Arrival Time                  0.591
  Slack Time                    0.413
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.413 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.361 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.242 | 
     | coreG/Creg_reg_0_ | CK ^ -> Q ^  | SDFFSRX1 | 0.074 | 0.332 |   0.503 |    0.090 | 
     | coreG/U263        | A1 ^ -> Y v  | AOI22X1  | 0.054 | 0.058 |   0.561 |    0.148 | 
     | coreG/U189        | A v -> Y ^   | INVX1    | 0.028 | 0.030 |   0.591 |    0.178 | 
     | coreG/R1_B_reg_0_ | D ^          | SDFFSRX1 | 0.028 | 0.000 |   0.591 |    0.178 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.413 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.465 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.584 | 
     | coreG/R1_B_reg_0_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.584 | 
     +----------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin coreG/R2_D_reg_1_/CK 
Endpoint:   coreG/R2_D_reg_1_/D  (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_D_reg_1_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.174
  Arrival Time                  0.590
  Slack Time                    0.416
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.416 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.364 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.245 | 
     | coreG/R1_D_reg_1_ | CK ^ -> QN v | SDFFSRX1 | 0.080 | 0.293 |   0.464 |    0.047 | 
     | coreG/U223        | A1 v -> Y ^  | OAI22X1  | 0.036 | 0.126 |   0.590 |    0.174 | 
     | coreG/R2_D_reg_1_ | D ^          | SDFFSRX1 | 0.036 | 0.001 |   0.590 |    0.174 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.416 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.468 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.587 | 
     | coreG/R2_D_reg_1_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.587 | 
     +----------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin coreG/S2reg_reg_0_/CK 
Endpoint:   coreG/S2reg_reg_0_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_C_reg_0_/Q  (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.175
  Arrival Time                  0.594
  Slack Time                    0.419
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.419 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.367 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.248 | 
     | coreG/R2_C_reg_0_  | CK ^ -> Q ^  | SDFFSRX1 | 0.066 | 0.326 |   0.498 |    0.079 | 
     | coreG/U215         | A1 ^ -> Y v  | AOI22X1  | 0.059 | 0.061 |   0.559 |    0.140 | 
     | coreG/U159         | A v -> Y ^   | INVX1    | 0.033 | 0.035 |   0.594 |    0.175 | 
     | coreG/S2reg_reg_0_ | D ^          | SDFFSRX1 | 0.033 | 0.000 |   0.594 |    0.175 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.419 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.471 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.590 | 
     | coreG/S2reg_reg_0_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.590 | 
     +-----------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin coreG/R2_D_reg_0_/CK 
Endpoint:   coreG/R2_D_reg_0_/D  (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_D_reg_0_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.010
+ Phase Shift                   0.000
= Required Time                 0.181
  Arrival Time                  0.607
  Slack Time                    0.426
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.426 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.374 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.255 | 
     | coreG/R1_D_reg_0_ | CK ^ -> QN v | SDFFSRX1 | 0.102 | 0.319 |   0.490 |    0.064 | 
     | coreG/U224        | A1 v -> Y ^  | OAI22X1  | 0.020 | 0.117 |   0.607 |    0.181 | 
     | coreG/R2_D_reg_0_ | D ^          | SDFFSRX1 | 0.020 | 0.000 |   0.607 |    0.181 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.426 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.478 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.597 | 
     | coreG/R2_D_reg_0_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.597 | 
     +----------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin coreG/R1_A_reg_2_/CK 
Endpoint:   coreG/R1_A_reg_2_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/Breg_reg_2_/Q (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.176
  Arrival Time                  0.601
  Slack Time                    0.426
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.426 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.374 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.255 | 
     | coreG/Breg_reg_2_ | CK ^ -> Q ^  | SDFFSRX1 | 0.056 | 0.319 |   0.490 |    0.065 | 
     | coreG/U266        | A1 ^ -> Y v  | AOI22X1  | 0.078 | 0.075 |   0.566 |    0.140 | 
     | coreG/U193        | A v -> Y ^   | INVX1    | 0.032 | 0.036 |   0.601 |    0.175 | 
     | coreG/R1_A_reg_2_ | D ^          | SDFFSRX1 | 0.032 | 0.000 |   0.601 |    0.176 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.426 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.478 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.597 | 
     | coreG/R1_A_reg_2_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.597 | 
     +----------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin coreG/R2_B_reg_3_/CK 
Endpoint:   coreG/R2_B_reg_3_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_C_reg_3_/Q (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.006
+ Phase Shift                   0.000
= Required Time                 0.177
  Arrival Time                  0.605
  Slack Time                    0.428
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.428 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.376 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.257 | 
     | coreG/R1_C_reg_3_ | CK ^ -> Q ^  | SDFFSRX1 | 0.082 | 0.337 |   0.508 |    0.080 | 
     | coreG/U233        | A1 ^ -> Y v  | AOI22X1  | 0.063 | 0.064 |   0.572 |    0.144 | 
     | coreG/U168        | A v -> Y ^   | INVX1    | 0.030 | 0.033 |   0.605 |    0.177 | 
     | coreG/R2_B_reg_3_ | D ^          | SDFFSRX1 | 0.030 | 0.000 |   0.605 |    0.177 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.428 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.480 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.600 | 
     | coreG/R2_B_reg_3_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.600 | 
     +----------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin coreG/S3reg_reg_0_/CK 
Endpoint:   coreG/S3reg_reg_0_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_D_reg_0_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.613
  Slack Time                    0.431
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.431 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.379 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.260 | 
     | coreG/R2_D_reg_0_  | CK ^ -> QN v | SDFFSRX1 | 0.107 | 0.324 |   0.496 |    0.065 | 
     | coreG/U207         | A1 v -> Y ^  | OAI22X1  | 0.019 | 0.117 |   0.613 |    0.182 | 
     | coreG/S3reg_reg_0_ | D ^          | SDFFSRX1 | 0.019 | 0.000 |   0.613 |    0.182 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.431 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.483 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.602 | 
     | coreG/S3reg_reg_0_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.602 | 
     +-----------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin coreG/R2_B_reg_1_/CK 
Endpoint:   coreG/R2_B_reg_1_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_C_reg_1_/Q (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.007
+ Phase Shift                   0.000
= Required Time                 0.178
  Arrival Time                  0.610
  Slack Time                    0.432
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.432 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.380 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.261 | 
     | coreG/R1_C_reg_1_ | CK ^ -> Q ^  | SDFFSRX1 | 0.094 | 0.345 |   0.516 |    0.085 | 
     | coreG/U237        | A1 ^ -> Y v  | AOI22X1  | 0.062 | 0.063 |   0.579 |    0.147 | 
     | coreG/U172        | A v -> Y ^   | INVX1    | 0.028 | 0.030 |   0.610 |    0.178 | 
     | coreG/R2_B_reg_1_ | D ^          | SDFFSRX1 | 0.028 | 0.000 |   0.610 |    0.178 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.432 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.484 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.603 | 
     | coreG/R2_B_reg_1_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.603 | 
     +----------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin coreG/R2_C_reg_0_/CK 
Endpoint:   coreG/R2_C_reg_0_/D  (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_D_reg_0_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.179
  Arrival Time                  0.611
  Slack Time                    0.432
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.432 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.380 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.261 | 
     | coreG/R1_D_reg_0_ | CK ^ -> QN v | SDFFSRX1 | 0.102 | 0.319 |   0.490 |    0.058 | 
     | coreG/U231        | A1 v -> Y ^  | OAI22X1  | 0.025 | 0.121 |   0.611 |    0.179 | 
     | coreG/R2_C_reg_0_ | D ^          | SDFFSRX1 | 0.025 | 0.000 |   0.611 |    0.179 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.432 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.484 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.603 | 
     | coreG/R2_C_reg_0_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.603 | 
     +----------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin coreG/S4reg_reg_3_/CK 
Endpoint:   coreG/S4reg_reg_3_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_D_reg_3_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.179
  Arrival Time                  0.615
  Slack Time                    0.435
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.435 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.383 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.264 | 
     | coreG/R2_D_reg_3_  | CK ^ -> QN v | SDFFSRX1 | 0.104 | 0.322 |   0.493 |    0.057 | 
     | coreG/U197         | A1 v -> Y ^  | OAI22X1  | 0.025 | 0.122 |   0.614 |    0.179 | 
     | coreG/S4reg_reg_3_ | D ^          | SDFFSRX1 | 0.025 | 0.000 |   0.615 |    0.179 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.435 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.487 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.607 | 
     | coreG/S4reg_reg_3_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.607 | 
     +-----------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin coreG/S1reg_reg_0_/CK 
Endpoint:   coreG/S1reg_reg_0_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_B_reg_0_/Q  (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                         -0.003
+ Phase Shift                   0.000
= Required Time                 0.168
  Arrival Time                  0.604
  Slack Time                    0.436
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.436 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.384 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.264 | 
     | coreG/R2_B_reg_0_  | CK ^ -> Q ^  | SDFFSRX1 | 0.062 | 0.324 |   0.495 |    0.059 | 
     | coreG/U220         | A1 ^ -> Y v  | AOI22X1  | 0.058 | 0.060 |   0.555 |    0.119 | 
     | coreG/U165         | A v -> Y ^   | INVX1    | 0.049 | 0.048 |   0.603 |    0.168 | 
     | coreG/S1reg_reg_0_ | D ^          | SDFFSRX1 | 0.049 | 0.000 |   0.604 |    0.168 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.436 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.488 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.607 | 
     | coreG/S1reg_reg_0_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.607 | 
     +-----------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin coreG/R1_C_reg_3_/CK 
Endpoint:   coreG/R1_C_reg_3_/D  (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/Dreg_reg_3_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.619
  Slack Time                    0.436
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.436 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.384 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.265 | 
     | coreG/Dreg_reg_3_ | CK ^ -> QN v | SDFFSRX1 | 0.112 | 0.330 |   0.501 |    0.065 | 
     | coreG/U249        | A1 v -> Y ^  | OAI22X1  | 0.018 | 0.118 |   0.618 |    0.182 | 
     | coreG/R1_C_reg_3_ | D ^          | SDFFSRX1 | 0.018 | 0.000 |   0.619 |    0.182 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.436 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.488 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.608 | 
     | coreG/R1_C_reg_3_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.608 | 
     +----------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin coreG/R1_B_reg_3_/CK 
Endpoint:   coreG/R1_B_reg_3_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/Creg_reg_3_/Q (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                         -0.002
+ Phase Shift                   0.000
= Required Time                 0.169
  Arrival Time                  0.606
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.437 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.385 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.266 | 
     | coreG/Creg_reg_3_ | CK ^ -> Q ^  | SDFFSRX1 | 0.079 | 0.336 |   0.507 |    0.070 | 
     | coreG/U257        | A1 ^ -> Y v  | AOI22X1  | 0.051 | 0.054 |   0.560 |    0.124 | 
     | coreG/U183        | A v -> Y ^   | INVX1    | 0.047 | 0.045 |   0.605 |    0.169 | 
     | coreG/R1_B_reg_3_ | D ^          | SDFFSRX1 | 0.047 | 0.001 |   0.606 |    0.169 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.437 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.489 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.608 | 
     | coreG/R1_B_reg_3_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.608 | 
     +----------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin coreG/S3reg_reg_3_/CK 
Endpoint:   coreG/S3reg_reg_3_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_D_reg_3_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.179
  Arrival Time                  0.616
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.437 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.385 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.266 | 
     | coreG/R2_D_reg_3_  | CK ^ -> QN v | SDFFSRX1 | 0.104 | 0.322 |   0.493 |    0.056 | 
     | coreG/U201         | A1 v -> Y ^  | OAI22X1  | 0.026 | 0.123 |   0.615 |    0.178 | 
     | coreG/S3reg_reg_3_ | D ^          | SDFFSRX1 | 0.026 | 0.000 |   0.616 |    0.179 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.437 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.489 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.608 | 
     | coreG/S3reg_reg_3_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.608 | 
     +-----------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin coreG/R1_D_reg_3_/CK 
Endpoint:   coreG/R1_D_reg_3_/D  (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/Dreg_reg_3_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.619
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.437 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.385 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.266 | 
     | coreG/Dreg_reg_3_ | CK ^ -> QN v | SDFFSRX1 | 0.112 | 0.330 |   0.501 |    0.064 | 
     | coreG/U245        | A1 v -> Y ^  | OAI22X1  | 0.019 | 0.118 |   0.619 |    0.182 | 
     | coreG/R1_D_reg_3_ | D ^          | SDFFSRX1 | 0.019 | 0.000 |   0.619 |    0.182 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.437 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.489 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.608 | 
     | coreG/R1_D_reg_3_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.608 | 
     +----------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin coreG/S3reg_reg_2_/CK 
Endpoint:   coreG/S3reg_reg_2_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_D_reg_2_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.620
  Slack Time                    0.437
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.437 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.385 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.266 | 
     | coreG/R2_D_reg_2_  | CK ^ -> QN v | SDFFSRX1 | 0.112 | 0.330 |   0.501 |    0.064 | 
     | coreG/U203         | A1 v -> Y ^  | OAI22X1  | 0.018 | 0.118 |   0.620 |    0.182 | 
     | coreG/S3reg_reg_2_ | D ^          | SDFFSRX1 | 0.018 | 0.000 |   0.620 |    0.182 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.437 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.489 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.609 | 
     | coreG/S3reg_reg_2_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.609 | 
     +-----------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin coreG/R2_A_reg_2_/CK 
Endpoint:   coreG/R2_A_reg_2_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_B_reg_2_/Q (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.175
  Arrival Time                  0.613
  Slack Time                    0.438
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.438 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.386 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.266 | 
     | coreG/R1_B_reg_2_ | CK ^ -> Q ^  | SDFFSRX1 | 0.065 | 0.326 |   0.497 |    0.060 | 
     | coreG/U242        | A1 ^ -> Y v  | AOI22X1  | 0.080 | 0.078 |   0.575 |    0.138 | 
     | coreG/U178        | A v -> Y ^   | INVX1    | 0.034 | 0.037 |   0.612 |    0.175 | 
     | coreG/R2_A_reg_2_ | D ^          | SDFFSRX1 | 0.034 | 0.000 |   0.613 |    0.175 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.438 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.490 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.609 | 
     | coreG/R2_A_reg_2_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.609 | 
     +----------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin coreG/R1_B_reg_1_/CK 
Endpoint:   coreG/R1_B_reg_1_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/Creg_reg_1_/Q (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.179
  Arrival Time                  0.617
  Slack Time                    0.438
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.438 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.386 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.267 | 
     | coreG/Creg_reg_1_ | CK ^ -> Q ^  | SDFFSRX1 | 0.106 | 0.353 |   0.525 |    0.087 | 
     | coreG/U261        | A1 ^ -> Y v  | AOI22X1  | 0.064 | 0.064 |   0.589 |    0.151 | 
     | coreG/U187        | A v -> Y ^   | INVX1    | 0.025 | 0.028 |   0.617 |    0.179 | 
     | coreG/R1_B_reg_1_ | D ^          | SDFFSRX1 | 0.025 | 0.000 |   0.617 |    0.179 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.438 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.490 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.609 | 
     | coreG/R1_B_reg_1_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.609 | 
     +----------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin coreG/R2_B_reg_0_/CK 
Endpoint:   coreG/R2_B_reg_0_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_C_reg_0_/Q (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.002
+ Phase Shift                   0.000
= Required Time                 0.173
  Arrival Time                  0.611
  Slack Time                    0.438
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.438 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.386 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.267 | 
     | coreG/R1_C_reg_0_ | CK ^ -> Q ^  | SDFFSRX1 | 0.063 | 0.324 |   0.495 |    0.057 | 
     | coreG/U239        | A1 ^ -> Y v  | AOI22X1  | 0.077 | 0.075 |   0.571 |    0.132 | 
     | coreG/U174        | A v -> Y ^   | INVX1    | 0.038 | 0.041 |   0.611 |    0.173 | 
     | coreG/R2_B_reg_0_ | D ^          | SDFFSRX1 | 0.038 | 0.000 |   0.611 |    0.173 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.438 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.490 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.609 | 
     | coreG/R2_B_reg_0_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.609 | 
     +----------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin coreG/S4reg_reg_0_/CK 
Endpoint:   coreG/S4reg_reg_0_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_D_reg_0_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.179
  Arrival Time                  0.619
  Slack Time                    0.440
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.440 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.388 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.269 | 
     | coreG/R2_D_reg_0_  | CK ^ -> QN v | SDFFSRX1 | 0.107 | 0.324 |   0.495 |    0.056 | 
     | coreG/U200         | A1 v -> Y ^  | OAI22X1  | 0.025 | 0.123 |   0.618 |    0.179 | 
     | coreG/S4reg_reg_0_ | D ^          | SDFFSRX1 | 0.025 | 0.000 |   0.619 |    0.179 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.440 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.492 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.611 | 
     | coreG/S4reg_reg_0_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.611 | 
     +-----------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin coreG/R1_A_reg_3_/CK 
Endpoint:   coreG/R1_A_reg_3_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/Breg_reg_3_/Q (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.005
+ Phase Shift                   0.000
= Required Time                 0.176
  Arrival Time                  0.617
  Slack Time                    0.441
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.441 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.389 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.270 | 
     | coreG/Breg_reg_3_ | CK ^ -> Q ^  | SDFFSRX1 | 0.087 | 0.341 |   0.512 |    0.071 | 
     | coreG/U265        | A1 ^ -> Y v  | AOI22X1  | 0.071 | 0.070 |   0.582 |    0.141 | 
     | coreG/U192        | A v -> Y ^   | INVX1    | 0.032 | 0.035 |   0.616 |    0.176 | 
     | coreG/R1_A_reg_3_ | D ^          | SDFFSRX1 | 0.032 | 0.000 |   0.617 |    0.176 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.441 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.493 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.612 | 
     | coreG/R1_A_reg_3_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.612 | 
     +----------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin coreG/S4reg_reg_2_/CK 
Endpoint:   coreG/S4reg_reg_2_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_D_reg_2_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.010
+ Phase Shift                   0.000
= Required Time                 0.181
  Arrival Time                  0.622
  Slack Time                    0.441
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.441 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.389 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.270 | 
     | coreG/R2_D_reg_2_  | CK ^ -> QN v | SDFFSRX1 | 0.112 | 0.330 |   0.501 |    0.060 | 
     | coreG/U198         | A1 v -> Y ^  | OAI22X1  | 0.021 | 0.121 |   0.622 |    0.181 | 
     | coreG/S4reg_reg_2_ | D ^          | SDFFSRX1 | 0.021 | 0.000 |   0.622 |    0.181 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.441 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.493 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.612 | 
     | coreG/S4reg_reg_2_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.612 | 
     +-----------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin coreG/S2reg_reg_2_/CK 
Endpoint:   coreG/S2reg_reg_2_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_C_reg_2_/Q  (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                         -0.007
+ Phase Shift                   0.000
= Required Time                 0.164
  Arrival Time                  0.605
  Slack Time                    0.441
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.441 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.389 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.270 | 
     | coreG/R2_C_reg_2_  | CK ^ -> Q ^  | SDFFSRX1 | 0.058 | 0.321 |   0.492 |    0.051 | 
     | coreG/U211         | A1 ^ -> Y v  | AOI22X1  | 0.054 | 0.057 |   0.550 |    0.108 | 
     | coreG/U155         | A v -> Y ^   | INVX1    | 0.058 | 0.055 |   0.604 |    0.163 | 
     | coreG/S2reg_reg_2_ | D ^          | SDFFSRX1 | 0.058 | 0.001 |   0.605 |    0.164 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.442 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.493 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.613 | 
     | coreG/S2reg_reg_2_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.613 | 
     +-----------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin coreG/R2_B_reg_2_/CK 
Endpoint:   coreG/R2_B_reg_2_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_C_reg_2_/Q (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                         -0.004
+ Phase Shift                   0.000
= Required Time                 0.167
  Arrival Time                  0.610
  Slack Time                    0.444
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.444 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.392 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.273 | 
     | coreG/R1_C_reg_2_ | CK ^ -> Q ^  | SDFFSRX1 | 0.067 | 0.327 |   0.498 |    0.055 | 
     | coreG/U235        | A1 ^ -> Y v  | AOI22X1  | 0.058 | 0.061 |   0.559 |    0.115 | 
     | coreG/U170        | A v -> Y ^   | INVX1    | 0.052 | 0.050 |   0.610 |    0.166 | 
     | coreG/R2_B_reg_2_ | D ^          | SDFFSRX1 | 0.052 | 0.001 |   0.610 |    0.167 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.444 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.496 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.615 | 
     | coreG/R2_B_reg_2_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.615 | 
     +----------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin coreG/S1reg_reg_2_/CK 
Endpoint:   coreG/S1reg_reg_2_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_B_reg_2_/Q  (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                         -0.007
+ Phase Shift                   0.000
= Required Time                 0.164
  Arrival Time                  0.612
  Slack Time                    0.447
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.447 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.395 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.276 | 
     | coreG/R2_B_reg_2_  | CK ^ -> Q ^  | SDFFSRX1 | 0.063 | 0.324 |   0.495 |    0.048 | 
     | coreG/U218         | A1 ^ -> Y v  | AOI22X1  | 0.060 | 0.061 |   0.556 |    0.109 | 
     | coreG/U163         | A v -> Y ^   | INVX1    | 0.057 | 0.054 |   0.611 |    0.163 | 
     | coreG/S1reg_reg_2_ | D ^          | SDFFSRX1 | 0.057 | 0.001 |   0.612 |    0.164 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.447 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.499 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.618 | 
     | coreG/S1reg_reg_2_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.618 | 
     +-----------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin coreG/R2_D_reg_2_/CK 
Endpoint:   coreG/R2_D_reg_2_/D  (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_D_reg_2_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.630
  Slack Time                    0.448
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.448 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.396 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.277 | 
     | coreG/R1_D_reg_2_ | CK ^ -> QN v | SDFFSRX1 | 0.120 | 0.339 |   0.510 |    0.062 | 
     | coreG/U222        | A1 v -> Y ^  | OAI22X1  | 0.019 | 0.119 |   0.630 |    0.182 | 
     | coreG/R2_D_reg_2_ | D ^          | SDFFSRX1 | 0.019 | 0.000 |   0.630 |    0.182 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.448 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.500 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.619 | 
     | coreG/R2_D_reg_2_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.619 | 
     +----------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin coreG/R2_A_reg_3_/CK 
Endpoint:   coreG/R2_A_reg_3_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_B_reg_3_/Q (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.000
+ Phase Shift                   0.000
= Required Time                 0.171
  Arrival Time                  0.620
  Slack Time                    0.449
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.449 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.397 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.277 | 
     | coreG/R1_B_reg_3_ | CK ^ -> Q ^  | SDFFSRX1 | 0.091 | 0.344 |   0.515 |    0.066 | 
     | coreG/U241        | A0 ^ -> Y v  | AOI22X1  | 0.058 | 0.063 |   0.578 |    0.129 | 
     | coreG/U177        | A v -> Y ^   | INVX1    | 0.041 | 0.042 |   0.620 |    0.171 | 
     | coreG/R2_A_reg_3_ | D ^          | SDFFSRX1 | 0.041 | 0.000 |   0.620 |    0.171 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.449 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.501 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.620 | 
     | coreG/R2_A_reg_3_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.620 | 
     +----------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin coreG/R1_A_reg_1_/CK 
Endpoint:   coreG/R1_A_reg_1_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/Breg_reg_1_/Q (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.004
+ Phase Shift                   0.000
= Required Time                 0.175
  Arrival Time                  0.625
  Slack Time                    0.450
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.450 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.398 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.279 | 
     | coreG/Breg_reg_1_ | CK ^ -> Q ^  | SDFFSRX1 | 0.108 | 0.355 |   0.526 |    0.077 | 
     | coreG/U267        | A1 ^ -> Y v  | AOI22X1  | 0.063 | 0.063 |   0.589 |    0.140 | 
     | coreG/U194        | A v -> Y ^   | INVX1    | 0.033 | 0.035 |   0.625 |    0.175 | 
     | coreG/R1_A_reg_1_ | D ^          | SDFFSRX1 | 0.033 | 0.000 |   0.625 |    0.175 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.450 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.502 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.621 | 
     | coreG/R1_A_reg_1_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.621 | 
     +----------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin coreG/R2_C_reg_2_/CK 
Endpoint:   coreG/R2_C_reg_2_/D  (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_D_reg_2_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.181
  Arrival Time                  0.632
  Slack Time                    0.452
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.452 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.400 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.281 | 
     | coreG/R1_D_reg_2_ | CK ^ -> QN v | SDFFSRX1 | 0.120 | 0.339 |   0.510 |    0.058 | 
     | coreG/U227        | A1 v -> Y ^  | OAI22X1  | 0.022 | 0.122 |   0.632 |    0.180 | 
     | coreG/R2_C_reg_2_ | D ^          | SDFFSRX1 | 0.022 | 0.000 |   0.632 |    0.181 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.452 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.504 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.623 | 
     | coreG/R2_C_reg_2_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.623 | 
     +----------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin coreG/R2_C_reg_3_/CK 
Endpoint:   coreG/R2_C_reg_3_/D  (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_D_reg_3_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.010
+ Phase Shift                   0.000
= Required Time                 0.181
  Arrival Time                  0.634
  Slack Time                    0.453
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.453 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.401 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.282 | 
     | coreG/R1_D_reg_3_ | CK ^ -> QN v | SDFFSRX1 | 0.122 | 0.341 |   0.512 |    0.059 | 
     | coreG/U225        | A1 v -> Y ^  | OAI22X1  | 0.021 | 0.122 |   0.634 |    0.181 | 
     | coreG/R2_C_reg_3_ | D ^          | SDFFSRX1 | 0.021 | 0.000 |   0.634 |    0.181 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.453 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.505 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.624 | 
     | coreG/R2_C_reg_3_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.624 | 
     +----------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin coreG/R2_D_reg_3_/CK 
Endpoint:   coreG/R2_D_reg_3_/D  (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_D_reg_3_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.009
+ Phase Shift                   0.000
= Required Time                 0.180
  Arrival Time                  0.636
  Slack Time                    0.456
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.456 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.404 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.285 | 
     | coreG/R1_D_reg_3_ | CK ^ -> QN v | SDFFSRX1 | 0.122 | 0.341 |   0.512 |    0.056 | 
     | coreG/U221        | A1 v -> Y ^  | OAI22X1  | 0.023 | 0.123 |   0.635 |    0.180 | 
     | coreG/R2_D_reg_3_ | D ^          | SDFFSRX1 | 0.023 | 0.000 |   0.636 |    0.180 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.456 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.508 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.627 | 
     | coreG/R2_D_reg_3_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.627 | 
     +----------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin coreG/R1_D_reg_2_/CK 
Endpoint:   coreG/R1_D_reg_2_/D  (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/Dreg_reg_2_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.647
  Slack Time                    0.465
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.465 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.413 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.294 | 
     | coreG/Dreg_reg_2_ | CK ^ -> QN v | SDFFSRX1 | 0.133 | 0.352 |   0.523 |    0.058 | 
     | coreG/U246        | A1 v -> Y ^  | OAI22X1  | 0.019 | 0.123 |   0.647 |    0.182 | 
     | coreG/R1_D_reg_2_ | D ^          | SDFFSRX1 | 0.019 | 0.000 |   0.647 |    0.182 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.465 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.517 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.636 | 
     | coreG/R1_D_reg_2_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.636 | 
     +----------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin coreG/R2_A_reg_1_/CK 
Endpoint:   coreG/R2_A_reg_1_/D (v) checked with  leading edge of 'padClk'
Beginpoint: coreG/R1_A_reg_1_/Q (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                         -0.107
+ Phase Shift                   0.000
= Required Time                 0.064
  Arrival Time                  0.533
  Slack Time                    0.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.468 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.416 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.297 | 
     | coreG/R1_A_reg_1_ | CK ^ -> Q v  | SDFFSRX1 | 0.054 | 0.251 |   0.422 |   -0.047 | 
     | coreG/U243        | B1 v -> Y ^  | AOI22X1  | 0.081 | 0.075 |   0.497 |    0.029 | 
     | coreG/U179        | A ^ -> Y v   | INVX1    | 0.037 | 0.035 |   0.533 |    0.064 | 
     | coreG/R2_A_reg_1_ | D v          | SDFFSRX1 | 0.037 | 0.000 |   0.533 |    0.064 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.468 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.520 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.639 | 
     | coreG/R2_A_reg_1_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.639 | 
     +----------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin coreG/R1_C_reg_2_/CK 
Endpoint:   coreG/R1_C_reg_2_/D  (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/Dreg_reg_2_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.179
  Arrival Time                  0.652
  Slack Time                    0.473
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.473 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.421 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.302 | 
     | coreG/Dreg_reg_2_ | CK ^ -> QN v | SDFFSRX1 | 0.133 | 0.352 |   0.523 |    0.050 | 
     | coreG/U251        | A1 v -> Y ^  | OAI22X1  | 0.025 | 0.128 |   0.652 |    0.179 | 
     | coreG/R1_C_reg_2_ | D ^          | SDFFSRX1 | 0.025 | 0.000 |   0.652 |    0.179 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.473 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.525 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.644 | 
     | coreG/R1_C_reg_2_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.644 | 
     +----------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin coreG/S1reg_reg_1_/CK 
Endpoint:   coreG/S1reg_reg_1_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_B_reg_1_/Q  (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                 0.157
  Arrival Time                  0.638
  Slack Time                    0.480
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.480 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.428 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.309 | 
     | coreG/R2_B_reg_1_  | CK ^ -> Q ^  | SDFFSRX1 | 0.093 | 0.345 |   0.516 |    0.035 | 
     | coreG/U219         | A1 ^ -> Y v  | AOI22X1  | 0.055 | 0.056 |   0.572 |    0.092 | 
     | coreG/U164         | A v -> Y ^   | INVX1    | 0.072 | 0.064 |   0.637 |    0.156 | 
     | coreG/S1reg_reg_1_ | D ^          | SDFFSRX1 | 0.072 | 0.001 |   0.638 |    0.157 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.480 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.532 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.651 | 
     | coreG/S1reg_reg_1_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.651 | 
     +-----------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin coreG/S2reg_reg_1_/CK 
Endpoint:   coreG/S2reg_reg_1_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_C_reg_1_/Q  (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                         -0.002
+ Phase Shift                   0.000
= Required Time                 0.169
  Arrival Time                  0.650
  Slack Time                    0.481
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.481 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.429 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.310 | 
     | coreG/R2_C_reg_1_  | CK ^ -> Q ^  | SDFFSRX1 | 0.092 | 0.344 |   0.515 |    0.034 | 
     | coreG/U213         | A1 ^ -> Y v  | AOI22X1  | 0.088 | 0.084 |   0.599 |    0.118 | 
     | coreG/U157         | A v -> Y ^   | INVX1    | 0.047 | 0.050 |   0.649 |    0.168 | 
     | coreG/S2reg_reg_1_ | D ^          | SDFFSRX1 | 0.047 | 0.000 |   0.650 |    0.169 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.481 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.533 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.652 | 
     | coreG/S2reg_reg_1_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.652 | 
     +-----------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin coreG/S2reg_reg_3_/CK 
Endpoint:   coreG/S2reg_reg_3_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_C_reg_3_/Q  (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                 0.157
  Arrival Time                  0.647
  Slack Time                    0.490
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.490 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.438 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.319 | 
     | coreG/R2_C_reg_3_  | CK ^ -> Q ^  | SDFFSRX1 | 0.089 | 0.342 |   0.513 |    0.023 | 
     | coreG/U209         | A1 ^ -> Y v  | AOI22X1  | 0.065 | 0.066 |   0.579 |    0.089 | 
     | coreG/U153         | A v -> Y ^   | INVX1    | 0.072 | 0.067 |   0.646 |    0.156 | 
     | coreG/S2reg_reg_3_ | D ^          | SDFFSRX1 | 0.072 | 0.001 |   0.647 |    0.157 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.490 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.542 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.661 | 
     | coreG/S2reg_reg_3_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.661 | 
     +-----------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin coreG/R1_C_reg_0_/CK 
Endpoint:   coreG/R1_C_reg_0_/D  (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/Dreg_reg_0_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.674
  Slack Time                    0.492
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.492 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.440 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.321 | 
     | coreG/Dreg_reg_0_ | CK ^ -> QN v | SDFFSRX1 | 0.155 | 0.373 |   0.544 |    0.053 | 
     | coreG/U255        | A1 v -> Y ^  | OAI22X1  | 0.019 | 0.129 |   0.674 |    0.182 | 
     | coreG/R1_C_reg_0_ | D ^          | SDFFSRX1 | 0.019 | 0.000 |   0.674 |    0.182 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.492 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.544 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.663 | 
     | coreG/R1_C_reg_0_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.663 | 
     +----------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin coreG/R1_D_reg_0_/CK 
Endpoint:   coreG/R1_D_reg_0_/D  (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/Dreg_reg_0_/QN (v) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                          0.011
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.674
  Slack Time                    0.492
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |   -0.492 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.440 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.321 | 
     | coreG/Dreg_reg_0_ | CK ^ -> QN v | SDFFSRX1 | 0.155 | 0.373 |   0.544 |    0.052 | 
     | coreG/U248        | A1 v -> Y ^  | OAI22X1  | 0.019 | 0.129 |   0.674 |    0.182 | 
     | coreG/R1_D_reg_0_ | D ^          | SDFFSRX1 | 0.019 | 0.000 |   0.674 |    0.182 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |              |          |       |       |  Time   |   Time   | 
     |-------------------+--------------+----------+-------+-------+---------+----------| 
     |                   | padClk ^     |          | 0.000 |       |   0.000 |    0.492 | 
     | padClkG           | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.544 | 
     | clk__L1_I0        | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.663 | 
     | coreG/R1_D_reg_0_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.663 | 
     +----------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin coreG/S1reg_reg_3_/CK 
Endpoint:   coreG/S1reg_reg_3_/D (^) checked with  leading edge of 'padClk'
Beginpoint: coreG/R2_B_reg_3_/Q  (^) triggered by  leading edge of 'padClk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.171
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                 0.158
  Arrival Time                  0.669
  Slack Time                    0.511
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |   -0.511 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |   -0.459 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |   -0.340 | 
     | coreG/R2_B_reg_3_  | CK ^ -> Q ^  | SDFFSRX1 | 0.087 | 0.341 |   0.512 |    0.001 | 
     | coreG/U217         | A0 ^ -> Y v  | AOI22X1  | 0.069 | 0.071 |   0.583 |    0.072 | 
     | coreG/U162         | A v -> Y ^   | INVX1    | 0.094 | 0.084 |   0.667 |    0.156 | 
     | coreG/S1reg_reg_3_ | D ^          | SDFFSRX1 | 0.094 | 0.002 |   0.669 |    0.158 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |              |          |       |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+-------+---------+----------| 
     |                    | padClk ^     |          | 0.000 |       |   0.000 |    0.511 | 
     | padClkG            | PAD ^ -> Y ^ | PDUDGZ   | 0.018 | 0.052 |   0.052 |    0.563 | 
     | clk__L1_I0         | A ^ -> Y ^   | CLKBUFX3 | 0.127 | 0.119 |   0.171 |    0.682 | 
     | coreG/S1reg_reg_3_ | CK ^         | SDFFSRX1 | 0.127 | 0.000 |   0.171 |    0.682 | 
     +-----------------------------------------------------------------------------------+ 

