{"vcs1":{"timestamp_begin":1700308541.011547852, "rt":21.40, "ut":20.07, "st":1.04}}
{"vcselab":{"timestamp_begin":1700308562.485859822, "rt":3.04, "ut":2.04, "st":0.20}}
{"link":{"timestamp_begin":1700308565.590041488, "rt":0.62, "ut":0.33, "st":0.44}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700308540.416437084}
{"VCS_COMP_START_TIME": 1700308540.416437084}
{"VCS_COMP_END_TIME": 1700308584.113399142}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +define+CG +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 542968}}
{"stitch_vcselab": {"peak_mem": 337288}}
