// Seed: 1668665536
module module_0 (
    input uwire id_0,
    input tri   id_1,
    input wor   id_2
);
  assign id_4 = 1;
  assign id_4 = 1 - 1;
  wand id_5;
  assign id_4 = id_4;
  id_6(
      1, id_4, 1 - id_1
  );
  initial id_5 = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    inout logic id_1,
    input tri0 id_2,
    input tri1 id_3,
    output uwire id_4
);
  tri0 id_6 = 1 + 1;
  always id_1 <= #id_3 id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
