Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Sun Nov 20 11:35:46 2022
| Host             : LAPTOP-D4PKTBDK running 64-bit major release  (build 9200)
| Command          : report_power -file CPU_power_routed.rpt -pb CPU_power_summary_routed.pb -rpx CPU_power_routed.rpx
| Design           : CPU
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 45.327 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 44.841                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     3.700 |      485 |       --- |             --- |
|   LUT as Logic           |     1.796 |      124 |     20800 |            0.60 |
|   LUT as Distributed RAM |     1.646 |      176 |      9600 |            1.83 |
|   F7/F8 Muxes            |     0.164 |       96 |     32600 |            0.29 |
|   CARRY4                 |     0.083 |       15 |      8150 |            0.18 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Register               |     0.005 |        7 |     41600 |            0.02 |
|   Others                 |     0.000 |        7 |       --- |             --- |
| Signals                  |     5.620 |      241 |       --- |             --- |
| I/O                      |    35.521 |       17 |       106 |           16.04 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |    45.327 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     9.664 |       9.324 |      0.341 |
| Vccaux    |       1.800 |     1.355 |       1.301 |      0.053 |
| Vcco33    |       3.300 |    10.054 |      10.053 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| CPU                             |    44.841 |
|   al1                           |     2.059 |
|   d1                            |     1.504 |
|     datamemory_reg_0_255_0_0    |     0.042 |
|     datamemory_reg_0_255_10_10  |     0.043 |
|     datamemory_reg_0_255_11_11  |     0.042 |
|     datamemory_reg_0_255_12_12  |     0.046 |
|     datamemory_reg_0_255_13_13  |     0.044 |
|     datamemory_reg_0_255_14_14  |     0.042 |
|     datamemory_reg_0_255_15_15  |     0.047 |
|     datamemory_reg_0_255_16_16  |     0.046 |
|     datamemory_reg_0_255_17_17  |     0.047 |
|     datamemory_reg_0_255_18_18  |     0.047 |
|     datamemory_reg_0_255_19_19  |     0.048 |
|     datamemory_reg_0_255_1_1    |     0.043 |
|     datamemory_reg_0_255_20_20  |     0.045 |
|     datamemory_reg_0_255_21_21  |     0.050 |
|     datamemory_reg_0_255_22_22  |     0.046 |
|     datamemory_reg_0_255_23_23  |     0.045 |
|     datamemory_reg_0_255_24_24  |     0.048 |
|     datamemory_reg_0_255_25_25  |     0.051 |
|     datamemory_reg_0_255_26_26  |     0.048 |
|     datamemory_reg_0_255_27_27  |     0.046 |
|     datamemory_reg_0_255_28_28  |     0.051 |
|     datamemory_reg_0_255_29_29  |     0.045 |
|     datamemory_reg_0_255_2_2    |     0.051 |
|     datamemory_reg_0_255_30_30  |     0.059 |
|     datamemory_reg_0_255_31_31  |     0.047 |
|     datamemory_reg_0_255_3_3    |     0.044 |
|     datamemory_reg_0_255_4_4    |     0.058 |
|     datamemory_reg_0_255_5_5    |     0.048 |
|     datamemory_reg_0_255_6_6    |     0.054 |
|     datamemory_reg_0_255_7_7    |     0.051 |
|     datamemory_reg_0_255_8_8    |     0.040 |
|     datamemory_reg_0_255_9_9    |     0.039 |
|   p1                            |     4.097 |
|   p2                            |     0.045 |
|   r1                            |     1.593 |
|     registers_reg_r1_0_31_0_5   |     0.128 |
|     registers_reg_r1_0_31_12_17 |     0.119 |
|     registers_reg_r1_0_31_18_23 |     0.116 |
|     registers_reg_r1_0_31_24_29 |     0.121 |
|     registers_reg_r1_0_31_30_31 |     0.042 |
|     registers_reg_r1_0_31_6_11  |     0.117 |
|     registers_reg_r2_0_31_0_5   |     0.147 |
|     registers_reg_r2_0_31_12_17 |     0.147 |
|     registers_reg_r2_0_31_18_23 |     0.148 |
|     registers_reg_r2_0_31_24_29 |     0.142 |
|     registers_reg_r2_0_31_30_31 |     0.049 |
|     registers_reg_r2_0_31_6_11  |     0.140 |
+---------------------------------+-----------+


