
---------- Begin Simulation Statistics ----------
final_tick                               560742230798500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  37500                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878568                       # Number of bytes of host memory used
host_op_rate                                    84290                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   266.67                       # Real time elapsed on the host
host_tick_rate                               30762543                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      22477347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008203                       # Number of seconds simulated
sim_ticks                                  8203348500                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     12.50%     12.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     37.50%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     12.50%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     12.50%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        99723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        201905                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35097                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          789                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40183                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28163                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35097                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6934                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45667                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5111                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329250                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          789                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1555682                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468792                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16310833                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.378062                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.619555                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11634633     71.33%     71.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       679905      4.17%     75.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       826230      5.07%     80.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       263372      1.61%     82.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       562756      3.45%     85.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       263107      1.61%     87.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       333201      2.04%     89.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       191947      1.18%     90.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1555682      9.54%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16310833                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302745                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651132                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034804     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47726      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476711     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002296     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657014      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6994118     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477331                       # Class of committed instruction
system.switch_cpus.commit.refs                9902731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.640668                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.640668                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12508556                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108124                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           753357                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2490183                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6066                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        613908                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786256                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1496                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367966                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45667                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084004                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15256513                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           125                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10472982                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12132                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002783                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1109833                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33274                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.638337                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16372412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.423381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.917004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12896152     78.77%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           103584      0.63%     79.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           213445      1.30%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           171561      1.05%     81.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           176293      1.08%     82.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           141539      0.86%     83.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           220051      1.34%     85.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            72446      0.44%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2377341     14.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16372412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989663                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173444                       # number of floating regfile writes
system.switch_cpus.idleCycles                   34264                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          819                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            36996                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.409026                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10300011                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367966                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          387011                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789846                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           12                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418820                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042177                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7932045                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4637                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23117436                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3274                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3939999                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6066                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3949369                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        26024                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       563215                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          243                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138693                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167213                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          243                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28903736                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22921052                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606195                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17521292                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.397056                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22964094                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21272987                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345006                       # number of integer regfile writes
system.switch_cpus.ipc                       0.609508                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.609508                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41151      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237289     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2681      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47761      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476943     23.69%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002406     17.31%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       759251      3.28%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94645      0.41%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7174391     31.03%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273463      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23122079                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22500031                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44063686                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21445102                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671262                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1037123                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044854                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             399      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       123092     11.87%     11.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       260937     25.16%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          88316      8.52%     45.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11694      1.13%     46.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       495123     47.74%     94.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        57562      5.55%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1618020                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     19590436                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475950                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1935952                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038332                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23122079                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       564794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          435                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       269721                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16372412                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.412259                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.371719                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10991989     67.14%     67.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       688001      4.20%     71.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       700824      4.28%     75.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       645799      3.94%     79.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       887438      5.42%     84.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       697670      4.26%     89.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       775224      4.73%     93.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       478149      2.92%     96.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       507318      3.10%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16372412                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.409309                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084004                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        23061                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        95572                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789846                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418820                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10607734                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 16406676                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4424829                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390922                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         255095                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1032892                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3089230                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         14969                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67936905                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064250                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20905830                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2815570                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4779275                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6066                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8092713                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           514852                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040558                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21167330                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3800071                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37634714                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45953890                       # The number of ROB writes
system.switch_cpus.timesIdled                     345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110714                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        46353                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222733                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          46353                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560742230798500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              73035                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29855                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69868                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29147                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29147                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         73035                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       304087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       304087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 304087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8450368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8450368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8450368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            102182                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  102182    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              102182                       # Request fanout histogram
system.membus.reqLayer2.occupancy           339255000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          564648250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8203348500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560742230798500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560742230798500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560742230798500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81120                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63165                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          162649                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30899                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30899                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80723                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       333842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9275648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9308480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          115216                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1910720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           227235                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.203987                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.402960                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 180882     79.60%     79.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  46353     20.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             227235                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          144790000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167428500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            592500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560742230798500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           28                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         9809                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9837                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           28                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         9809                       # number of overall hits
system.l2.overall_hits::total                    9837                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          367                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       101810                       # number of demand (read+write) misses
system.l2.demand_misses::total                 102182                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          367                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       101810                       # number of overall misses
system.l2.overall_misses::total                102182                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     28440500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  10294485000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10322925500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     28440500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  10294485000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10322925500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111619                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112019                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111619                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112019                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.929114                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.912121                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.912185                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.929114                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.912121                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.912185                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77494.550409                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101114.674393                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101024.891860                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77494.550409                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101114.674393                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101024.891860                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               29855                       # number of writebacks
system.l2.writebacks::total                     29855                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       101810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            102177                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       101810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           102177                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     24770500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   9276385000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9301155500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     24770500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   9276385000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9301155500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.929114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.912121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.912140                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.929114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.912121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.912140                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67494.550409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91114.674393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91029.835482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67494.550409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91114.674393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91029.835482                       # average overall mshr miss latency
system.l2.replacements                         115216                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        33310                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            33310                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        33310                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        33310                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        30860                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         30860                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1752                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1752                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        29145                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29147                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2836217000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2836217000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30897                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30899                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.943295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.943299                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97314.016126                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97307.338663                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        29145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2544767000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2544767000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.943295                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.943234                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87314.016126                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87314.016126                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              369                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     28440500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28440500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.929114                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.929471                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77494.550409                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77074.525745                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     24770500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24770500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.929114                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.924433                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67494.550409                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67494.550409                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         8057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        72665                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           72666                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7458268000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7458268000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.900188                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.900190                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102639.069703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102637.657226                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        72665                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        72665                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6731618000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6731618000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.900188                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.900177                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92639.069703                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92639.069703                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560742230798500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2021.715354                       # Cycle average of tags in use
system.l2.tags.total_refs                      188554                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    115216                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.636526                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027450500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     227.162374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.016752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.113842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     6.765340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1787.657045                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.110919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.872879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987166                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          761                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1168                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    562730                       # Number of tag accesses
system.l2.tags.data_accesses                   562730                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560742230798500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        23488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6515840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6539648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        23488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1910720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1910720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       101810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              102182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29855                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29855                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             15603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             23405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2863221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    794290283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             797192512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        15603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2863221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2878824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      232919521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            232919521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      232919521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            15603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            23405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2863221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    794290283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1030112033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     29855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    101806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000131222250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1767                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1767                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              203154                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              28109                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      102177                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      29855                       # Number of write requests accepted
system.mem_ctrls.readBursts                    102177                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29855                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2005                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3151134250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  510865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5066878000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30841.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49591.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14286                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23366                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                102177                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29855                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   56531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        94346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.532572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.390872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    78.870558                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        79989     84.78%     84.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8590      9.10%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3877      4.11%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1196      1.27%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          417      0.44%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          160      0.17%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           59      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           32      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        94346                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.822864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.304545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.979013                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1155     65.37%     65.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          599     33.90%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           12      0.68%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1767                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.887380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.848988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.158109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1066     60.33%     60.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      1.81%     62.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              498     28.18%     90.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              148      8.38%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      1.08%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1767                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6539072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1909760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6539328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1910720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       797.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       232.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    797.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    232.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8203172500                       # Total gap between requests
system.mem_ctrls.avgGap                      62130.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        23488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6515584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1909760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2863221.037116733380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 794259076.034621596336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 232802495.224968165159                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          367                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       101810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        29855                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9671250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5057206750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 197095938000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26352.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49672.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6601773.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            346254300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            184011960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           383375160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           81870480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     647215920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3683863830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         47857440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5374449090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.153087                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     95342750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    273780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7834215250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            327483240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            174031110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           346140060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           73894320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     647215920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3682222230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         49238400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5300225280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.105097                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     98507500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    273780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7831050500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8203338000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560742230798500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083601                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083612                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083601                       # number of overall hits
system.cpu.icache.overall_hits::total         1083612                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          403                       # number of overall misses
system.cpu.icache.overall_misses::total           405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     30114500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30114500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     30114500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30114500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084004                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084004                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084017                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74725.806452                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74356.790123                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74725.806452                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74356.790123                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     29339000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29339000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     29339000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29339000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 74275.949367                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74275.949367                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 74275.949367                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74275.949367                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083601                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083612                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     30114500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30114500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084004                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74725.806452                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74356.790123                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     29339000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29339000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 74275.949367                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74275.949367                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560742230798500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004094                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44766                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            385.913793                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004065                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168431                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168431                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560742230798500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560742230798500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560742230798500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560742230798500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560742230798500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560742230798500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560742230798500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9293930                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9293933                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9308509                       # number of overall hits
system.cpu.dcache.overall_hits::total         9308512                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       163288                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         163291                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       166085                       # number of overall misses
system.cpu.dcache.overall_misses::total        166088                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14891846200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14891846200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14891846200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14891846200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9457218                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9457224                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9474594                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9474600                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017266                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017266                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017530                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017530                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 91199.881192                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91198.205657                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 89664.004576                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89662.385001                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1935557                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             26595                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.778981                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        33310                       # number of writebacks
system.cpu.dcache.writebacks::total             33310                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        52948                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52948                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        52948                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52948                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       110340                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110340                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       111619                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111619                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10458950700                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10458950700                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10569993700                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10569993700                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011667                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011781                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011781                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 94788.387711                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 94788.387711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 94697.082934                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 94697.082934                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110598                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7073275                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7073276                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       132363                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132364                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11957717000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11957717000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7205638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7205640                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018369                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018369                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 90340.329246                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 90339.646732                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        52920                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        52920                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79443                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79443                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7556563500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7556563500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 95119.311960                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95119.311960                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2220655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2220657                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30925                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30927                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2934129200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2934129200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013735                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013736                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 94878.874697                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94872.739031                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30897                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30897                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2902387200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2902387200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 93937.508496                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93937.508496                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14579                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14579                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         2797                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2797                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.160969                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.160969                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    111043000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    111043000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 86820.172009                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86820.172009                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560742230798500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.014861                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7755233                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110598                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.120915                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.014859                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000015                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000015                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19060822                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19060822                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560767398835500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53072                       # Simulator instruction rate (inst/s)
host_mem_usage                                 897912                       # Number of bytes of host memory used
host_op_rate                                   119156                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   753.69                       # Real time elapsed on the host
host_tick_rate                               33393147                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89806643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025168                       # Number of seconds simulated
sim_ticks                                 25168037000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       313659                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        627543                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       200817                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           23                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7326                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       224851                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       126484                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       200817                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        74333                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          266467                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           27901                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3822                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1109986                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1269855                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7502                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             145138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4649803                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1708893                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67329296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     49999523                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.346599                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.595347                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35937955     71.88%     71.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2074979      4.15%     76.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2492348      4.98%     81.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       808690      1.62%     82.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1682807      3.37%     85.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       780841      1.56%     87.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       995006      1.99%     89.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       577094      1.15%     90.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4649803      9.30%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     49999523                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63164629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8882                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31443551                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22809050                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4522      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9509813     14.12%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1963      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1260      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       151235      0.22%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.01%     14.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.01%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16215859     24.08%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        33835      0.05%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11859929     17.61%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2070834      3.08%     59.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       188850      0.28%     59.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20738216     30.80%     90.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6542268      9.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67329296                       # Class of committed instruction
system.switch_cpus.commit.refs               29540168                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67329296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.677869                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.677869                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      38536326                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69623418                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2305472                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7514189                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          24622                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1845432                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23263630                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4759                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7113549                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1840                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              266467                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3288295                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              46815703                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2060                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31672774                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          195                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1187                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           49244                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.005294                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3384310                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       154385                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.629226                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     50226041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.399571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.897375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         39732530     79.11%     79.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           316337      0.63%     79.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           638315      1.27%     81.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           521071      1.04%     82.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           539363      1.07%     83.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           429374      0.85%     83.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           663343      1.32%     85.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           231315      0.46%     85.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7154393     14.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     50226041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         106677952                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         56837833                       # number of floating regfile writes
system.switch_cpus.idleCycles                  110033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9602                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           211597                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.380141                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30797729                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7113549                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1037708                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23284157                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           12                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          405                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7282155                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69345608                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23684180                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        25490                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69470864                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10096                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      12327784                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          24622                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12355838                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        78377                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1672662                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          758                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       475124                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       551045                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          758                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6542                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         3060                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86718129                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68883194                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606315                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52578526                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.368466                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               69024456                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         64474196                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4724297                       # number of integer regfile writes
system.switch_cpus.ipc                       0.595994                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.595994                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       137132      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10267934     14.77%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1975      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8747      0.01%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          793      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       152556      0.22%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5021      0.01%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5149      0.01%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           80      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16216527     23.33%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     38.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        33835      0.05%     38.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11860258     17.07%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2412170      3.47%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       320325      0.46%     59.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21279107     30.62%     90.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6794601      9.78%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69496351                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        66752443                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    130721970                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     63631140                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     64367453                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3095526                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044542                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13740      0.44%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            759      0.02%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              2      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.01%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       364073     11.76%     12.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       769909     24.87%     37.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         259760      8.39%     45.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         37940      1.23%     46.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1473839     47.61%     94.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       175141      5.66%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5702302                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     61596471                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5252054                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      6995231                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69333102                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69496351                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12506                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2016327                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4169                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11461                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1102722                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     50226041                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.383672                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.353557                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     34021147     67.74%     67.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2075690      4.13%     71.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2129815      4.24%     76.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1953569      3.89%     80.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2668950      5.31%     85.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2093044      4.17%     89.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2336033      4.65%     94.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1439238      2.87%     97.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1508555      3.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     50226041                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.380647                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3288496                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   268                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        65848                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       303010                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23284157                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7282155                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31919346                       # number of misc regfile reads
system.switch_cpus.numCycles                 50336074                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13567125                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61225031                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         764942                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3144756                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        9366932                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         31471                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     204246410                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69459277                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63140637                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8492027                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       14960525                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          24622                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      24997447                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1915611                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    106843907                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64418873                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           64                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           14                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11405209                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           14                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            114171589                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           138303146                       # The number of ROB writes
system.switch_cpus.timesIdled                    1221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       339181                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       135699                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       678592                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         135699                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  25168037000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             221093                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        94898                       # Transaction distribution
system.membus.trans_dist::CleanEvict           218761                       # Transaction distribution
system.membus.trans_dist::ReadExReq             92791                       # Transaction distribution
system.membus.trans_dist::ReadExResp            92791                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        221093                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       941427                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       941427                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 941427                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     26162048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     26162048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26162048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            313884                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  313884    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              313884                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1062431500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1736964250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  25168037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25168037000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  25168037000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  25168037000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            242577                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       197824                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1971                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          499703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96834                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96834                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2201                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240376                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1018003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       267008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28168704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28435712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          360317                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6073472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           699728                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.193932                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.395377                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 564028     80.61%     80.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 135700     19.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             699728                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          444193000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         505815000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3301500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  25168037000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          901                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        24626                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25527                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          901                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        24626                       # number of overall hits
system.l2.overall_hits::total                   25527                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1300                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       312584                       # number of demand (read+write) misses
system.l2.demand_misses::total                 313884                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1300                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       312584                       # number of overall misses
system.l2.overall_misses::total                313884                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    108369500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  31707138500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31815508000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    108369500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  31707138500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31815508000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2201                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337210                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               339411                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2201                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337210                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              339411                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.590641                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.926971                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.924790                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.590641                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.926971                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.924790                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83361.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101435.577317                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101360.719247                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83361.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101435.577317                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101360.719247                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               94898                       # number of writebacks
system.l2.writebacks::total                     94898                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1300                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       312584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            313884                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1300                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       312584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           313884                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     95369500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  28581298500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28676668000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     95369500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  28581298500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28676668000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.590641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.926971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.924790                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.590641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.926971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.924790                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73361.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91435.577317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91360.719247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73361.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91435.577317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91360.719247                       # average overall mshr miss latency
system.l2.replacements                         360317                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       102926                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           102926                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       102926                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       102926                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1970                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1970                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1970                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1970                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        89041                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         89041                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4043                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4043                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        92791                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               92791                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   9103875000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9103875000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        96834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.958248                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.958248                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98111.616428                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98111.616428                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        92791                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          92791                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8175965000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8175965000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.958248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.958248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88111.616428                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88111.616428                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          901                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                901                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1300                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1300                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    108369500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    108369500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2201                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2201                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.590641                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.590641                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83361.153846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83361.153846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1300                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1300                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     95369500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     95369500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.590641                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.590641                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73361.153846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73361.153846                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        20583                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             20583                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       219793                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219793                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  22603263500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22603263500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.914372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.914372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102838.868845                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102838.868845                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       219793                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219793                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  20405333500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20405333500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.914372                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.914372                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92838.868845                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92838.868845                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  25168037000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      592869                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    362365                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.636110                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     229.924976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.017796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1811.057228                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.112268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.884305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1151                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1717499                       # Number of tag accesses
system.l2.tags.data_accesses                  1717499                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25168037000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        83200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     20005376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20088576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        83200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         83200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6073472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6073472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       312584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              313884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        94898                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94898                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3305780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    794872322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             798178102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3305780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3305780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      241316873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            241316873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      241316873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3305780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    794872322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1039494975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     94897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    312574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000216779750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5610                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5610                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              634361                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              89385                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      313884                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94898                       # Number of write requests accepted
system.mem_ctrls.readBursts                    313884                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94898                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             23185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5734                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9787307000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1569370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15672444500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31182.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49932.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    43347                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73964                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                313884                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94898                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  173137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   71444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   42081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   27147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       291443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.763117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.493319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    78.825834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       247300     84.85%     84.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25491      8.75%     93.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12919      4.43%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3644      1.25%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1277      0.44%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          451      0.15%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          202      0.07%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           70      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           89      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       291443                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.937790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.519529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     21.004008                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              6      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           418      7.45%      7.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          1800     32.09%     39.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1645     29.32%     68.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          1087     19.38%     88.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           450      8.02%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          134      2.39%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           46      0.82%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.18%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            3      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            2      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5610                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.912834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.873954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.165283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3321     59.20%     59.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              104      1.85%     61.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1625     28.97%     90.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              490      8.73%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               55      0.98%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.23%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5610                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20087936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6072384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20088576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6073472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       798.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       241.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    798.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    241.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25167755000                       # Total gap between requests
system.mem_ctrls.avgGap                      61567.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        83200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     20004736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6072384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3305780.264070654288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 794846892.508939027786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 241273644.027144432068                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1300                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       312584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        94898                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     41838750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15630605750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 609621620000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32183.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50004.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6423967.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1073634660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            570646560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1174837020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          257800140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1986516480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11300924880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        147958080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16512317820                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        656.082865                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    293076000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    840320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24034641000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1007275500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            535379625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1066223340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          237478680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1986516480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11286119130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        160426080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16279418835                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.829105                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    326573250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    840320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24001143750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    33371375000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560767398835500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4369429                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4369440                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4369429                       # number of overall hits
system.cpu.icache.overall_hits::total         4369440                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2869                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2871                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2869                       # number of overall misses
system.cpu.icache.overall_misses::total          2871                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    165223999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    165223999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    165223999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    165223999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4372298                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4372311                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4372298                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4372311                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000656                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000657                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000656                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000657                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 57589.403625                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57549.285615                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 57589.403625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57549.285615                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          337                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.444444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2087                       # number of writebacks
system.cpu.icache.writebacks::total              2087                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          273                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          273                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          273                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          273                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2596                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2596                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2596                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2596                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    150533999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150533999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    150533999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150533999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000594                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000594                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000594                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000594                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 57986.902542                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57986.902542                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 57986.902542                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57986.902542                       # average overall mshr miss latency
system.cpu.icache.replacements                   2087                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4369429                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4369440                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2869                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2871                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    165223999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    165223999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4372298                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4372311                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000656                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000657                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 57589.403625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57549.285615                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          273                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          273                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2596                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2596                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    150533999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150533999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000594                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000594                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 57986.902542                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57986.902542                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560767398835500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.022753                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4372038                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2598                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1682.847575                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000066                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.022686                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8747220                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8747220                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560767398835500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560767398835500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560767398835500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560767398835500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560767398835500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560767398835500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560767398835500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37070165                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37070168                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37132135                       # number of overall hits
system.cpu.dcache.overall_hits::total        37132138                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       652666                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         652669                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       664270                       # number of overall misses
system.cpu.dcache.overall_misses::total        664273                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  60453748009                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60453748009                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  60453748009                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60453748009                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37722831                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37722837                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37796405                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37796411                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017302                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017302                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017575                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 92625.857650                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92625.431894                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 91007.795037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91007.384026                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7662907                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            106658                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.845591                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136236                       # number of writebacks
system.cpu.dcache.writebacks::total            136236                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       209276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       209276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       209276                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       209276                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       443390                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443390                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       448829                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448829                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  42570406509                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42570406509                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  43056641509                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43056641509                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011754                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011754                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011875                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011875                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 96011.201220                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96011.201220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 95931.059510                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95931.059510                       # average overall mshr miss latency
system.cpu.dcache.replacements                 447808                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28215296                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28215297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       524818                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        524819                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  48125199000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48125199000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28740114                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28740116                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018261                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018261                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 91698.834644                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91698.659919                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       209159                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       209159                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       315659                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315659                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  30372685500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30372685500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 96219.925616                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96219.925616                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127850                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  12328549009                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12328549009                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 96431.301303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96429.792796                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127731                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127731                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  12197721009                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12197721009                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 95495.384903                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95495.384903                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        61970                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         61970                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        11604                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        11604                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73574                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73574                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.157719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.157719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5439                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5439                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    486235000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    486235000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073926                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073926                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89397.867255                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89397.867255                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560767398835500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.060819                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37580970                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            448832                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.730594                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.060817                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000059                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000059                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          526                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          76041654                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         76041654                       # Number of data accesses

---------- End Simulation Statistics   ----------
