Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan 20 17:21:25 2022
| Host         : DESKTOP-HBUA1FM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1035 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     83.008        0.000                      0                 6422        0.085        0.000                      0                 6422        3.000        0.000                       0                  1041  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         83.008        0.000                      0                 6422        0.234        0.000                      0                 6422       48.750        0.000                       0                  1037  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       83.017        0.000                      0                 6422        0.234        0.000                      0                 6422       48.750        0.000                       0                  1037  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         83.008        0.000                      0                 6422        0.085        0.000                      0                 6422  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       83.008        0.000                      0                 6422        0.085        0.000                      0                 6422  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       83.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.008ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.872ns  (logic 3.683ns (21.829%)  route 13.189ns (78.171%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.498    14.430    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.152    14.582 r  processor/control_unit/mir_reg[32]_i_3/O
                         net (fo=3, routed)           1.059    15.641    processor/control_unit/mir_reg[32]_i_3_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I4_O)        0.332    15.973 r  processor/control_unit/mir_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    15.973    processor/control_unit/control_store/words[511]_0[31]
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.450    98.499    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[31]/C
                         clock pessimism              0.603    99.101    
                         clock uncertainty           -0.149    98.952    
    SLICE_X28Y6          FDRE (Setup_fdre_C_D)        0.029    98.981    processor/control_unit/mir_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         98.981    
                         arrival time                         -15.973    
  -------------------------------------------------------------------
                         slack                                 83.008    

Slack (MET) :             83.084ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.720ns  (logic 3.683ns (22.028%)  route 13.037ns (77.972%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=4 LUT5=5 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.069    14.001    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y6          LUT5 (Prop_lut5_I1_O)        0.152    14.153 r  processor/control_unit/mir_reg[2]_i_4/O
                         net (fo=1, routed)           0.816    14.969    processor/control_unit/mir_reg[2]_i_4_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I2_O)        0.332    15.301 r  processor/control_unit/mir_reg[2]_i_1/O
                         net (fo=1, routed)           0.520    15.821    processor/control_unit/control_store/words[511]_0[2]
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.450    98.499    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
                         clock pessimism              0.603    99.101    
                         clock uncertainty           -0.149    98.952    
    SLICE_X28Y6          FDRE (Setup_fdre_C_D)       -0.047    98.905    processor/control_unit/mir_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         98.905    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                 83.084    

Slack (MET) :             83.380ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.473ns  (logic 3.683ns (22.357%)  route 12.790ns (77.643%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.498    14.430    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.152    14.582 r  processor/control_unit/mir_reg[32]_i_3/O
                         net (fo=3, routed)           0.661    15.243    processor/control_unit/mir_reg[32]_i_3_n_0
    SLICE_X28Y7          LUT6 (Prop_lut6_I0_O)        0.332    15.575 r  processor/control_unit/mir_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    15.575    processor/control_unit/control_store/words[511]_0[24]
    SLICE_X28Y7          FDRE                                         r  processor/control_unit/mir_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.449    98.498    processor/control_unit/clk_out1
    SLICE_X28Y7          FDRE                                         r  processor/control_unit/mir_reg_reg[24]/C
                         clock pessimism              0.578    99.075    
                         clock uncertainty           -0.149    98.926    
    SLICE_X28Y7          FDRE (Setup_fdre_C_D)        0.029    98.955    processor/control_unit/mir_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         98.955    
                         arrival time                         -15.575    
  -------------------------------------------------------------------
                         slack                                 83.380    

Slack (MET) :             83.444ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.414ns  (logic 3.683ns (22.438%)  route 12.731ns (77.562%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.498    14.430    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.152    14.582 r  processor/control_unit/mir_reg[32]_i_3/O
                         net (fo=3, routed)           0.601    15.183    processor/control_unit/mir_reg[32]_i_3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I1_O)        0.332    15.515 r  processor/control_unit/mir_reg[32]_i_1/O
                         net (fo=1, routed)           0.000    15.515    processor/control_unit/control_store/words[511]_0[32]
    SLICE_X28Y2          FDRE                                         r  processor/control_unit/mir_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.451    98.500    processor/control_unit/clk_out1
    SLICE_X28Y2          FDRE                                         r  processor/control_unit/mir_reg_reg[32]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X28Y2          FDRE (Setup_fdre_C_D)        0.031    98.959    processor/control_unit/mir_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         98.959    
                         arrival time                         -15.515    
  -------------------------------------------------------------------
                         slack                                 83.444    

Slack (MET) :             83.583ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.327ns  (logic 3.675ns (22.509%)  route 12.652ns (77.491%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          1.909    13.841    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I0_O)        0.150    13.991 r  processor/control_unit/mir_reg[34]_i_4/O
                         net (fo=2, routed)           1.112    15.102    processor/control_unit/mir_reg[34]_i_4_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I0_O)        0.326    15.428 r  processor/control_unit/mir_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    15.428    processor/control_unit/control_store/words[511]_0[11]
    SLICE_X5Y7           FDRE                                         r  processor/control_unit/mir_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.519    98.568    processor/control_unit/clk_out1
    SLICE_X5Y7           FDRE                                         r  processor/control_unit/mir_reg_reg[11]/C
                         clock pessimism              0.564    99.131    
                         clock uncertainty           -0.149    98.982    
    SLICE_X5Y7           FDRE (Setup_fdre_C_D)        0.029    99.011    processor/control_unit/mir_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         99.011    
                         arrival time                         -15.428    
  -------------------------------------------------------------------
                         slack                                 83.583    

Slack (MET) :             83.744ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.167ns  (logic 3.447ns (21.322%)  route 12.719ns (78.678%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.069    14.001    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y6          LUT4 (Prop_lut4_I3_O)        0.124    14.125 r  processor/control_unit/mir_reg[35]_i_2/O
                         net (fo=2, routed)           1.019    15.144    processor/control_unit/mir_reg[35]_i_2_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.124    15.268 r  processor/control_unit/mir_reg[35]_i_1/O
                         net (fo=1, routed)           0.000    15.268    processor/control_unit/control_store/words[511]_0[35]
    SLICE_X7Y6           FDRE                                         r  processor/control_unit/mir_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.520    98.569    processor/control_unit/clk_out1
    SLICE_X7Y6           FDRE                                         r  processor/control_unit/mir_reg_reg[35]/C
                         clock pessimism              0.564    99.132    
                         clock uncertainty           -0.149    98.983    
    SLICE_X7Y6           FDRE (Setup_fdre_C_D)        0.029    99.012    processor/control_unit/mir_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                         -15.268    
  -------------------------------------------------------------------
                         slack                                 83.744    

Slack (MET) :             83.835ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.021ns  (logic 3.447ns (21.516%)  route 12.574ns (78.484%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.498    14.430    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.124    14.554 r  processor/control_unit/mir_reg[28]_i_6/O
                         net (fo=1, routed)           0.444    14.998    processor/control_unit/mir_reg[28]_i_6_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.122 r  processor/control_unit/mir_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    15.122    processor/control_unit/control_store/words[511]_0[28]
    SLICE_X28Y1          FDRE                                         r  processor/control_unit/mir_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.451    98.500    processor/control_unit/clk_out1
    SLICE_X28Y1          FDRE                                         r  processor/control_unit/mir_reg_reg[28]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X28Y1          FDRE (Setup_fdre_C_D)        0.029    98.957    processor/control_unit/mir_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         98.957    
                         arrival time                         -15.122    
  -------------------------------------------------------------------
                         slack                                 83.835    

Slack (MET) :             83.902ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.009ns  (logic 3.447ns (21.532%)  route 12.562ns (78.468%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.069    14.001    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y6          LUT4 (Prop_lut4_I3_O)        0.124    14.125 r  processor/control_unit/mir_reg[35]_i_2/O
                         net (fo=2, routed)           0.861    14.986    processor/control_unit/mir_reg[35]_i_2_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I0_O)        0.124    15.110 r  processor/control_unit/mir_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    15.110    processor/control_unit/control_store/words[511]_0[14]
    SLICE_X5Y6           FDRE                                         r  processor/control_unit/mir_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.520    98.569    processor/control_unit/clk_out1
    SLICE_X5Y6           FDRE                                         r  processor/control_unit/mir_reg_reg[14]/C
                         clock pessimism              0.564    99.132    
                         clock uncertainty           -0.149    98.983    
    SLICE_X5Y6           FDRE (Setup_fdre_C_D)        0.029    99.012    processor/control_unit/mir_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                         -15.110    
  -------------------------------------------------------------------
                         slack                                 83.902    

Slack (MET) :             83.993ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.851ns  (logic 3.447ns (21.746%)  route 12.404ns (78.254%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 98.502 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.190    14.122    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.246 f  processor/control_unit/mir_reg[16]_i_7/O
                         net (fo=1, routed)           0.582    14.828    processor/control_unit/mir_reg[16]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I5_O)        0.124    14.952 r  processor/control_unit/mir_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    14.952    processor/control_unit/control_store/words[511]_0[16]
    SLICE_X13Y4          FDRE                                         r  processor/control_unit/mir_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.453    98.502    processor/control_unit/clk_out1
    SLICE_X13Y4          FDRE                                         r  processor/control_unit/mir_reg_reg[16]/C
                         clock pessimism              0.564    99.065    
                         clock uncertainty           -0.149    98.916    
    SLICE_X13Y4          FDRE (Setup_fdre_C_D)        0.029    98.945    processor/control_unit/mir_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         98.945    
                         arrival time                         -14.952    
  -------------------------------------------------------------------
                         slack                                 83.993    

Slack (MET) :             84.323ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.532ns  (logic 3.675ns (23.661%)  route 11.857ns (76.339%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          1.909    13.841    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I0_O)        0.150    13.991 r  processor/control_unit/mir_reg[34]_i_4/O
                         net (fo=2, routed)           0.317    14.307    processor/control_unit/mir_reg[34]_i_4_n_0
    SLICE_X28Y7          LUT6 (Prop_lut6_I3_O)        0.326    14.633 r  processor/control_unit/mir_reg[34]_i_1/O
                         net (fo=1, routed)           0.000    14.633    processor/control_unit/control_store/words[511]_0[34]
    SLICE_X28Y7          FDRE                                         r  processor/control_unit/mir_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.449    98.498    processor/control_unit/clk_out1
    SLICE_X28Y7          FDRE                                         r  processor/control_unit/mir_reg_reg[34]/C
                         clock pessimism              0.578    99.075    
                         clock uncertainty           -0.149    98.926    
    SLICE_X28Y7          FDRE (Setup_fdre_C_D)        0.031    98.957    processor/control_unit/mir_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         98.957    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                 84.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 processor/datapath/mdr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            buffer_out/temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.578%)  route 0.198ns (58.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.596    -0.551    processor/datapath/clk_out1
    SLICE_X3Y9           FDRE                                         r  processor/datapath/mdr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  processor/datapath/mdr_reg_reg[6]/Q
                         net (fo=3, routed)           0.198    -0.212    buffer_out/temp_reg[7]_0[6]
    SLICE_X4Y10          FDRE                                         r  buffer_out/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.864    -0.791    buffer_out/clk_out1
    SLICE_X4Y10          FDRE                                         r  buffer_out/temp_reg[6]/C
                         clock pessimism              0.274    -0.517    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.071    -0.446    buffer_out/temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 processor/datapath/mdr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            buffer_out/temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.422%)  route 0.184ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.594    -0.553    processor/datapath/clk_out1
    SLICE_X7Y9           FDRE                                         r  processor/datapath/mdr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  processor/datapath/mdr_reg_reg[3]/Q
                         net (fo=3, routed)           0.184    -0.228    buffer_out/temp_reg[7]_0[3]
    SLICE_X4Y10          FDRE                                         r  buffer_out/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.864    -0.791    buffer_out/clk_out1
    SLICE_X4Y10          FDRE                                         r  buffer_out/temp_reg[3]/C
                         clock pessimism              0.253    -0.538    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.072    -0.466    buffer_out/temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 processor/control_unit/mir_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/datapath/rd_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.597    -0.550    processor/control_unit/clk_out1
    SLICE_X1Y4           FDRE                                         r  processor/control_unit/mir_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  processor/control_unit/mir_reg_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.233    processor/datapath/Q[1]
    SLICE_X1Y4           FDRE                                         r  processor/datapath/rd_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.868    -0.787    processor/datapath/clk_out1
    SLICE_X1Y4           FDRE                                         r  processor/datapath/rd_ff_reg/C
                         clock pessimism              0.237    -0.550    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.070    -0.480    processor/datapath/rd_ff_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 deb1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.564    -0.583    deb1/clk_out1
    SLICE_X8Y35          FDRE                                         r  deb1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  deb1/count_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.294    deb1/count[11]
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  deb1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    deb1/count_reg[12]_i_1_n_5
    SLICE_X8Y35          FDRE                                         r  deb1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.833    -0.822    deb1/clk_out1
    SLICE_X8Y35          FDRE                                         r  deb1/count_reg[11]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.134    -0.449    deb1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 deb1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.564    -0.583    deb1/clk_out1
    SLICE_X8Y36          FDRE                                         r  deb1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  deb1/count_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.294    deb1/count[15]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  deb1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    deb1/count_reg[16]_i_1_n_5
    SLICE_X8Y36          FDRE                                         r  deb1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.833    -0.822    deb1/clk_out1
    SLICE_X8Y36          FDRE                                         r  deb1/count_reg[15]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.134    -0.449    deb1/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 deb1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.566    -0.581    deb1/clk_out1
    SLICE_X8Y38          FDRE                                         r  deb1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  deb1/count_reg[23]/Q
                         net (fo=2, routed)           0.125    -0.292    deb1/count[23]
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.182 r  deb1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.182    deb1/count_reg[24]_i_1_n_5
    SLICE_X8Y38          FDRE                                         r  deb1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.836    -0.819    deb1/clk_out1
    SLICE_X8Y38          FDRE                                         r  deb1/count_reg[23]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.134    -0.447    deb1/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 deb1/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.566    -0.581    deb1/clk_out1
    SLICE_X8Y39          FDRE                                         r  deb1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  deb1/count_reg[27]/Q
                         net (fo=2, routed)           0.125    -0.292    deb1/count[27]
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.182 r  deb1/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.182    deb1/count_reg[28]_i_1_n_5
    SLICE_X8Y39          FDRE                                         r  deb1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.836    -0.819    deb1/clk_out1
    SLICE_X8Y39          FDRE                                         r  deb1/count_reg[27]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X8Y39          FDRE (Hold_fdre_C_D)         0.134    -0.447    deb1/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 deb1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.567    -0.580    deb1/clk_out1
    SLICE_X8Y40          FDRE                                         r  deb1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  deb1/count_reg[31]/Q
                         net (fo=2, routed)           0.125    -0.291    deb1/count[31]
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.181 r  deb1/count_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.181    deb1/count_reg[31]_i_3_n_5
    SLICE_X8Y40          FDRE                                         r  deb1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.837    -0.818    deb1/clk_out1
    SLICE_X8Y40          FDRE                                         r  deb1/count_reg[31]/C
                         clock pessimism              0.238    -0.580    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.134    -0.446    deb1/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 deb1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.564    -0.583    deb1/clk_out1
    SLICE_X8Y34          FDRE                                         r  deb1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  deb1/count_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.294    deb1/count[7]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  deb1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    deb1/count_reg[8]_i_1_n_5
    SLICE_X8Y34          FDRE                                         r  deb1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.832    -0.823    deb1/clk_out1
    SLICE_X8Y34          FDRE                                         r  deb1/count_reg[7]/C
                         clock pessimism              0.240    -0.583    
    SLICE_X8Y34          FDRE (Hold_fdre_C_D)         0.134    -0.449    deb1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 deb1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.565    -0.582    deb1/clk_out1
    SLICE_X8Y37          FDRE                                         r  deb1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  deb1/count_reg[19]/Q
                         net (fo=2, routed)           0.125    -0.293    deb1/count[19]
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.183 r  deb1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.183    deb1/count_reg[20]_i_1_n_5
    SLICE_X8Y37          FDRE                                         r  deb1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.834    -0.821    deb1/clk_out1
    SLICE_X8Y37          FDRE                                         r  deb1/count_reg[19]/C
                         clock pessimism              0.239    -0.582    
    SLICE_X8Y37          FDRE (Hold_fdre_C_D)         0.134    -0.448    deb1/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   clk_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X4Y10      buffer_out/temp_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y10      buffer_out/temp_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y10      buffer_out/temp_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y10      buffer_out/temp_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y10      buffer_out/temp_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X7Y13      buffer_out/temp_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y10      buffer_out/temp_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X7Y13      buffer_out/temp_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X6Y11      dp_ar_ram/mem_reg_r2_448_511_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X6Y11      dp_ar_ram/mem_reg_r2_448_511_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X6Y11      dp_ar_ram/mem_reg_r2_448_511_15_17/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X6Y11      dp_ar_ram/mem_reg_r2_448_511_15_17/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X6Y2       dp_ar_ram/mem_reg_r1_192_255_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y18     dp_ar_ram/mem_reg_r2_448_511_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y18     dp_ar_ram/mem_reg_r2_448_511_18_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y18     dp_ar_ram/mem_reg_r2_448_511_18_20/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y18     dp_ar_ram/mem_reg_r2_448_511_18_20/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X6Y20      dp_ar_ram/mem_reg_r2_448_511_21_23/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X2Y16      dp_ar_ram/mem_reg_r1_320_383_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X2Y16      dp_ar_ram/mem_reg_r1_320_383_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X2Y16      dp_ar_ram/mem_reg_r1_320_383_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X2Y13      dp_ar_ram/mem_reg_r1_64_127_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X12Y5      dp_ar_ram/mem_reg_r2_128_191_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X12Y5      dp_ar_ram/mem_reg_r2_128_191_6_8/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X2Y18      dp_ar_ram/mem_reg_r2_256_319_21_23/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X2Y18      dp_ar_ram/mem_reg_r2_256_319_21_23/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y23     dp_ar_ram/mem_reg_r2_64_127_27_29/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y23     dp_ar_ram/mem_reg_r2_64_127_27_29/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       83.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.017ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.872ns  (logic 3.683ns (21.829%)  route 13.189ns (78.171%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.498    14.430    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.152    14.582 r  processor/control_unit/mir_reg[32]_i_3/O
                         net (fo=3, routed)           1.059    15.641    processor/control_unit/mir_reg[32]_i_3_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I4_O)        0.332    15.973 r  processor/control_unit/mir_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    15.973    processor/control_unit/control_store/words[511]_0[31]
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.450    98.499    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[31]/C
                         clock pessimism              0.603    99.101    
                         clock uncertainty           -0.140    98.962    
    SLICE_X28Y6          FDRE (Setup_fdre_C_D)        0.029    98.991    processor/control_unit/mir_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         98.991    
                         arrival time                         -15.973    
  -------------------------------------------------------------------
                         slack                                 83.017    

Slack (MET) :             83.093ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.720ns  (logic 3.683ns (22.028%)  route 13.037ns (77.972%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=4 LUT5=5 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.069    14.001    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y6          LUT5 (Prop_lut5_I1_O)        0.152    14.153 r  processor/control_unit/mir_reg[2]_i_4/O
                         net (fo=1, routed)           0.816    14.969    processor/control_unit/mir_reg[2]_i_4_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I2_O)        0.332    15.301 r  processor/control_unit/mir_reg[2]_i_1/O
                         net (fo=1, routed)           0.520    15.821    processor/control_unit/control_store/words[511]_0[2]
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.450    98.499    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
                         clock pessimism              0.603    99.101    
                         clock uncertainty           -0.140    98.962    
    SLICE_X28Y6          FDRE (Setup_fdre_C_D)       -0.047    98.915    processor/control_unit/mir_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         98.915    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                 83.093    

Slack (MET) :             83.390ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.473ns  (logic 3.683ns (22.357%)  route 12.790ns (77.643%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.498    14.430    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.152    14.582 r  processor/control_unit/mir_reg[32]_i_3/O
                         net (fo=3, routed)           0.661    15.243    processor/control_unit/mir_reg[32]_i_3_n_0
    SLICE_X28Y7          LUT6 (Prop_lut6_I0_O)        0.332    15.575 r  processor/control_unit/mir_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    15.575    processor/control_unit/control_store/words[511]_0[24]
    SLICE_X28Y7          FDRE                                         r  processor/control_unit/mir_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.449    98.498    processor/control_unit/clk_out1
    SLICE_X28Y7          FDRE                                         r  processor/control_unit/mir_reg_reg[24]/C
                         clock pessimism              0.578    99.075    
                         clock uncertainty           -0.140    98.936    
    SLICE_X28Y7          FDRE (Setup_fdre_C_D)        0.029    98.965    processor/control_unit/mir_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         98.965    
                         arrival time                         -15.575    
  -------------------------------------------------------------------
                         slack                                 83.390    

Slack (MET) :             83.453ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.414ns  (logic 3.683ns (22.438%)  route 12.731ns (77.562%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.498    14.430    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.152    14.582 r  processor/control_unit/mir_reg[32]_i_3/O
                         net (fo=3, routed)           0.601    15.183    processor/control_unit/mir_reg[32]_i_3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I1_O)        0.332    15.515 r  processor/control_unit/mir_reg[32]_i_1/O
                         net (fo=1, routed)           0.000    15.515    processor/control_unit/control_store/words[511]_0[32]
    SLICE_X28Y2          FDRE                                         r  processor/control_unit/mir_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.451    98.500    processor/control_unit/clk_out1
    SLICE_X28Y2          FDRE                                         r  processor/control_unit/mir_reg_reg[32]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.140    98.938    
    SLICE_X28Y2          FDRE (Setup_fdre_C_D)        0.031    98.969    processor/control_unit/mir_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         98.969    
                         arrival time                         -15.515    
  -------------------------------------------------------------------
                         slack                                 83.453    

Slack (MET) :             83.592ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.327ns  (logic 3.675ns (22.509%)  route 12.652ns (77.491%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          1.909    13.841    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I0_O)        0.150    13.991 r  processor/control_unit/mir_reg[34]_i_4/O
                         net (fo=2, routed)           1.112    15.102    processor/control_unit/mir_reg[34]_i_4_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I0_O)        0.326    15.428 r  processor/control_unit/mir_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    15.428    processor/control_unit/control_store/words[511]_0[11]
    SLICE_X5Y7           FDRE                                         r  processor/control_unit/mir_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.519    98.568    processor/control_unit/clk_out1
    SLICE_X5Y7           FDRE                                         r  processor/control_unit/mir_reg_reg[11]/C
                         clock pessimism              0.564    99.131    
                         clock uncertainty           -0.140    98.992    
    SLICE_X5Y7           FDRE (Setup_fdre_C_D)        0.029    99.021    processor/control_unit/mir_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         99.021    
                         arrival time                         -15.428    
  -------------------------------------------------------------------
                         slack                                 83.592    

Slack (MET) :             83.754ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.167ns  (logic 3.447ns (21.322%)  route 12.719ns (78.678%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.069    14.001    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y6          LUT4 (Prop_lut4_I3_O)        0.124    14.125 r  processor/control_unit/mir_reg[35]_i_2/O
                         net (fo=2, routed)           1.019    15.144    processor/control_unit/mir_reg[35]_i_2_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.124    15.268 r  processor/control_unit/mir_reg[35]_i_1/O
                         net (fo=1, routed)           0.000    15.268    processor/control_unit/control_store/words[511]_0[35]
    SLICE_X7Y6           FDRE                                         r  processor/control_unit/mir_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.520    98.569    processor/control_unit/clk_out1
    SLICE_X7Y6           FDRE                                         r  processor/control_unit/mir_reg_reg[35]/C
                         clock pessimism              0.564    99.132    
                         clock uncertainty           -0.140    98.993    
    SLICE_X7Y6           FDRE (Setup_fdre_C_D)        0.029    99.022    processor/control_unit/mir_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         99.022    
                         arrival time                         -15.268    
  -------------------------------------------------------------------
                         slack                                 83.754    

Slack (MET) :             83.845ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.021ns  (logic 3.447ns (21.516%)  route 12.574ns (78.484%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.498    14.430    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.124    14.554 r  processor/control_unit/mir_reg[28]_i_6/O
                         net (fo=1, routed)           0.444    14.998    processor/control_unit/mir_reg[28]_i_6_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.122 r  processor/control_unit/mir_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    15.122    processor/control_unit/control_store/words[511]_0[28]
    SLICE_X28Y1          FDRE                                         r  processor/control_unit/mir_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.451    98.500    processor/control_unit/clk_out1
    SLICE_X28Y1          FDRE                                         r  processor/control_unit/mir_reg_reg[28]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.140    98.938    
    SLICE_X28Y1          FDRE (Setup_fdre_C_D)        0.029    98.967    processor/control_unit/mir_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         98.967    
                         arrival time                         -15.122    
  -------------------------------------------------------------------
                         slack                                 83.845    

Slack (MET) :             83.911ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.009ns  (logic 3.447ns (21.532%)  route 12.562ns (78.468%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.069    14.001    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y6          LUT4 (Prop_lut4_I3_O)        0.124    14.125 r  processor/control_unit/mir_reg[35]_i_2/O
                         net (fo=2, routed)           0.861    14.986    processor/control_unit/mir_reg[35]_i_2_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I0_O)        0.124    15.110 r  processor/control_unit/mir_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    15.110    processor/control_unit/control_store/words[511]_0[14]
    SLICE_X5Y6           FDRE                                         r  processor/control_unit/mir_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.520    98.569    processor/control_unit/clk_out1
    SLICE_X5Y6           FDRE                                         r  processor/control_unit/mir_reg_reg[14]/C
                         clock pessimism              0.564    99.132    
                         clock uncertainty           -0.140    98.993    
    SLICE_X5Y6           FDRE (Setup_fdre_C_D)        0.029    99.022    processor/control_unit/mir_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         99.022    
                         arrival time                         -15.110    
  -------------------------------------------------------------------
                         slack                                 83.911    

Slack (MET) :             84.002ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.851ns  (logic 3.447ns (21.746%)  route 12.404ns (78.254%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 98.502 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.190    14.122    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.246 f  processor/control_unit/mir_reg[16]_i_7/O
                         net (fo=1, routed)           0.582    14.828    processor/control_unit/mir_reg[16]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I5_O)        0.124    14.952 r  processor/control_unit/mir_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    14.952    processor/control_unit/control_store/words[511]_0[16]
    SLICE_X13Y4          FDRE                                         r  processor/control_unit/mir_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.453    98.502    processor/control_unit/clk_out1
    SLICE_X13Y4          FDRE                                         r  processor/control_unit/mir_reg_reg[16]/C
                         clock pessimism              0.564    99.065    
                         clock uncertainty           -0.140    98.926    
    SLICE_X13Y4          FDRE (Setup_fdre_C_D)        0.029    98.955    processor/control_unit/mir_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         98.955    
                         arrival time                         -14.952    
  -------------------------------------------------------------------
                         slack                                 84.002    

Slack (MET) :             84.333ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.532ns  (logic 3.675ns (23.661%)  route 11.857ns (76.339%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          1.909    13.841    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I0_O)        0.150    13.991 r  processor/control_unit/mir_reg[34]_i_4/O
                         net (fo=2, routed)           0.317    14.307    processor/control_unit/mir_reg[34]_i_4_n_0
    SLICE_X28Y7          LUT6 (Prop_lut6_I3_O)        0.326    14.633 r  processor/control_unit/mir_reg[34]_i_1/O
                         net (fo=1, routed)           0.000    14.633    processor/control_unit/control_store/words[511]_0[34]
    SLICE_X28Y7          FDRE                                         r  processor/control_unit/mir_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.449    98.498    processor/control_unit/clk_out1
    SLICE_X28Y7          FDRE                                         r  processor/control_unit/mir_reg_reg[34]/C
                         clock pessimism              0.578    99.075    
                         clock uncertainty           -0.140    98.936    
    SLICE_X28Y7          FDRE (Setup_fdre_C_D)        0.031    98.967    processor/control_unit/mir_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         98.967    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                 84.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 processor/datapath/mdr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            buffer_out/temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.578%)  route 0.198ns (58.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.596    -0.551    processor/datapath/clk_out1
    SLICE_X3Y9           FDRE                                         r  processor/datapath/mdr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  processor/datapath/mdr_reg_reg[6]/Q
                         net (fo=3, routed)           0.198    -0.212    buffer_out/temp_reg[7]_0[6]
    SLICE_X4Y10          FDRE                                         r  buffer_out/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.864    -0.791    buffer_out/clk_out1
    SLICE_X4Y10          FDRE                                         r  buffer_out/temp_reg[6]/C
                         clock pessimism              0.274    -0.517    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.071    -0.446    buffer_out/temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 processor/datapath/mdr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            buffer_out/temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.422%)  route 0.184ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.594    -0.553    processor/datapath/clk_out1
    SLICE_X7Y9           FDRE                                         r  processor/datapath/mdr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  processor/datapath/mdr_reg_reg[3]/Q
                         net (fo=3, routed)           0.184    -0.228    buffer_out/temp_reg[7]_0[3]
    SLICE_X4Y10          FDRE                                         r  buffer_out/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.864    -0.791    buffer_out/clk_out1
    SLICE_X4Y10          FDRE                                         r  buffer_out/temp_reg[3]/C
                         clock pessimism              0.253    -0.538    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.072    -0.466    buffer_out/temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 processor/control_unit/mir_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/datapath/rd_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.597    -0.550    processor/control_unit/clk_out1
    SLICE_X1Y4           FDRE                                         r  processor/control_unit/mir_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  processor/control_unit/mir_reg_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.233    processor/datapath/Q[1]
    SLICE_X1Y4           FDRE                                         r  processor/datapath/rd_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.868    -0.787    processor/datapath/clk_out1
    SLICE_X1Y4           FDRE                                         r  processor/datapath/rd_ff_reg/C
                         clock pessimism              0.237    -0.550    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.070    -0.480    processor/datapath/rd_ff_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 deb1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.564    -0.583    deb1/clk_out1
    SLICE_X8Y35          FDRE                                         r  deb1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  deb1/count_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.294    deb1/count[11]
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  deb1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    deb1/count_reg[12]_i_1_n_5
    SLICE_X8Y35          FDRE                                         r  deb1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.833    -0.822    deb1/clk_out1
    SLICE_X8Y35          FDRE                                         r  deb1/count_reg[11]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.134    -0.449    deb1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 deb1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.564    -0.583    deb1/clk_out1
    SLICE_X8Y36          FDRE                                         r  deb1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  deb1/count_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.294    deb1/count[15]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  deb1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    deb1/count_reg[16]_i_1_n_5
    SLICE_X8Y36          FDRE                                         r  deb1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.833    -0.822    deb1/clk_out1
    SLICE_X8Y36          FDRE                                         r  deb1/count_reg[15]/C
                         clock pessimism              0.239    -0.583    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.134    -0.449    deb1/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 deb1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.566    -0.581    deb1/clk_out1
    SLICE_X8Y38          FDRE                                         r  deb1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  deb1/count_reg[23]/Q
                         net (fo=2, routed)           0.125    -0.292    deb1/count[23]
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.182 r  deb1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.182    deb1/count_reg[24]_i_1_n_5
    SLICE_X8Y38          FDRE                                         r  deb1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.836    -0.819    deb1/clk_out1
    SLICE_X8Y38          FDRE                                         r  deb1/count_reg[23]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.134    -0.447    deb1/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 deb1/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.566    -0.581    deb1/clk_out1
    SLICE_X8Y39          FDRE                                         r  deb1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  deb1/count_reg[27]/Q
                         net (fo=2, routed)           0.125    -0.292    deb1/count[27]
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.182 r  deb1/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.182    deb1/count_reg[28]_i_1_n_5
    SLICE_X8Y39          FDRE                                         r  deb1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.836    -0.819    deb1/clk_out1
    SLICE_X8Y39          FDRE                                         r  deb1/count_reg[27]/C
                         clock pessimism              0.238    -0.581    
    SLICE_X8Y39          FDRE (Hold_fdre_C_D)         0.134    -0.447    deb1/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 deb1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.567    -0.580    deb1/clk_out1
    SLICE_X8Y40          FDRE                                         r  deb1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  deb1/count_reg[31]/Q
                         net (fo=2, routed)           0.125    -0.291    deb1/count[31]
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.181 r  deb1/count_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.181    deb1/count_reg[31]_i_3_n_5
    SLICE_X8Y40          FDRE                                         r  deb1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.837    -0.818    deb1/clk_out1
    SLICE_X8Y40          FDRE                                         r  deb1/count_reg[31]/C
                         clock pessimism              0.238    -0.580    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.134    -0.446    deb1/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 deb1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.564    -0.583    deb1/clk_out1
    SLICE_X8Y34          FDRE                                         r  deb1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  deb1/count_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.294    deb1/count[7]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  deb1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    deb1/count_reg[8]_i_1_n_5
    SLICE_X8Y34          FDRE                                         r  deb1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.832    -0.823    deb1/clk_out1
    SLICE_X8Y34          FDRE                                         r  deb1/count_reg[7]/C
                         clock pessimism              0.240    -0.583    
    SLICE_X8Y34          FDRE (Hold_fdre_C_D)         0.134    -0.449    deb1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 deb1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.565    -0.582    deb1/clk_out1
    SLICE_X8Y37          FDRE                                         r  deb1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  deb1/count_reg[19]/Q
                         net (fo=2, routed)           0.125    -0.293    deb1/count[19]
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.183 r  deb1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.183    deb1/count_reg[20]_i_1_n_5
    SLICE_X8Y37          FDRE                                         r  deb1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.834    -0.821    deb1/clk_out1
    SLICE_X8Y37          FDRE                                         r  deb1/count_reg[19]/C
                         clock pessimism              0.239    -0.582    
    SLICE_X8Y37          FDRE (Hold_fdre_C_D)         0.134    -0.448    deb1/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   clk_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X4Y10      buffer_out/temp_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y10      buffer_out/temp_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y10      buffer_out/temp_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y10      buffer_out/temp_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y10      buffer_out/temp_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X7Y13      buffer_out/temp_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y10      buffer_out/temp_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X7Y13      buffer_out/temp_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X6Y11      dp_ar_ram/mem_reg_r2_448_511_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X6Y11      dp_ar_ram/mem_reg_r2_448_511_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X6Y11      dp_ar_ram/mem_reg_r2_448_511_15_17/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X6Y11      dp_ar_ram/mem_reg_r2_448_511_15_17/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X6Y2       dp_ar_ram/mem_reg_r1_192_255_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y18     dp_ar_ram/mem_reg_r2_448_511_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y18     dp_ar_ram/mem_reg_r2_448_511_18_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y18     dp_ar_ram/mem_reg_r2_448_511_18_20/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y18     dp_ar_ram/mem_reg_r2_448_511_18_20/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X6Y20      dp_ar_ram/mem_reg_r2_448_511_21_23/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X2Y16      dp_ar_ram/mem_reg_r1_320_383_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X2Y16      dp_ar_ram/mem_reg_r1_320_383_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X2Y16      dp_ar_ram/mem_reg_r1_320_383_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X2Y13      dp_ar_ram/mem_reg_r1_64_127_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X12Y5      dp_ar_ram/mem_reg_r2_128_191_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X12Y5      dp_ar_ram/mem_reg_r2_128_191_6_8/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X2Y18      dp_ar_ram/mem_reg_r2_256_319_21_23/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X2Y18      dp_ar_ram/mem_reg_r2_256_319_21_23/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y23     dp_ar_ram/mem_reg_r2_64_127_27_29/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y23     dp_ar_ram/mem_reg_r2_64_127_27_29/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       83.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.008ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.872ns  (logic 3.683ns (21.829%)  route 13.189ns (78.171%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.498    14.430    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.152    14.582 r  processor/control_unit/mir_reg[32]_i_3/O
                         net (fo=3, routed)           1.059    15.641    processor/control_unit/mir_reg[32]_i_3_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I4_O)        0.332    15.973 r  processor/control_unit/mir_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    15.973    processor/control_unit/control_store/words[511]_0[31]
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.450    98.499    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[31]/C
                         clock pessimism              0.603    99.101    
                         clock uncertainty           -0.149    98.952    
    SLICE_X28Y6          FDRE (Setup_fdre_C_D)        0.029    98.981    processor/control_unit/mir_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         98.981    
                         arrival time                         -15.973    
  -------------------------------------------------------------------
                         slack                                 83.008    

Slack (MET) :             83.084ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.720ns  (logic 3.683ns (22.028%)  route 13.037ns (77.972%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=4 LUT5=5 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.069    14.001    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y6          LUT5 (Prop_lut5_I1_O)        0.152    14.153 r  processor/control_unit/mir_reg[2]_i_4/O
                         net (fo=1, routed)           0.816    14.969    processor/control_unit/mir_reg[2]_i_4_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I2_O)        0.332    15.301 r  processor/control_unit/mir_reg[2]_i_1/O
                         net (fo=1, routed)           0.520    15.821    processor/control_unit/control_store/words[511]_0[2]
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.450    98.499    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
                         clock pessimism              0.603    99.101    
                         clock uncertainty           -0.149    98.952    
    SLICE_X28Y6          FDRE (Setup_fdre_C_D)       -0.047    98.905    processor/control_unit/mir_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         98.905    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                 83.084    

Slack (MET) :             83.380ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.473ns  (logic 3.683ns (22.357%)  route 12.790ns (77.643%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.498    14.430    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.152    14.582 r  processor/control_unit/mir_reg[32]_i_3/O
                         net (fo=3, routed)           0.661    15.243    processor/control_unit/mir_reg[32]_i_3_n_0
    SLICE_X28Y7          LUT6 (Prop_lut6_I0_O)        0.332    15.575 r  processor/control_unit/mir_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    15.575    processor/control_unit/control_store/words[511]_0[24]
    SLICE_X28Y7          FDRE                                         r  processor/control_unit/mir_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.449    98.498    processor/control_unit/clk_out1
    SLICE_X28Y7          FDRE                                         r  processor/control_unit/mir_reg_reg[24]/C
                         clock pessimism              0.578    99.075    
                         clock uncertainty           -0.149    98.926    
    SLICE_X28Y7          FDRE (Setup_fdre_C_D)        0.029    98.955    processor/control_unit/mir_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         98.955    
                         arrival time                         -15.575    
  -------------------------------------------------------------------
                         slack                                 83.380    

Slack (MET) :             83.444ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.414ns  (logic 3.683ns (22.438%)  route 12.731ns (77.562%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.498    14.430    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.152    14.582 r  processor/control_unit/mir_reg[32]_i_3/O
                         net (fo=3, routed)           0.601    15.183    processor/control_unit/mir_reg[32]_i_3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I1_O)        0.332    15.515 r  processor/control_unit/mir_reg[32]_i_1/O
                         net (fo=1, routed)           0.000    15.515    processor/control_unit/control_store/words[511]_0[32]
    SLICE_X28Y2          FDRE                                         r  processor/control_unit/mir_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.451    98.500    processor/control_unit/clk_out1
    SLICE_X28Y2          FDRE                                         r  processor/control_unit/mir_reg_reg[32]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X28Y2          FDRE (Setup_fdre_C_D)        0.031    98.959    processor/control_unit/mir_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         98.959    
                         arrival time                         -15.515    
  -------------------------------------------------------------------
                         slack                                 83.444    

Slack (MET) :             83.583ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.327ns  (logic 3.675ns (22.509%)  route 12.652ns (77.491%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          1.909    13.841    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I0_O)        0.150    13.991 r  processor/control_unit/mir_reg[34]_i_4/O
                         net (fo=2, routed)           1.112    15.102    processor/control_unit/mir_reg[34]_i_4_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I0_O)        0.326    15.428 r  processor/control_unit/mir_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    15.428    processor/control_unit/control_store/words[511]_0[11]
    SLICE_X5Y7           FDRE                                         r  processor/control_unit/mir_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.519    98.568    processor/control_unit/clk_out1
    SLICE_X5Y7           FDRE                                         r  processor/control_unit/mir_reg_reg[11]/C
                         clock pessimism              0.564    99.131    
                         clock uncertainty           -0.149    98.982    
    SLICE_X5Y7           FDRE (Setup_fdre_C_D)        0.029    99.011    processor/control_unit/mir_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         99.011    
                         arrival time                         -15.428    
  -------------------------------------------------------------------
                         slack                                 83.583    

Slack (MET) :             83.744ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.167ns  (logic 3.447ns (21.322%)  route 12.719ns (78.678%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.069    14.001    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y6          LUT4 (Prop_lut4_I3_O)        0.124    14.125 r  processor/control_unit/mir_reg[35]_i_2/O
                         net (fo=2, routed)           1.019    15.144    processor/control_unit/mir_reg[35]_i_2_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.124    15.268 r  processor/control_unit/mir_reg[35]_i_1/O
                         net (fo=1, routed)           0.000    15.268    processor/control_unit/control_store/words[511]_0[35]
    SLICE_X7Y6           FDRE                                         r  processor/control_unit/mir_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.520    98.569    processor/control_unit/clk_out1
    SLICE_X7Y6           FDRE                                         r  processor/control_unit/mir_reg_reg[35]/C
                         clock pessimism              0.564    99.132    
                         clock uncertainty           -0.149    98.983    
    SLICE_X7Y6           FDRE (Setup_fdre_C_D)        0.029    99.012    processor/control_unit/mir_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                         -15.268    
  -------------------------------------------------------------------
                         slack                                 83.744    

Slack (MET) :             83.835ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.021ns  (logic 3.447ns (21.516%)  route 12.574ns (78.484%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.498    14.430    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.124    14.554 r  processor/control_unit/mir_reg[28]_i_6/O
                         net (fo=1, routed)           0.444    14.998    processor/control_unit/mir_reg[28]_i_6_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.122 r  processor/control_unit/mir_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    15.122    processor/control_unit/control_store/words[511]_0[28]
    SLICE_X28Y1          FDRE                                         r  processor/control_unit/mir_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.451    98.500    processor/control_unit/clk_out1
    SLICE_X28Y1          FDRE                                         r  processor/control_unit/mir_reg_reg[28]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X28Y1          FDRE (Setup_fdre_C_D)        0.029    98.957    processor/control_unit/mir_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         98.957    
                         arrival time                         -15.122    
  -------------------------------------------------------------------
                         slack                                 83.835    

Slack (MET) :             83.902ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.009ns  (logic 3.447ns (21.532%)  route 12.562ns (78.468%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.069    14.001    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y6          LUT4 (Prop_lut4_I3_O)        0.124    14.125 r  processor/control_unit/mir_reg[35]_i_2/O
                         net (fo=2, routed)           0.861    14.986    processor/control_unit/mir_reg[35]_i_2_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I0_O)        0.124    15.110 r  processor/control_unit/mir_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    15.110    processor/control_unit/control_store/words[511]_0[14]
    SLICE_X5Y6           FDRE                                         r  processor/control_unit/mir_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.520    98.569    processor/control_unit/clk_out1
    SLICE_X5Y6           FDRE                                         r  processor/control_unit/mir_reg_reg[14]/C
                         clock pessimism              0.564    99.132    
                         clock uncertainty           -0.149    98.983    
    SLICE_X5Y6           FDRE (Setup_fdre_C_D)        0.029    99.012    processor/control_unit/mir_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                         -15.110    
  -------------------------------------------------------------------
                         slack                                 83.902    

Slack (MET) :             83.993ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.851ns  (logic 3.447ns (21.746%)  route 12.404ns (78.254%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 98.502 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.190    14.122    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.246 f  processor/control_unit/mir_reg[16]_i_7/O
                         net (fo=1, routed)           0.582    14.828    processor/control_unit/mir_reg[16]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I5_O)        0.124    14.952 r  processor/control_unit/mir_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    14.952    processor/control_unit/control_store/words[511]_0[16]
    SLICE_X13Y4          FDRE                                         r  processor/control_unit/mir_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.453    98.502    processor/control_unit/clk_out1
    SLICE_X13Y4          FDRE                                         r  processor/control_unit/mir_reg_reg[16]/C
                         clock pessimism              0.564    99.065    
                         clock uncertainty           -0.149    98.916    
    SLICE_X13Y4          FDRE (Setup_fdre_C_D)        0.029    98.945    processor/control_unit/mir_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         98.945    
                         arrival time                         -14.952    
  -------------------------------------------------------------------
                         slack                                 83.993    

Slack (MET) :             84.323ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.532ns  (logic 3.675ns (23.661%)  route 11.857ns (76.339%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          1.909    13.841    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I0_O)        0.150    13.991 r  processor/control_unit/mir_reg[34]_i_4/O
                         net (fo=2, routed)           0.317    14.307    processor/control_unit/mir_reg[34]_i_4_n_0
    SLICE_X28Y7          LUT6 (Prop_lut6_I3_O)        0.326    14.633 r  processor/control_unit/mir_reg[34]_i_1/O
                         net (fo=1, routed)           0.000    14.633    processor/control_unit/control_store/words[511]_0[34]
    SLICE_X28Y7          FDRE                                         r  processor/control_unit/mir_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.449    98.498    processor/control_unit/clk_out1
    SLICE_X28Y7          FDRE                                         r  processor/control_unit/mir_reg_reg[34]/C
                         clock pessimism              0.578    99.075    
                         clock uncertainty           -0.149    98.926    
    SLICE_X28Y7          FDRE (Setup_fdre_C_D)        0.031    98.957    processor/control_unit/mir_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         98.957    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                 84.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 processor/datapath/mdr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            buffer_out/temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.578%)  route 0.198ns (58.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.596    -0.551    processor/datapath/clk_out1
    SLICE_X3Y9           FDRE                                         r  processor/datapath/mdr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  processor/datapath/mdr_reg_reg[6]/Q
                         net (fo=3, routed)           0.198    -0.212    buffer_out/temp_reg[7]_0[6]
    SLICE_X4Y10          FDRE                                         r  buffer_out/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.864    -0.791    buffer_out/clk_out1
    SLICE_X4Y10          FDRE                                         r  buffer_out/temp_reg[6]/C
                         clock pessimism              0.274    -0.517    
                         clock uncertainty            0.149    -0.368    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.071    -0.297    buffer_out/temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 processor/datapath/mdr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            buffer_out/temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.422%)  route 0.184ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.594    -0.553    processor/datapath/clk_out1
    SLICE_X7Y9           FDRE                                         r  processor/datapath/mdr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  processor/datapath/mdr_reg_reg[3]/Q
                         net (fo=3, routed)           0.184    -0.228    buffer_out/temp_reg[7]_0[3]
    SLICE_X4Y10          FDRE                                         r  buffer_out/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.864    -0.791    buffer_out/clk_out1
    SLICE_X4Y10          FDRE                                         r  buffer_out/temp_reg[3]/C
                         clock pessimism              0.253    -0.538    
                         clock uncertainty            0.149    -0.389    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.072    -0.317    buffer_out/temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 processor/control_unit/mir_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/datapath/rd_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.597    -0.550    processor/control_unit/clk_out1
    SLICE_X1Y4           FDRE                                         r  processor/control_unit/mir_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  processor/control_unit/mir_reg_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.233    processor/datapath/Q[1]
    SLICE_X1Y4           FDRE                                         r  processor/datapath/rd_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.868    -0.787    processor/datapath/clk_out1
    SLICE_X1Y4           FDRE                                         r  processor/datapath/rd_ff_reg/C
                         clock pessimism              0.237    -0.550    
                         clock uncertainty            0.149    -0.401    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.070    -0.331    processor/datapath/rd_ff_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 deb1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.564    -0.583    deb1/clk_out1
    SLICE_X8Y35          FDRE                                         r  deb1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  deb1/count_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.294    deb1/count[11]
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  deb1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    deb1/count_reg[12]_i_1_n_5
    SLICE_X8Y35          FDRE                                         r  deb1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.833    -0.822    deb1/clk_out1
    SLICE_X8Y35          FDRE                                         r  deb1/count_reg[11]/C
                         clock pessimism              0.239    -0.583    
                         clock uncertainty            0.149    -0.434    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.134    -0.300    deb1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 deb1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.564    -0.583    deb1/clk_out1
    SLICE_X8Y36          FDRE                                         r  deb1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  deb1/count_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.294    deb1/count[15]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  deb1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    deb1/count_reg[16]_i_1_n_5
    SLICE_X8Y36          FDRE                                         r  deb1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.833    -0.822    deb1/clk_out1
    SLICE_X8Y36          FDRE                                         r  deb1/count_reg[15]/C
                         clock pessimism              0.239    -0.583    
                         clock uncertainty            0.149    -0.434    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.134    -0.300    deb1/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 deb1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.566    -0.581    deb1/clk_out1
    SLICE_X8Y38          FDRE                                         r  deb1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  deb1/count_reg[23]/Q
                         net (fo=2, routed)           0.125    -0.292    deb1/count[23]
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.182 r  deb1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.182    deb1/count_reg[24]_i_1_n_5
    SLICE_X8Y38          FDRE                                         r  deb1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.836    -0.819    deb1/clk_out1
    SLICE_X8Y38          FDRE                                         r  deb1/count_reg[23]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.149    -0.432    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.134    -0.298    deb1/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 deb1/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.566    -0.581    deb1/clk_out1
    SLICE_X8Y39          FDRE                                         r  deb1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  deb1/count_reg[27]/Q
                         net (fo=2, routed)           0.125    -0.292    deb1/count[27]
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.182 r  deb1/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.182    deb1/count_reg[28]_i_1_n_5
    SLICE_X8Y39          FDRE                                         r  deb1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.836    -0.819    deb1/clk_out1
    SLICE_X8Y39          FDRE                                         r  deb1/count_reg[27]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.149    -0.432    
    SLICE_X8Y39          FDRE (Hold_fdre_C_D)         0.134    -0.298    deb1/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 deb1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.567    -0.580    deb1/clk_out1
    SLICE_X8Y40          FDRE                                         r  deb1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  deb1/count_reg[31]/Q
                         net (fo=2, routed)           0.125    -0.291    deb1/count[31]
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.181 r  deb1/count_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.181    deb1/count_reg[31]_i_3_n_5
    SLICE_X8Y40          FDRE                                         r  deb1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.837    -0.818    deb1/clk_out1
    SLICE_X8Y40          FDRE                                         r  deb1/count_reg[31]/C
                         clock pessimism              0.238    -0.580    
                         clock uncertainty            0.149    -0.431    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.134    -0.297    deb1/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 deb1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.564    -0.583    deb1/clk_out1
    SLICE_X8Y34          FDRE                                         r  deb1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  deb1/count_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.294    deb1/count[7]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  deb1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    deb1/count_reg[8]_i_1_n_5
    SLICE_X8Y34          FDRE                                         r  deb1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.832    -0.823    deb1/clk_out1
    SLICE_X8Y34          FDRE                                         r  deb1/count_reg[7]/C
                         clock pessimism              0.240    -0.583    
                         clock uncertainty            0.149    -0.434    
    SLICE_X8Y34          FDRE (Hold_fdre_C_D)         0.134    -0.300    deb1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 deb1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.565    -0.582    deb1/clk_out1
    SLICE_X8Y37          FDRE                                         r  deb1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  deb1/count_reg[19]/Q
                         net (fo=2, routed)           0.125    -0.293    deb1/count[19]
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.183 r  deb1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.183    deb1/count_reg[20]_i_1_n_5
    SLICE_X8Y37          FDRE                                         r  deb1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.834    -0.821    deb1/clk_out1
    SLICE_X8Y37          FDRE                                         r  deb1/count_reg[19]/C
                         clock pessimism              0.239    -0.582    
                         clock uncertainty            0.149    -0.433    
    SLICE_X8Y37          FDRE (Hold_fdre_C_D)         0.134    -0.299    deb1/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       83.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.008ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.872ns  (logic 3.683ns (21.829%)  route 13.189ns (78.171%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.498    14.430    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.152    14.582 r  processor/control_unit/mir_reg[32]_i_3/O
                         net (fo=3, routed)           1.059    15.641    processor/control_unit/mir_reg[32]_i_3_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I4_O)        0.332    15.973 r  processor/control_unit/mir_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    15.973    processor/control_unit/control_store/words[511]_0[31]
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.450    98.499    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[31]/C
                         clock pessimism              0.603    99.101    
                         clock uncertainty           -0.149    98.952    
    SLICE_X28Y6          FDRE (Setup_fdre_C_D)        0.029    98.981    processor/control_unit/mir_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         98.981    
                         arrival time                         -15.973    
  -------------------------------------------------------------------
                         slack                                 83.008    

Slack (MET) :             83.084ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.720ns  (logic 3.683ns (22.028%)  route 13.037ns (77.972%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=4 LUT5=5 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 98.499 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.069    14.001    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y6          LUT5 (Prop_lut5_I1_O)        0.152    14.153 r  processor/control_unit/mir_reg[2]_i_4/O
                         net (fo=1, routed)           0.816    14.969    processor/control_unit/mir_reg[2]_i_4_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I2_O)        0.332    15.301 r  processor/control_unit/mir_reg[2]_i_1/O
                         net (fo=1, routed)           0.520    15.821    processor/control_unit/control_store/words[511]_0[2]
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.450    98.499    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
                         clock pessimism              0.603    99.101    
                         clock uncertainty           -0.149    98.952    
    SLICE_X28Y6          FDRE (Setup_fdre_C_D)       -0.047    98.905    processor/control_unit/mir_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         98.905    
                         arrival time                         -15.821    
  -------------------------------------------------------------------
                         slack                                 83.084    

Slack (MET) :             83.380ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.473ns  (logic 3.683ns (22.357%)  route 12.790ns (77.643%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.498    14.430    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.152    14.582 r  processor/control_unit/mir_reg[32]_i_3/O
                         net (fo=3, routed)           0.661    15.243    processor/control_unit/mir_reg[32]_i_3_n_0
    SLICE_X28Y7          LUT6 (Prop_lut6_I0_O)        0.332    15.575 r  processor/control_unit/mir_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    15.575    processor/control_unit/control_store/words[511]_0[24]
    SLICE_X28Y7          FDRE                                         r  processor/control_unit/mir_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.449    98.498    processor/control_unit/clk_out1
    SLICE_X28Y7          FDRE                                         r  processor/control_unit/mir_reg_reg[24]/C
                         clock pessimism              0.578    99.075    
                         clock uncertainty           -0.149    98.926    
    SLICE_X28Y7          FDRE (Setup_fdre_C_D)        0.029    98.955    processor/control_unit/mir_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         98.955    
                         arrival time                         -15.575    
  -------------------------------------------------------------------
                         slack                                 83.380    

Slack (MET) :             83.444ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.414ns  (logic 3.683ns (22.438%)  route 12.731ns (77.562%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.498    14.430    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.152    14.582 r  processor/control_unit/mir_reg[32]_i_3/O
                         net (fo=3, routed)           0.601    15.183    processor/control_unit/mir_reg[32]_i_3_n_0
    SLICE_X28Y2          LUT6 (Prop_lut6_I1_O)        0.332    15.515 r  processor/control_unit/mir_reg[32]_i_1/O
                         net (fo=1, routed)           0.000    15.515    processor/control_unit/control_store/words[511]_0[32]
    SLICE_X28Y2          FDRE                                         r  processor/control_unit/mir_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.451    98.500    processor/control_unit/clk_out1
    SLICE_X28Y2          FDRE                                         r  processor/control_unit/mir_reg_reg[32]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X28Y2          FDRE (Setup_fdre_C_D)        0.031    98.959    processor/control_unit/mir_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         98.959    
                         arrival time                         -15.515    
  -------------------------------------------------------------------
                         slack                                 83.444    

Slack (MET) :             83.583ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.327ns  (logic 3.675ns (22.509%)  route 12.652ns (77.491%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 98.568 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          1.909    13.841    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I0_O)        0.150    13.991 r  processor/control_unit/mir_reg[34]_i_4/O
                         net (fo=2, routed)           1.112    15.102    processor/control_unit/mir_reg[34]_i_4_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I0_O)        0.326    15.428 r  processor/control_unit/mir_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    15.428    processor/control_unit/control_store/words[511]_0[11]
    SLICE_X5Y7           FDRE                                         r  processor/control_unit/mir_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.519    98.568    processor/control_unit/clk_out1
    SLICE_X5Y7           FDRE                                         r  processor/control_unit/mir_reg_reg[11]/C
                         clock pessimism              0.564    99.131    
                         clock uncertainty           -0.149    98.982    
    SLICE_X5Y7           FDRE (Setup_fdre_C_D)        0.029    99.011    processor/control_unit/mir_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         99.011    
                         arrival time                         -15.428    
  -------------------------------------------------------------------
                         slack                                 83.583    

Slack (MET) :             83.744ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.167ns  (logic 3.447ns (21.322%)  route 12.719ns (78.678%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.069    14.001    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y6          LUT4 (Prop_lut4_I3_O)        0.124    14.125 r  processor/control_unit/mir_reg[35]_i_2/O
                         net (fo=2, routed)           1.019    15.144    processor/control_unit/mir_reg[35]_i_2_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.124    15.268 r  processor/control_unit/mir_reg[35]_i_1/O
                         net (fo=1, routed)           0.000    15.268    processor/control_unit/control_store/words[511]_0[35]
    SLICE_X7Y6           FDRE                                         r  processor/control_unit/mir_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.520    98.569    processor/control_unit/clk_out1
    SLICE_X7Y6           FDRE                                         r  processor/control_unit/mir_reg_reg[35]/C
                         clock pessimism              0.564    99.132    
                         clock uncertainty           -0.149    98.983    
    SLICE_X7Y6           FDRE (Setup_fdre_C_D)        0.029    99.012    processor/control_unit/mir_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                         -15.268    
  -------------------------------------------------------------------
                         slack                                 83.744    

Slack (MET) :             83.835ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.021ns  (logic 3.447ns (21.516%)  route 12.574ns (78.484%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 98.500 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.498    14.430    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y1          LUT4 (Prop_lut4_I0_O)        0.124    14.554 r  processor/control_unit/mir_reg[28]_i_6/O
                         net (fo=1, routed)           0.444    14.998    processor/control_unit/mir_reg[28]_i_6_n_0
    SLICE_X28Y1          LUT6 (Prop_lut6_I5_O)        0.124    15.122 r  processor/control_unit/mir_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    15.122    processor/control_unit/control_store/words[511]_0[28]
    SLICE_X28Y1          FDRE                                         r  processor/control_unit/mir_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.451    98.500    processor/control_unit/clk_out1
    SLICE_X28Y1          FDRE                                         r  processor/control_unit/mir_reg_reg[28]/C
                         clock pessimism              0.578    99.077    
                         clock uncertainty           -0.149    98.928    
    SLICE_X28Y1          FDRE (Setup_fdre_C_D)        0.029    98.957    processor/control_unit/mir_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         98.957    
                         arrival time                         -15.122    
  -------------------------------------------------------------------
                         slack                                 83.835    

Slack (MET) :             83.902ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.009ns  (logic 3.447ns (21.532%)  route 12.562ns (78.468%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 98.569 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.069    14.001    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y6          LUT4 (Prop_lut4_I3_O)        0.124    14.125 r  processor/control_unit/mir_reg[35]_i_2/O
                         net (fo=2, routed)           0.861    14.986    processor/control_unit/mir_reg[35]_i_2_n_0
    SLICE_X5Y6           LUT6 (Prop_lut6_I0_O)        0.124    15.110 r  processor/control_unit/mir_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    15.110    processor/control_unit/control_store/words[511]_0[14]
    SLICE_X5Y6           FDRE                                         r  processor/control_unit/mir_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.520    98.569    processor/control_unit/clk_out1
    SLICE_X5Y6           FDRE                                         r  processor/control_unit/mir_reg_reg[14]/C
                         clock pessimism              0.564    99.132    
                         clock uncertainty           -0.149    98.983    
    SLICE_X5Y6           FDRE (Setup_fdre_C_D)        0.029    99.012    processor/control_unit/mir_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         99.012    
                         arrival time                         -15.110    
  -------------------------------------------------------------------
                         slack                                 83.902    

Slack (MET) :             83.993ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.851ns  (logic 3.447ns (21.746%)  route 12.404ns (78.254%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 98.502 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          2.190    14.122    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.246 f  processor/control_unit/mir_reg[16]_i_7/O
                         net (fo=1, routed)           0.582    14.828    processor/control_unit/mir_reg[16]_i_7_n_0
    SLICE_X13Y4          LUT6 (Prop_lut6_I5_O)        0.124    14.952 r  processor/control_unit/mir_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    14.952    processor/control_unit/control_store/words[511]_0[16]
    SLICE_X13Y4          FDRE                                         r  processor/control_unit/mir_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.453    98.502    processor/control_unit/clk_out1
    SLICE_X13Y4          FDRE                                         r  processor/control_unit/mir_reg_reg[16]/C
                         clock pessimism              0.564    99.065    
                         clock uncertainty           -0.149    98.916    
    SLICE_X13Y4          FDRE (Setup_fdre_C_D)        0.029    98.945    processor/control_unit/mir_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         98.945    
                         arrival time                         -14.952    
  -------------------------------------------------------------------
                         slack                                 83.993    

Slack (MET) :             84.323ns  (required time - arrival time)
  Source:                 processor/control_unit/mir_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/control_unit/mir_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.532ns  (logic 3.675ns (23.661%)  route 11.857ns (76.339%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT4=5 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 98.498 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.568    -0.899    processor/control_unit/clk_out1
    SLICE_X28Y6          FDRE                                         r  processor/control_unit/mir_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.419    -0.480 f  processor/control_unit/mir_reg_reg[2]/Q
                         net (fo=113, routed)         1.766     1.287    processor/control_unit/mir_reg_reg_n_0_[2]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.299     1.586 f  processor/control_unit/b_bus__1_i_2/O
                         net (fo=2, routed)           1.092     2.677    processor/datapath/sel0__0[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.154     2.831 f  processor/datapath/b_bus__2/O
                         net (fo=1, routed)           0.674     3.506    processor/datapath/b_bus__2_n_0
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.327     3.833 r  processor/datapath/b_bus__3/O
                         net (fo=2, routed)           0.412     4.245    processor/control_unit/t_u_sum_carry__1_i_4_0
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.369 r  processor/control_unit/t_u_sum_carry__0_i_11/O
                         net (fo=31, routed)          1.560     5.929    processor/control_unit/t_u_sum_carry__0_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.053 r  processor/control_unit/t_u_sum_carry__2_i_4/O
                         net (fo=3, routed)           0.772     6.825    processor/control_unit/t_operand_b[12]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.124     6.949 r  processor/control_unit/t_u_sum_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.949    processor/datapath/alu/h_reg[20]_i_2[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.481 r  processor/datapath/alu/t_u_sum_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.481    processor/datapath/alu/t_u_sum_carry__2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.703 r  processor/datapath/alu/t_u_sum_carry__3/O[0]
                         net (fo=1, routed)           0.795     8.497    processor/control_unit/t_u_sum[16]
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.299     8.796 r  processor/control_unit/h_reg[24]_i_2/O
                         net (fo=3, routed)           0.900     9.697    processor/control_unit/h_reg[24]_i_2_n_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I3_O)        0.124     9.821 r  processor/control_unit/mir_reg[33]_i_18/O
                         net (fo=2, routed)           0.699    10.520    processor/control_unit/mir_reg[33]_i_18_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.119    10.639 r  processor/control_unit/mir_reg[33]_i_10/O
                         net (fo=3, routed)           0.961    11.600    processor/control_unit/mir_reg[33]_i_10_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.332    11.932 r  processor/control_unit/mir_reg[33]_i_2/O
                         net (fo=67, routed)          1.909    13.841    processor/control_unit/mir_reg[33]_i_2_n_0
    SLICE_X28Y5          LUT4 (Prop_lut4_I0_O)        0.150    13.991 r  processor/control_unit/mir_reg[34]_i_4/O
                         net (fo=2, routed)           0.317    14.307    processor/control_unit/mir_reg[34]_i_4_n_0
    SLICE_X28Y7          LUT6 (Prop_lut6_I3_O)        0.326    14.633 r  processor/control_unit/mir_reg[34]_i_1/O
                         net (fo=1, routed)           0.000    14.633    processor/control_unit/control_store/words[511]_0[34]
    SLICE_X28Y7          FDRE                                         r  processor/control_unit/mir_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   101.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.580    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    95.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.957    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        1.449    98.498    processor/control_unit/clk_out1
    SLICE_X28Y7          FDRE                                         r  processor/control_unit/mir_reg_reg[34]/C
                         clock pessimism              0.578    99.075    
                         clock uncertainty           -0.149    98.926    
    SLICE_X28Y7          FDRE (Setup_fdre_C_D)        0.031    98.957    processor/control_unit/mir_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         98.957    
                         arrival time                         -14.633    
  -------------------------------------------------------------------
                         slack                                 84.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 processor/datapath/mdr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            buffer_out/temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.578%)  route 0.198ns (58.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.596    -0.551    processor/datapath/clk_out1
    SLICE_X3Y9           FDRE                                         r  processor/datapath/mdr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  processor/datapath/mdr_reg_reg[6]/Q
                         net (fo=3, routed)           0.198    -0.212    buffer_out/temp_reg[7]_0[6]
    SLICE_X4Y10          FDRE                                         r  buffer_out/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.864    -0.791    buffer_out/clk_out1
    SLICE_X4Y10          FDRE                                         r  buffer_out/temp_reg[6]/C
                         clock pessimism              0.274    -0.517    
                         clock uncertainty            0.149    -0.368    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.071    -0.297    buffer_out/temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 processor/datapath/mdr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            buffer_out/temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.422%)  route 0.184ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.594    -0.553    processor/datapath/clk_out1
    SLICE_X7Y9           FDRE                                         r  processor/datapath/mdr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  processor/datapath/mdr_reg_reg[3]/Q
                         net (fo=3, routed)           0.184    -0.228    buffer_out/temp_reg[7]_0[3]
    SLICE_X4Y10          FDRE                                         r  buffer_out/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.864    -0.791    buffer_out/clk_out1
    SLICE_X4Y10          FDRE                                         r  buffer_out/temp_reg[3]/C
                         clock pessimism              0.253    -0.538    
                         clock uncertainty            0.149    -0.389    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.072    -0.317    buffer_out/temp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 processor/control_unit/mir_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            processor/datapath/rd_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.597    -0.550    processor/control_unit/clk_out1
    SLICE_X1Y4           FDRE                                         r  processor/control_unit/mir_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  processor/control_unit/mir_reg_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.233    processor/datapath/Q[1]
    SLICE_X1Y4           FDRE                                         r  processor/datapath/rd_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.868    -0.787    processor/datapath/clk_out1
    SLICE_X1Y4           FDRE                                         r  processor/datapath/rd_ff_reg/C
                         clock pessimism              0.237    -0.550    
                         clock uncertainty            0.149    -0.401    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.070    -0.331    processor/datapath/rd_ff_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 deb1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.564    -0.583    deb1/clk_out1
    SLICE_X8Y35          FDRE                                         r  deb1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  deb1/count_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.294    deb1/count[11]
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  deb1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    deb1/count_reg[12]_i_1_n_5
    SLICE_X8Y35          FDRE                                         r  deb1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.833    -0.822    deb1/clk_out1
    SLICE_X8Y35          FDRE                                         r  deb1/count_reg[11]/C
                         clock pessimism              0.239    -0.583    
                         clock uncertainty            0.149    -0.434    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.134    -0.300    deb1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 deb1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.564    -0.583    deb1/clk_out1
    SLICE_X8Y36          FDRE                                         r  deb1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  deb1/count_reg[15]/Q
                         net (fo=2, routed)           0.125    -0.294    deb1/count[15]
    SLICE_X8Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  deb1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    deb1/count_reg[16]_i_1_n_5
    SLICE_X8Y36          FDRE                                         r  deb1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.833    -0.822    deb1/clk_out1
    SLICE_X8Y36          FDRE                                         r  deb1/count_reg[15]/C
                         clock pessimism              0.239    -0.583    
                         clock uncertainty            0.149    -0.434    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.134    -0.300    deb1/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 deb1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.566    -0.581    deb1/clk_out1
    SLICE_X8Y38          FDRE                                         r  deb1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  deb1/count_reg[23]/Q
                         net (fo=2, routed)           0.125    -0.292    deb1/count[23]
    SLICE_X8Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.182 r  deb1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.182    deb1/count_reg[24]_i_1_n_5
    SLICE_X8Y38          FDRE                                         r  deb1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.836    -0.819    deb1/clk_out1
    SLICE_X8Y38          FDRE                                         r  deb1/count_reg[23]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.149    -0.432    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.134    -0.298    deb1/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 deb1/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.566    -0.581    deb1/clk_out1
    SLICE_X8Y39          FDRE                                         r  deb1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  deb1/count_reg[27]/Q
                         net (fo=2, routed)           0.125    -0.292    deb1/count[27]
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.182 r  deb1/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.182    deb1/count_reg[28]_i_1_n_5
    SLICE_X8Y39          FDRE                                         r  deb1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.836    -0.819    deb1/clk_out1
    SLICE_X8Y39          FDRE                                         r  deb1/count_reg[27]/C
                         clock pessimism              0.238    -0.581    
                         clock uncertainty            0.149    -0.432    
    SLICE_X8Y39          FDRE (Hold_fdre_C_D)         0.134    -0.298    deb1/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 deb1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.567    -0.580    deb1/clk_out1
    SLICE_X8Y40          FDRE                                         r  deb1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  deb1/count_reg[31]/Q
                         net (fo=2, routed)           0.125    -0.291    deb1/count[31]
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.181 r  deb1/count_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.181    deb1/count_reg[31]_i_3_n_5
    SLICE_X8Y40          FDRE                                         r  deb1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.837    -0.818    deb1/clk_out1
    SLICE_X8Y40          FDRE                                         r  deb1/count_reg[31]/C
                         clock pessimism              0.238    -0.580    
                         clock uncertainty            0.149    -0.431    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.134    -0.297    deb1/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 deb1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.564    -0.583    deb1/clk_out1
    SLICE_X8Y34          FDRE                                         r  deb1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  deb1/count_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.294    deb1/count[7]
    SLICE_X8Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.184 r  deb1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.184    deb1/count_reg[8]_i_1_n_5
    SLICE_X8Y34          FDRE                                         r  deb1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.832    -0.823    deb1/clk_out1
    SLICE_X8Y34          FDRE                                         r  deb1/count_reg[7]/C
                         clock pessimism              0.240    -0.583    
                         clock uncertainty            0.149    -0.434    
    SLICE_X8Y34          FDRE (Hold_fdre_C_D)         0.134    -0.300    deb1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 deb1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            deb1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.565    -0.582    deb1/clk_out1
    SLICE_X8Y37          FDRE                                         r  deb1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  deb1/count_reg[19]/Q
                         net (fo=2, routed)           0.125    -0.293    deb1/count[19]
    SLICE_X8Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.183 r  deb1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.183    deb1/count_reg[20]_i_1_n_5
    SLICE_X8Y37          FDRE                                         r  deb1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=1035, routed)        0.834    -0.821    deb1/clk_out1
    SLICE_X8Y37          FDRE                                         r  deb1/count_reg[19]/C
                         clock pessimism              0.239    -0.582    
                         clock uncertainty            0.149    -0.433    
    SLICE_X8Y37          FDRE (Hold_fdre_C_D)         0.134    -0.299    deb1/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.116    





