
# ğŸš€ RTL Design & Synthesis Workshop â€” *Sky130 Edition*  

> Dive into the fascinating world of **digital logic design** where every line of Verilog can shape the blueprint of silicon.  
This workshop is not just about coding flip-flops and gates â€” itâ€™s about **thinking like a chip designer**, simulating your ideas, optimizing them, and finally synthesizing them into something closer to real hardware.  
If youâ€™ve ever wondered how RTL transforms into circuits, or how synthesis tools squeeze out efficiency, youâ€™re in the right place! ğŸŒŸ  

![GitHub Repo Size](https://img.shields.io/github/repo-size/Jaynandan-Kushwaha/silicon-diary?color=blue&style=flat-square)  
![GitHub Stars](https://img.shields.io/github/stars/Jaynandan-Kushwaha/silicon-diary?style=social)  
![Author: jaynandan-kushwaha](https://img.shields.io/badge/Author-jaynandan--kushwaha-blue)  

---

## ğŸ“‘ Contents  

- [ğŸ“˜ About the Workshop](#-about-the-workshop)  
- [ğŸ› ï¸ Prerequisites](#ï¸-prerequisites)  
- [ğŸ“‚ Workshop Roadmap](#-workshop-roadmap)  
- [ğŸ™ Acknowledgements](#-acknowledgements)  

---

## ğŸ“˜ About the Workshop  

This workshop is crafted for **students, hobbyists, and engineers** who want to strengthen their understanding of digital design and RTL flow. Youâ€™ll learn to:  

- ğŸ–Šï¸ Write **clean Verilog RTL code**  
- ğŸ§ª Run simulations with **Icarus Verilog + GTKWave**  
- âš™ï¸ Perform **logic synthesis** with **Yosys + Sky130 PDK**  
- ğŸ§© Master essential design concepts:  
  - Testbenches  
  - Timing libraries  
  - Flip-flop coding styles  
  - Combinational vs sequential optimization  

By the end, you wonâ€™t just know RTL â€” youâ€™ll know how to make it **efficient, optimized, and hardware-ready**.  

---

## ğŸ› ï¸ Prerequisites  

Before you begin, make sure you have:  

- Basic knowledge of **digital circuits** (gates, mux, flip-flops)  
- Comfort with **Linux shell commands**  
- Installed tools:  
  - `git`  
  - `iverilog`  
  - `gtkwave`  
  - `yosys`  
  - A text editor (VSCode, Vim, Nano, etc.)  

ğŸ’¡ *Tip: On Windows/macOS, you can use WSL for a Linux environment.*  

---

## ğŸ“‚ Workshop Roadmap  

This repo is organized into **5 days of learning and labs**:  

| ğŸ“… Day | ğŸ“ Focus Area | ğŸ”— Link |
|-------|---------------|---------|
| 1ï¸âƒ£ | Verilog RTL Basics & Synthesis | [Day1](Day1/Read.md) |
| 2ï¸âƒ£ | Timing Libraries & DFF Coding Styles | [Day2](Day2/Readme.md) |
| 3ï¸âƒ£ | Combinational + Sequential Optimization | [Day3](Day3/Read.md) |
| 4ï¸âƒ£ | Gate-Level Simulation & Verilog Nuances | [Day4](Day4/Readme.md) |
| 5ï¸âƒ£ | Advanced Synthesis Optimization | [Day5](Day5/Readme.md) |  

ğŸ” Each day includes:  
âœ”ï¸ Explanations with visuals  
âœ”ï¸ Hands-on Verilog examples  
âœ”ï¸ Simulation outputs & screenshots  
âœ”ï¸ Best practices to avoid common pitfalls  

---

## ğŸ™ Acknowledgements  

Huge thanks to everyone making open-source VLSI learning possible:  
- ğŸ‘¨â€ğŸ’» [Kunal Ghosh](https://www.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836/)  
- ğŸ› ï¸ Open-source tool developers: **Yosys**, **Icarus Verilog**, **Sky130 PDK**  

---

âœ¨ *Happy Coding & Chip Designing!* âœ¨  
