$version Generated by VerilatedVcd $end
$date Mon Nov  4 19:37:55 2024 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  4 & data_out [4:1] $end
  $var wire  1 % en $end
  $var wire  1 $ rst $end
  $scope module lfsr $end
   $var wire  1 # clk $end
   $var wire  4 & data_out [4:1] $end
   $var wire  1 % en $end
   $var wire  1 $ rst $end
   $var wire  4 ' sreg [4:1] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
1%
b0000 &
b0000 '
#1
1#
b0001 &
b0001 '
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
0$
#7
1#
b0010 &
b0010 '
#8
0#
1$
b0001 &
b0001 '
#9
1#
#10
0#
0$
#11
1#
b0010 &
b0010 '
#12
0#
#13
1#
b0100 &
b0100 '
#14
0#
#15
1#
b1001 &
b1001 '
#16
0#
#17
1#
b0011 &
b0011 '
#18
0#
#19
1#
b0110 &
b0110 '
#20
0#
#21
1#
b1101 &
b1101 '
#22
0#
#23
1#
b1010 &
b1010 '
#24
0#
#25
1#
b0101 &
b0101 '
#26
0#
#27
1#
b1011 &
b1011 '
#28
0#
#29
1#
b0111 &
b0111 '
#30
0#
#31
1#
b1111 &
b1111 '
#32
0#
#33
1#
b1110 &
b1110 '
#34
0#
#35
1#
b1100 &
b1100 '
#36
0#
#37
1#
b1000 &
b1000 '
#38
0#
#39
1#
b0001 &
b0001 '
#40
0#
#41
1#
b0010 &
b0010 '
