{"jobtitle":"Physical Design Engineer","company":"Synapse Design","city":"Santa Clara","state":"CA","country":"US","language":"en","formattedLocation":"Santa Clara, CA","source":"Monster","date":"Wed, 19 Jul 2017 21:15:38 GMT","snippet":"Physical Design <b>Engineer</b>. Bachelor’s degree in Electronic Engineering, Electrical Engineering, Computer Engineering, or Equivalent with 5 years of experience in...","url":"http://www.indeed.com/viewjob?jk=4f9da5af3884842e","onmousedown":"indeed_clk(this,'8852');","latitude":37.35165,"longitude":-121.95605,"jobkey":"4f9da5af3884842e","sponsored":false,"expired":false,"indeedApply":false,"formattedLocationFull":"Santa Clara, CA 95054","formattedRelativeTime":"14 days ago","stations":"","jtr_description":"Job Opening: Physical Design Engineer\nCompany Name: Synapse Design Automation, Inc.\nJob Location: Santa Clara, California, USA\n\nJob Duties:\n\nParticipate in design, verification, and validation of hardware and software systems using applications functions such as EDA (Electronic Design Automation) tools and various Unix/Windows compliers and development systems.\nDevelop hardware designs at the integrated circuit (IC) or board level, starting at architectural specifications and resulting in physical databases, verifying the resulting designs meet all the functional, timing, power and area specifications.\nDesign and develop physical design aspects for 28nm, 40nm products including floorplanning, netlist checks, placement, CTS, Post CTS optimization, Routing, Static Timing Analysis, SI Closure, DFM fixes, repeater planning, physical and formal verification, tools and flow debug, develop technology guidelines for block and top level; debug flow issues.\nDevelop software for these ICs and systems, using object-oriented methodologies and languages such as C/C++.\nDevelop and document design implementation methodology including the tool flow, processes, scripts, and signoff criteria; verify the methodology by running representative design through performing major physical implementation (place and route) steps and ensure the delivery of design to chip fabrication facility meets both technical specifications and all physical design rules.\nAssist in running test cases on the combined software and hardware systems, making enhancements to improve the functionality.\n\nJob Requirements: Job entails working with and requires Bachelor’s degree in Electronic Engineering, Electrical Engineering Computer Engineering, or equivalent with 5 years of experience including: IC Compiler, Design Compiler-Topographical, Synopsys-Formality, Cadence-LEC, Synopsys-VCS-MX, PrimeTime SI-PX, Static Timing Analysis.\n\nRelocation and travel to unanticipated locations within USA possible.\n\nEmployer will accept any suitable combination of education, training or experience. This should be read to mean that the employer requires: Bachelor’s degree in Electronic Engineering, Electrical Engineering, Computer Engineering, or Equivalent with 5 years of experience in the job offered, Design Engineer, Verification Engineer, Electronics Engineer, or Equivalent.\n\nTo apply please mention Job Code PD 02 and mail resumes to: Attn. HR, Synapse Design Automation, Inc., 2200 Laurelwood Road, Santa Clara, CA 95054.","jtr_source":"indeed"}