/*
*
* SPDX-License-Identifier: GPL-2.0
*
* Copyright (C) 2020 Amlogic or its affiliates
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2.
* This program is distributed in the hope that it will be useful, but
* WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
* or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
* for more details.
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
*
*/

#ifndef __AML_ISP_REG__
#define __AML_ISP_REG__

#ifdef T7C_CHIP
#define APB_DMA_BASE                         0x1c00
#define TOP_BASE                             0x3000
#define ISP_BASE                             0x4000

#define ISP_DMA_AXI_CTL                      ((0x00 << 2) + APB_DMA_BASE)
#define ISP_DMA_CTL0                         ((0x01 << 2) + APB_DMA_BASE)
#define ISP_DMA_PENDING0                     ((0x02 << 2) + APB_DMA_BASE)
#define ISP_DMA_IRQ_MASK0                    ((0x04 << 2) + APB_DMA_BASE)
#define ISP_DMA_AXI_WR_PROT_STAT0            ((0x19 << 2) + APB_DMA_BASE)
#define ISP_DMA_AXI_RD_PROT_STAT0            ((0x1a << 2) + APB_DMA_BASE)
#define ISP_DMA_ARBIT_CNTL0                  ((0x20 << 2) + APB_DMA_BASE)
#define ISP_DMA_ARBIT_CNTL1                  ((0x21 << 2) + APB_DMA_BASE)
#define ISP_DMA_ARBIT_CNTL2                  ((0x22 << 2) + APB_DMA_BASE)
#define ISP_DMA_ARBIT_CNTL3                  ((0x23 << 2) + APB_DMA_BASE)

#define ISP_DMA_SRC0_CTL                     ((0x30 << 2) + APB_DMA_BASE)
#define ISP_DMA_SRC0_PING_CMD_ADDR0          ((0x31 << 2) + APB_DMA_BASE)
#define ISP_DMA_SRC0_PING_DST_ADDR0          ((0x32 << 2) + APB_DMA_BASE)
#define ISP_DMA_SRC0_PING_TASK0	             ((0x33 << 2) + APB_DMA_BASE)
#define ISP_DMA_SRC0_PING_CMD_ADDR1          ((0x34 << 2) + APB_DMA_BASE)
#define ISP_DMA_SRC0_PING_DST_ADDR1          ((0x35 << 2) + APB_DMA_BASE)
#define ISP_DMA_SRC0_PING_TASK1              ((0x36 << 2) + APB_DMA_BASE)
#define ISP_DMA_SRC0_PONG_CMD_ADDR0          ((0x37 << 2) + APB_DMA_BASE)
#define ISP_DMA_SRC0_PONG_DST_ADDR0          ((0x38 << 2) + APB_DMA_BASE)
#define ISP_DMA_SRC0_PONG_TASK0	             ((0x39 << 2) + APB_DMA_BASE)
#define ISP_DMA_SRC0_PONG_CMD_ADDR1          ((0x3a << 2) + APB_DMA_BASE)
#define ISP_DMA_SRC0_PONG_DST_ADDR1          ((0x3b << 2) + APB_DMA_BASE)
#define ISP_DMA_SRC0_PONG_TASK1              ((0x3c << 2) + APB_DMA_BASE)

#define MIPI_TOP_CTRL0                       ((0xc0 << 2) + TOP_BASE)
#define MIPI_TOP_CTRL1                       ((0xbf << 2) + TOP_BASE)
#define MIPI_TOP_CTRL2                       ((0xbe << 2) + TOP_BASE)
#define MIPI_TOP_CTRL3                       ((0xbd << 2) + TOP_BASE)
#define MIPI_TOP_CTRL4                       ((0xbc << 2) + TOP_BASE)
#define MIPI_TOP_CTRL5                       ((0xbb << 2) + TOP_BASE)
#define MIPI_TOP_CTRL6                       ((0xba << 2) + TOP_BASE)
#define MIPI_TOP_CTRL7                       ((0xb9 << 2) + TOP_BASE)
#define MIPI_TOP_CTRL8                       ((0xb8 << 2) + TOP_BASE)
#define MIPI_ADAPT_DE_CTRL0                  ((0xc1 << 2) + TOP_BASE)
#define MIPI_ADAPT_DE_CTRL1                  ((0xc2 << 2) + TOP_BASE)
#define MIPI_ADAPT_DE_CTRL2                  ((0xc3 << 2) + TOP_BASE)
#define MIPI_ADAPT_DE_CTRL3                  ((0xc4 << 2) + TOP_BASE)
#define MIPI_TOP_ISP_PENDING_MASK0           ((0xf0 << 2) + TOP_BASE)
#define MIPI_TOP_ISP_PENDING_MASK1           ((0xf1 << 2) + TOP_BASE)
#define MIPI_TOP_ISP_PENDING_MASK2           ((0xf2 << 2) + TOP_BASE)
#define MIPI_TOP_ISP_PENDING0                ((0xf3 << 2) + TOP_BASE)
#define MIPI_TOP_ISP_PENDING1                ((0xf4 << 2) + TOP_BASE)
#define MIPI_TOP_ISP_PENDING2                ((0xf5 << 2) + TOP_BASE)

#define ISP_TOP_INPUT_SIZE                   ((0x0 << 2) + ISP_BASE)
#define ISP_TOP_FRM_SIZE                     ((0x1 << 2) + ISP_BASE)
#define ISP_TOP_HOLD_SIZE                    ((0x2 << 2) + ISP_BASE)
#define ISP_TOP_CTRL0                        ((0x3 << 2) + ISP_BASE)
#define ISP_TOP_PATH_EN                      ((0x4 << 2) + ISP_BASE)
#define ISP_TOP_PATH_SEL                     ((0x5 << 2) + ISP_BASE)
#define ISP_TOP_DISPIN_SEL                   ((0x6 << 2) + ISP_BASE)
#define ISP_TOP_LS_INV                       ((0x9 << 2) + ISP_BASE)
#define ISP_TOP_MEAS                         ((0xa << 2) + ISP_BASE)
#define ISP_TOP_SYN_CTRL                     ((0xb << 2) + ISP_BASE)
#define ISP_TOP_TIMGEN                       ((0xc << 2) + ISP_BASE)
#define ISP_TOP_TIMGEN_REF                   ((0xd << 2) + ISP_BASE)
#define ISP_TOP_TIMEGEN_RO_DBG               ((0xe << 2) + ISP_BASE)
#define ISP_TOP_DBGPATH                      ((0xf << 2) + ISP_BASE)
#define ISP_TOP_SYN_VS                       ((0x10 << 2) + ISP_BASE)
#define ISP_PROB_CTRL                        ((0x11 << 2) + ISP_BASE)
#define ISP_HILT_COLOR                       ((0x12 << 2) + ISP_BASE)
#define ISP_PROB_POS                         ((0x13 << 2) + ISP_BASE)
#define ISP_PROB_RO_DAT_0                    ((0x14 << 2) + ISP_BASE)
#define ISP_PROB_RO_DAT_1                    ((0x15 << 2) + ISP_BASE)
#define ISP_TOP_IRQ_ABN_EN                   ((0x1f << 2) + ISP_BASE)
#define ISP_TOP_IRQ_EN                       ((0x20 << 2) + ISP_BASE)
#define ISP_TOP_IRQ_CLR                      ((0x21 << 2) + ISP_BASE)
#define ISP_TOP_IRQ_LINE_THRD                ((0x22 << 2) + ISP_BASE)
#define ISP_TOP_RAW_MODE_SEL                 ((0x23 << 2) + ISP_BASE)
#define ISP_TOP_ABN_RDMA                     ((0x24 << 2) + ISP_BASE)
#define ISP_TOP_RDMA_CTRL                    ((0x25 << 2) + ISP_BASE)
#define ISP_TOP_GCLK_CTRL                    ((0x26 << 2) + ISP_BASE)
#define ISP_TOP_SRCDIF_CTRL                  ((0x27 << 2) + ISP_BASE)
#define ISP_TOP_SRCDIF_START                 ((0x28 << 2) + ISP_BASE)
#define ISP_TOP_SRCDIF_SIZE                  ((0x29 << 2) + ISP_BASE)
#define ISP_TOP_SRCDIF_RO_CNT                ((0x2a << 2) + ISP_BASE)
#define ISP_TOP_IRQ_LINE_THRD1               ((0x2b << 2) + ISP_BASE)
#define ISP_DMA_CHN_EN                       ((0x2c << 2) + ISP_BASE)
#define ISP_FRM_CNT_CTRL                     ((0x2d << 2) + ISP_BASE)
#define ISP_TOP_CORE_CTRL0                   ((0x30 << 2) + ISP_BASE)
#define ISP_TOP_CORE_CTRL1                   ((0x31 << 2) + ISP_BASE)
#define ISP_TOP_FRM_END_MASK                 ((0x35 << 2) + ISP_BASE)
#define ISP_TOP_AXI_CNT_ID                   ((0x36 << 2) + ISP_BASE)
#define ISP_TOP_OFFLINE_CTRL                 ((0x38 << 2) + ISP_BASE)
#define ISP_TOP_SLICE_TOTAL_SIZE             ((0x39 << 2) + ISP_BASE)
#define ISP_TOP_SLICE_HSCOPE0                ((0x3a << 2) + ISP_BASE)
#define ISP_TOP_SLICE_VSCOPE0                ((0x3b << 2) + ISP_BASE)
#define ISP_TOP_SLICE_HSCOPE1                ((0x3c << 2) + ISP_BASE)
#define ISP_TOP_SLICE_VSCOPE1                ((0x3d << 2) + ISP_BASE)
#define ISP_CHECKSUM_RO_DAT_0                ((0x40 << 2) + ISP_BASE)
#define ISP_CHECKSUM_RO_DAT_1                ((0x41 << 2) + ISP_BASE)
#define ISP_CHECKSUM_RO_DAT_2                ((0x42 << 2) + ISP_BASE)
#define ISP_CHECKSUM_RO_DAT_3                ((0x43 << 2) + ISP_BASE)
#define ISP_CHECKSUM_RO_DAT_4                ((0x44 << 2) + ISP_BASE)
#define ISP_CHECKSUM_RO_DAT_5                ((0x45 << 2) + ISP_BASE)
#define ISP_CHECKSUM_RO_DAT_6                ((0x46 << 2) + ISP_BASE)
#define ISP_CHECKSUM_RO_DAT_7                ((0x47 << 2) + ISP_BASE)
#define ISP_CHECKSUM_RO_DAT_8                ((0x48 << 2) + ISP_BASE)
#define ISP_CHECKSUM_RO_DAT_9                ((0x49 << 2) + ISP_BASE)
#define ISP_TOP_RO_DBG_STAT0                 ((0x70 << 2) + ISP_BASE)
#define ISP_TOP_RO_IRQ_STAT                  ((0x71 << 2) + ISP_BASE)
#define ISP_TOP_RO_MEAS                      ((0x72 << 2) + ISP_BASE)
#define ISP_TOP_AXI_RO_RD0_STAT              ((0x73 << 2) + ISP_BASE)
#define ISP_TOP_AXI_RO_WR0_STAT              ((0x74 << 2) + ISP_BASE)
#define ISP_TOP_AXI_RO_WR1_STAT              ((0x75 << 2) + ISP_BASE)
#define ISP_TOP_AXI_RO_WR0_RSP               ((0x76 << 2) + ISP_BASE)
#define ISP_TOP_AXI_RO_WR1_RSP               ((0x77 << 2) + ISP_BASE)

#define ISP_TOP_MODE_CTRL                    ((0x100 << 2) + ISP_BASE)
#define ISP_TOP_RAW_PHS_0                    ((0x101 << 2) + ISP_BASE)
#define ISP_TOP_RAW_PHS_1                    ((0x102 << 2) + ISP_BASE)
#define ISP_TOP_FEO_CTRL0                    ((0x103 << 2) + ISP_BASE)
#define ISP_TOP_FEO_CTRL1_0                  ((0x104 << 2) + ISP_BASE)
#define ISP_TOP_FEO_CTRL1_1                  ((0x105 << 2) + ISP_BASE)
#define ISP_TOP_FED_CTRL                     ((0x106 << 2) + ISP_BASE)
#define ISP_TOP_BEO_CTRL                     ((0x107 << 2) + ISP_BASE)
#define ISP_TOP_BED_CTRL                     ((0x108 << 2) + ISP_BASE)
#define ISP_TOP_3A_STAT_CRTL                 ((0x109 << 2) + ISP_BASE)
#define ISP_TOP_BYPASS                       ((0x10a << 2) + ISP_BASE)
#define ISP_TOP_STITCH_CTRL                  ((0x10b << 2) + ISP_BASE)

#define ISP_GE0_CTRL                         ((0x200 << 2) + ISP_BASE)
#define ISP_GE0_STAT                         ((0x201 << 2) + ISP_BASE)
#define ISP_GE0_COMM                         ((0x202 << 2) + ISP_BASE)
#define ISP_GE0_HV_RATIO                     ((0x203 << 2) + ISP_BASE)
#define ISP_GE0_HV_WT2                       ((0x204 << 2) + ISP_BASE)
#define ISP_GE0_GI_LUT0                      ((0x205 << 2) + ISP_BASE)
#define ISP_GE0_GI_LUT1                      ((0x206 << 2) + ISP_BASE)
#define ISP_GE0_DLT_CTRL1                    ((0x207 << 2) + ISP_BASE)
#define ISP_GE0_DLT_CTRL2                    ((0x208 << 2) + ISP_BASE)
#define ISP_GE0_CORE                         ((0x209 << 2) + ISP_BASE)
#define ISP_OG0_OFST0                        ((0x20a << 2) + ISP_BASE)
#define ISP_OG0_OFST12                       ((0x20b << 2) + ISP_BASE)
#define ISP_OG0_OFST34                       ((0x20c << 2) + ISP_BASE)
#define ISP_OG0_GAIN_PST                     ((0x20d << 2) + ISP_BASE)
#define ISP_OG0_GAIN1                        ((0x20e << 2) + ISP_BASE)
#define ISP_OG0_GAIN2                        ((0x20f << 2) + ISP_BASE)
#define ISP_FPNR0_CTRL_CORR                  ((0x210 << 2) + ISP_BASE)
#define ISP_FPNR0_CORR_GAIN_0                ((0x211 << 2) + ISP_BASE)
#define ISP_FPNR0_CORR_GAIN_1                ((0x212 << 2) + ISP_BASE)
#define ISP_FPNR0_CORR_GAIN_2                ((0x213 << 2) + ISP_BASE)
#define ISP_FPNR0_CORR_GAIN_3                ((0x214 << 2) + ISP_BASE)
#define ISP_FPNR0_CORR_GAIN_4                ((0x215 << 2) + ISP_BASE)
#define ISP_FPNR0_CORR_OFST_0                ((0x216 << 2) + ISP_BASE)
#define ISP_FPNR0_CORR_OFST_1                ((0x217 << 2) + ISP_BASE)
#define ISP_FPNR0_CORR_OFST_2                ((0x218 << 2) + ISP_BASE)
#define ISP_FPNR0_CORR_OFST_3                ((0x219 << 2) + ISP_BASE)
#define ISP_FPNR0_CORR_OFST_4                ((0x21a << 2) + ISP_BASE)
#define ISP_FPNR0_LUT_ADDR                   ((0x21e << 2) + ISP_BASE)
#define ISP_FPNR0_LUT_DATA                   ((0x21f << 2) + ISP_BASE)

#define ISP_PAT0_CTRL                        ((0x220 << 2) + ISP_BASE)
#define ISP_PAT0_IDX_SCL                     ((0x221 << 2) + ISP_BASE)
#define ISP_PAT0_IDX_OFST                    ((0x222 << 2) + ISP_BASE)
#define ISP_PAT0_FWIN_R                      ((0x223 << 2) + ISP_BASE)
#define ISP_PAT0_FWIN_GB                     ((0x224 << 2) + ISP_BASE)
#define ISP_PAT0_FWIN_START                  ((0x225 << 2) + ISP_BASE)
#define ISP_PAT0_FWIN_SIZE                   ((0x226 << 2) + ISP_BASE)
#define ISP_PAT0_FWIN_BLK_SIZE               ((0x227 << 2) + ISP_BASE)
#define ISP_PAT0_IR_MODE                     ((0x228 << 2) + ISP_BASE)
#define ISP_PAT0_XRMP_SRGB                   ((0x229 << 2) + ISP_BASE)
#define ISP_PAT0_YRMP_SRGB                   ((0x22a << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_R01                   ((0x22b << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_R23                   ((0x22c << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_R45                   ((0x22d << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_R67                   ((0x22e << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_R89                   ((0x22f << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_R1011                 ((0x230 << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_R1213                 ((0x231 << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_R1415                 ((0x232 << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_R1617                 ((0x233 << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_R1819                 ((0x234 << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_R2021                 ((0x235 << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_R2223                 ((0x236 << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_G01                   ((0x237 << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_G23                   ((0x238 << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_G45                   ((0x239 << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_G67                   ((0x23a << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_G89                   ((0x23b << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_G1011                 ((0x23c << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_G1213                 ((0x23d << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_G1415                 ((0x23e << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_G1617                 ((0x23f << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_G1819                 ((0x240 << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_G2021                 ((0x241 << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_G2223                 ((0x242 << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_B01                   ((0x243 << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_B23                   ((0x244 << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_B45                   ((0x245 << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_B67                   ((0x246 << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_B89                   ((0x247 << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_B1011                 ((0x248 << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_B1213                 ((0x249 << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_B1415                 ((0x24a << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_B1617                 ((0x24b << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_B1819                 ((0x24c << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_B2021                 ((0x24d << 2) + ISP_BASE)
#define ISP_PAT0_BAR24_B2223                 ((0x24e << 2) + ISP_BASE)
#define ISP_PAT0_DFT_XIDX                    ((0x24f << 2) + ISP_BASE)
#define ISP_PAT0_DFT_YIDX                    ((0x250 << 2) + ISP_BASE)
#define ISP_PAT0_DFT_GAIN                    ((0x251 << 2) + ISP_BASE)

#define ISP_DPC0_CNTL                        ((0x260 << 2) + ISP_BASE)
#define ISP_DPC0_AVG_GAIN0                   ((0x261 << 2) + ISP_BASE)
#define ISP_DPC0_AVG_GAIN1                   ((0x262 << 2) + ISP_BASE)
#define ISP_DPC0_AVG_GAIN2                   ((0x263 << 2) + ISP_BASE)
#define ISP_DPC0_VAR_THD                     ((0x264 << 2) + ISP_BASE)
#define ISP_DPC0_AVG_SFT_CTRL                ((0x265 << 2) + ISP_BASE)
#define ISP_DPC0_VAR_GAIN                    ((0x266 << 2) + ISP_BASE)
#define ISP_DPC0_STD_GAIN                    ((0x267 << 2) + ISP_BASE)
#define ISP_DPC0_AVG_MOD                     ((0x268 << 2) + ISP_BASE)
#define ISP_DPC0_AVG_DEV                     ((0x269 << 2) + ISP_BASE)
#define ISP_DPC0_DEV_DP                      ((0x26a << 2) + ISP_BASE)
#define ISP_DPC0_X1_2_CTRL                   ((0x26b << 2) + ISP_BASE)
#define ISP_DPC0_X6_CTRL                     ((0x26c << 2) + ISP_BASE)
#define ISP_DPC0_COR_CTRL                    ((0x26d << 2) + ISP_BASE)
#define ISP_DPC0_BLEND                       ((0x26e << 2) + ISP_BASE)
#define ISP_DPC0_LUT_CTRL                    ((0x26f << 2) + ISP_BASE)
#define ISP_DPC0_SDP_NUM                     ((0x270 << 2) + ISP_BASE)
#define ISP_DPC0_DDP_NUM                     ((0x271 << 2) + ISP_BASE)

#define ISP_DPC0_LUT1024_ADDR                ((0x280 << 2) + ISP_BASE)
#define ISP_DPC0_LUT1024_DATA                ((0x281 << 2) + ISP_BASE)

#define ISP_GE1_CTRL                         ((0x300 << 2) + ISP_BASE)
#define ISP_GE1_STAT                         ((0x301 << 2) + ISP_BASE)
#define ISP_GE1_COMM                         ((0x302 << 2) + ISP_BASE)
#define ISP_GE1_HV_RATIO                     ((0x303 << 2) + ISP_BASE)
#define ISP_GE1_HV_WT2                       ((0x304 << 2) + ISP_BASE)
#define ISP_GE1_GI_LUT0                      ((0x305 << 2) + ISP_BASE)
#define ISP_GE1_GI_LUT1                      ((0x306 << 2) + ISP_BASE)
#define ISP_GE1_DLT_CTRL1                    ((0x307 << 2) + ISP_BASE)
#define ISP_GE1_DLT_CTRL2                    ((0x308 << 2) + ISP_BASE)
#define ISP_GE1_CORE                         ((0x309 << 2) + ISP_BASE)
#define ISP_OG1_OFST0                        ((0x30a << 2) + ISP_BASE)
#define ISP_OG1_OFST12                       ((0x30b << 2) + ISP_BASE)
#define ISP_OG1_OFST34                       ((0x30c << 2) + ISP_BASE)
#define ISP_OG1_GAIN_PST                     ((0x30d << 2) + ISP_BASE)
#define ISP_OG1_GAIN1                        ((0x30e << 2) + ISP_BASE)
#define ISP_OG1_GAIN2                        ((0x30f << 2) + ISP_BASE)
#define ISP_FPNR1_CTRL_CORR                  ((0x310 << 2) + ISP_BASE)
#define ISP_FPNR1_CORR_GAIN_0                ((0x311 << 2) + ISP_BASE)
#define ISP_FPNR1_CORR_GAIN_1                ((0x312 << 2) + ISP_BASE)
#define ISP_FPNR1_CORR_GAIN_2                ((0x313 << 2) + ISP_BASE)
#define ISP_FPNR1_CORR_GAIN_3                ((0x314 << 2) + ISP_BASE)
#define ISP_FPNR1_CORR_GAIN_4                ((0x315 << 2) + ISP_BASE)
#define ISP_FPNR1_CORR_OFST_0                ((0x316 << 2) + ISP_BASE)
#define ISP_FPNR1_CORR_OFST_1                ((0x317 << 2) + ISP_BASE)
#define ISP_FPNR1_CORR_OFST_2                ((0x318 << 2) + ISP_BASE)
#define ISP_FPNR1_CORR_OFST_3                ((0x319 << 2) + ISP_BASE)
#define ISP_FPNR1_CORR_OFST_4                ((0x31a << 2) + ISP_BASE)
#define ISP_FPNR1_LUT_ADDR                   ((0x31e << 2) + ISP_BASE)
#define ISP_FPNR1_LUT_DATA                   ((0x31f << 2) + ISP_BASE)

#define ISP_PAT1_CTRL                        ((0x320 << 2) + ISP_BASE)
#define ISP_PAT1_IDX_SCL                     ((0x321 << 2) + ISP_BASE)
#define ISP_PAT1_IDX_OFST                    ((0x322 << 2) + ISP_BASE)
#define ISP_PAT1_FWIN_R                      ((0x323 << 2) + ISP_BASE)
#define ISP_PAT1_FWIN_GB                     ((0x324 << 2) + ISP_BASE)
#define ISP_PAT1_FWIN_START                  ((0x325 << 2) + ISP_BASE)
#define ISP_PAT1_FWIN_SIZE                   ((0x326 << 2) + ISP_BASE)
#define ISP_PAT1_FWIN_BLK_SIZE               ((0x327 << 2) + ISP_BASE)
#define ISP_PAT1_IR_MODE                     ((0x328 << 2) + ISP_BASE)
#define ISP_PAT1_XRMP_SRGB                   ((0x329 << 2) + ISP_BASE)
#define ISP_PAT1_YRMP_SRGB                   ((0x32a << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_R01                   ((0x32b << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_R23                   ((0x32c << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_R45                   ((0x32d << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_R67                   ((0x32e << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_R89                   ((0x32f << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_R1011                 ((0x330 << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_R1213                 ((0x331 << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_R1415                 ((0x332 << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_R1617                 ((0x333 << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_R1819                 ((0x334 << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_R2021                 ((0x335 << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_R2223                 ((0x336 << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_G01                   ((0x337 << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_G23                   ((0x338 << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_G45                   ((0x339 << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_G67                   ((0x33a << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_G89                   ((0x33b << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_G1011                 ((0x33c << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_G1213                 ((0x33d << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_G1415                 ((0x33e << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_G1617                 ((0x33f << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_G1819                 ((0x340 << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_G2021                 ((0x341 << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_G2223                 ((0x342 << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_B01                   ((0x343 << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_B23                   ((0x344 << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_B45                   ((0x345 << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_B67                   ((0x346 << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_B89                   ((0x347 << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_B1011                 ((0x348 << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_B1213                 ((0x349 << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_B1415                 ((0x34a << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_B1617                 ((0x34b << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_B1819                 ((0x34c << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_B2021                 ((0x34d << 2) + ISP_BASE)
#define ISP_PAT1_BAR24_B2223                 ((0x34e << 2) + ISP_BASE)
#define ISP_PAT1_DFT_XIDX                    ((0x34f << 2) + ISP_BASE)
#define ISP_PAT1_DFT_YIDX                    ((0x350 << 2) + ISP_BASE)
#define ISP_PAT1_DFT_GAIN                    ((0x351 << 2) + ISP_BASE)

#define ISP_DPC1_CNTL                        ((0x360 << 2) + ISP_BASE)
#define ISP_DPC1_AVG_GAIN0                   ((0x361 << 2) + ISP_BASE)
#define ISP_DPC1_AVG_GAIN1                   ((0x362 << 2) + ISP_BASE)
#define ISP_DPC1_AVG_GAIN2                   ((0x363 << 2) + ISP_BASE)
#define ISP_DPC1_VAR_THD                     ((0x364 << 2) + ISP_BASE)
#define ISP_DPC1_AVG_SFT_CTRL                ((0x365 << 2) + ISP_BASE)
#define ISP_DPC1_VAR_GAIN                    ((0x366 << 2) + ISP_BASE)
#define ISP_DPC1_STD_GAIN                    ((0x367 << 2) + ISP_BASE)
#define ISP_DPC1_AVG_MOD                     ((0x368 << 2) + ISP_BASE)
#define ISP_DPC1_AVG_DEV                     ((0x369 << 2) + ISP_BASE)
#define ISP_DPC1_DEV_DP                      ((0x36a << 2) + ISP_BASE)
#define ISP_DPC1_X1_2_CTRL                   ((0x36b << 2) + ISP_BASE)
#define ISP_DPC1_X6_CTRL                     ((0x36c << 2) + ISP_BASE)
#define ISP_DPC1_COR_CTRL                    ((0x36d << 2) + ISP_BASE)
#define ISP_DPC1_BLEND                       ((0x36e << 2) + ISP_BASE)
#define ISP_DPC1_LUT_CTRL                    ((0x36f << 2) + ISP_BASE)
#define ISP_DPC1_SDP_NUM                     ((0x370 << 2) + ISP_BASE)
#define ISP_DPC1_DDP_NUM                     ((0x371 << 2) + ISP_BASE)

#define ISP_DPC1_LUT1024_ADDR                ((0x380 << 2) + ISP_BASE)
#define ISP_DPC1_LUT1024_DATA                ((0x381 << 2) + ISP_BASE)

#define ISP_CROP_START                       ((0x400 << 2) + ISP_BASE)
#define ISP_CROP_SIZE                        ((0x401 << 2) + ISP_BASE)
#define ISP_DECOMP_CTRL                      ((0x402 << 2) + ISP_BASE)
#define ISP_DECOMP1_STP                      ((0x403 << 2) + ISP_BASE)
#define ISP_DECOMP1_NUM                      ((0x404 << 2) + ISP_BASE)
#define ISP_INPFMT_KPTS_01                   ((0x405 << 2) + ISP_BASE)
#define ISP_INPFMT_KPTS2_SLP                 ((0x406 << 2) + ISP_BASE)
#define ISP_INPFMT_SPLT                      ((0x407 << 2) + ISP_BASE)
#define ISP_INPFMT_MOD_BD_0                  ((0x408 << 2) + ISP_BASE)
#define ISP_INPFMT_MOD_BD_1                  ((0x409 << 2) + ISP_BASE)
#define ISP_BIN_BAC_CTRL                     ((0x40a << 2) + ISP_BASE)
#define ISP_BAC_HCOEF                        ((0x40b << 2) + ISP_BASE)
#define ISP_BAC_VCOEF                        ((0x40c << 2) + ISP_BASE)
#define ISP_FPNR_CTRL                        ((0x40d << 2) + ISP_BASE)
#define ISP_BAC_PRCT                         ((0x40e << 2) + ISP_BASE)

#define ISP_OFE_DECMP0_LUT_ADDR              ((0x4f0 << 2) + ISP_BASE)
#define ISP_OFE_DECMP0_LUT_DATA              ((0x4f1 << 2) + ISP_BASE)
#define ISP_OFE_DECMP1_LUT_ADDR              ((0x4f2 << 2) + ISP_BASE)
#define ISP_OFE_DECMP1_LUT_DATA              ((0x4f3 << 2) + ISP_BASE)
#define ISP_OFE_GCLK_CTRL0                   ((0x4f4 << 2) + ISP_BASE)
#define ISP_OFE_GCLK_CTRL1                   ((0x4f5 << 2) + ISP_BASE)
#define ISP_OFE_HW_CTRL0                     ((0x4f6 << 2) + ISP_BASE)
#define ISP_DPC_GCLK_CTRL                    ((0x4f7 << 2) + ISP_BASE)
#define ISP_OFE_SW_RST                       ((0x4f8 << 2) + ISP_BASE)
#define ISP_OFE_FPNR_CALI_STAT               ((0x4f9 << 2) + ISP_BASE)

#define ISP_WDR_COM_BLC0                     ((0x500 << 2) + ISP_BASE)
#define ISP_WDR_COM_BLC1                     ((0x501 << 2) + ISP_BASE)
#define ISP_WDR_COM_BLC2                     ((0x502 << 2) + ISP_BASE)
#define ISP_WDR_COM_PARAM0                   ((0x503 << 2) + ISP_BASE)
#define ISP_WDR_COM_AWBGAIN2                 ((0x504 << 2) + ISP_BASE)
#define ISP_WDR_COM_AWBGAIN1                 ((0x505 << 2) + ISP_BASE)
#define ISP_WDR_COM_AWBGAIN0                 ((0x506 << 2) + ISP_BASE)
#define ISP_WDR_GEN_EXPRATIO1                ((0x507 << 2) + ISP_BASE)
#define ISP_WDR_GEN_EXPRARIO0                ((0x508 << 2) + ISP_BASE)
#define ISP_WDR_GEN_MAPRATIO2                ((0x509 << 2) + ISP_BASE)
#define ISP_WDR_GEN_MAPRATIO1                ((0x50a << 2) + ISP_BASE)
#define ISP_WDR_GEN_MAPRATIO0                ((0x50b << 2) + ISP_BASE)
#define ISP_WDR_GEN_LEXPCOMP0                ((0x50c << 2) + ISP_BASE)
#define ISP_WDR_GEN_LEXPCOMP1                ((0x50d << 2) + ISP_BASE)
#define ISP_WDR_GEN_LEXPCOMP2                ((0x50e << 2) + ISP_BASE)
#define ISP_WDR_GEN_LEXPCOMP3                ((0x50f << 2) + ISP_BASE)
#define ISP_WDR_GEN_LEXPCOMP4                ((0x510 << 2) + ISP_BASE)
#define ISP_WDR_GEN_MEXPCOMP0                ((0x511 << 2) + ISP_BASE)
#define ISP_WDR_GEN_MEXPCOMP1                ((0x512 << 2) + ISP_BASE)
#define ISP_WDR_GEN_MEXPCOMP2                ((0x513 << 2) + ISP_BASE)
#define ISP_WDR_GEN_MEXPCOMP3                ((0x514 << 2) + ISP_BASE)
#define ISP_WDR_GEN_MEXPCOMP4                ((0x515 << 2) + ISP_BASE)
#define ISP_WDR_GEN_SEXPCOMP0                ((0x516 << 2) + ISP_BASE)
#define ISP_WDR_GEN_SEXPCOMP1                ((0x517 << 2) + ISP_BASE)
#define ISP_WDR_GEN_SEXPCOMP2                ((0x518 << 2) + ISP_BASE)
#define ISP_WDR_GEN_SEXPCOMP3                ((0x519 << 2) + ISP_BASE)
#define ISP_WDR_GEN_SEXPCOMP4                ((0x51a << 2) + ISP_BASE)
#define ISP_WDR_MDETC_MODE                   ((0x51b << 2) + ISP_BASE)
#define ISP_WDR_MDETC_WEIGHT1                ((0x51c << 2) + ISP_BASE)
#define ISP_WDR_MDETC_WEIGHT0                ((0x51d << 2) + ISP_BASE)
#define ISP_WDR_MDETC_SATTHD0                ((0x51e << 2) + ISP_BASE)
#define ISP_WDR_MDETC_SATTHD1                ((0x51f << 2) + ISP_BASE)
#define ISP_WDR_MDETC_SATTHD2                ((0x520 << 2) + ISP_BASE)
#define ISP_WDR_MDETC_SQRT_AGAIN             ((0x521 << 2) + ISP_BASE)
#define ISP_WDR_MDETC_SQRT_DGAIN             ((0x522 << 2) + ISP_BASE)
#define ISP_WDR_MDETC_GNOISEFLOOR            ((0x523 << 2) + ISP_BASE)
#define ISP_WDR_MDETC_RNOISEFLOOR            ((0x524 << 2) + ISP_BASE)
#define ISP_WDR_MDETC_BNOISEFLOOR            ((0x525 << 2) + ISP_BASE)
#define ISP_WDR_MDETC_IRNOISEFLOOR           ((0x526 << 2) + ISP_BASE)
#define ISP_WDR_MDECI_PARAM                  ((0x527 << 2) + ISP_BASE)
#define ISP_WDR_MDECI_LSTHD0                 ((0x528 << 2) + ISP_BASE)
#define ISP_WDR_MDECI_LSTHD1                 ((0x529 << 2) + ISP_BASE)
#define ISP_WDR_MDECI_LSTHD2                 ((0x52a << 2) + ISP_BASE)
#define ISP_WDR_MDECI_LSTHD3                 ((0x52b << 2) + ISP_BASE)
#define ISP_WDR_MDECI_LSTHD4                 ((0x52c << 2) + ISP_BASE)
#define ISP_WDR_MDECI_LSTHD5                 ((0x52d << 2) + ISP_BASE)
#define ISP_WDR_MDECI_LSTHD6                 ((0x52e << 2) + ISP_BASE)
#define ISP_WDR_MDECI_LSTHD7                 ((0x52f << 2) + ISP_BASE)
#define ISP_WDR_FLONG_PARAM                  ((0x530 << 2) + ISP_BASE)
#define ISP_WDR_FLONG_MASKTHD                ((0x531 << 2) + ISP_BASE)
#define ISP_WDR_FLONG_THD0                   ((0x532 << 2) + ISP_BASE)
#define ISP_WDR_FLONG_THD1                   ((0x533 << 2) + ISP_BASE)
#define ISP_WDR_FLONG_THD2                   ((0x534 << 2) + ISP_BASE)
#define ISP_WDR_FLONG1_THD                   ((0x535 << 2) + ISP_BASE)
#define ISP_WDR_EXPCOMB_PARAM                ((0x536 << 2) + ISP_BASE)
#define ISP_WDR_EXPCOMB_SATTHD0              ((0x537 << 2) + ISP_BASE)
#define ISP_WDR_EXPCOMB_SATTHD1              ((0x538 << 2) + ISP_BASE)
#define ISP_WDR_EXPCOMB_SATTHD2              ((0x539 << 2) + ISP_BASE)
#define ISP_WDR_EXPCOMB_BLDTHD               ((0x53a << 2) + ISP_BASE)
#define ISP_WDR_EXPCOMB_IRBLDTHD             ((0x53b << 2) + ISP_BASE)
#define ISP_WDR_EXPCOMB_IRPARAM              ((0x53c << 2) + ISP_BASE)
#define ISP_WDR_EXPCOMB_MAXRATIO             ((0x53d << 2) + ISP_BASE)
#define ISP_WDR_SEXPNR_PARAM0                ((0x53e << 2) + ISP_BASE)
#define ISP_WDR_SEXPNR_LPWEIGHT_0            ((0x53f << 2) + ISP_BASE)
#define ISP_WDR_SEXPNR_LPWEIGHT_1            ((0x540 << 2) + ISP_BASE)
#define ISP_WDR_SEXPNR_LPWEIGHT_2            ((0x541 << 2) + ISP_BASE)
#define ISP_WDR_SEXPNR_LPWEIGHT_3            ((0x542 << 2) + ISP_BASE)
#define ISP_WDR_SEXPNR_LPWEIGHT_4            ((0x543 << 2) + ISP_BASE)
#define ISP_WDR_SEXPNR_LPWEIGHT_5            ((0x544 << 2) + ISP_BASE)
#define ISP_WDR_SEXPNR_LPWEIGHT_6            ((0x545 << 2) + ISP_BASE)
#define ISP_WDR_SEXPNR_GWEIGHT               ((0x546 << 2) + ISP_BASE)
#define ISP_WDR_SEXPNR_CWEIGHT               ((0x547 << 2) + ISP_BASE)
#define ISP_WDR_SEXPNR_PARAM1                ((0x548 << 2) + ISP_BASE)
#define ISP_WDR_SEXPNR_PARAM2                ((0x549 << 2) + ISP_BASE)
#define ISP_WDR_STAT_SUM_0                   ((0x54a << 2) + ISP_BASE)
#define ISP_WDR_STAT_CNT_0                   ((0x54b << 2) + ISP_BASE)
#define ISP_WDR_STAT_SUM_1                   ((0x54c << 2) + ISP_BASE)
#define ISP_WDR_STAT_CNT_1                   ((0x54d << 2) + ISP_BASE)
#define ISP_WDR_STAT_PARAM                   ((0x54e << 2) + ISP_BASE)
#define ISP_COMB_PARAM                       ((0x54f << 2) + ISP_BASE)
#define ISP_COMB_LSBARRIER0_0                ((0x550 << 2) + ISP_BASE)
#define ISP_COMB_LSBARRIER1_0                ((0x551 << 2) + ISP_BASE)
#define ISP_COMB_LSBARRIER0_1                ((0x552 << 2) + ISP_BASE)
#define ISP_COMB_LSBARRIER1_1                ((0x553 << 2) + ISP_BASE)
#define ISP_COMB_LSBARRIER0_2                ((0x554 << 2) + ISP_BASE)
#define ISP_COMB_LSBARRIER1_2                ((0x555 << 2) + ISP_BASE)
#define ISP_COMB_LSBARRIER0_3                ((0x556 << 2) + ISP_BASE)
#define ISP_COMB_LSBARRIER1_3                ((0x557 << 2) + ISP_BASE)
#define ISP_COMB_EXPRAT_01                   ((0x558 << 2) + ISP_BASE)
#define ISP_COMB_EXPRAT_2                    ((0x559 << 2) + ISP_BASE)
#define ISP_COMB_RECIPROCAL_EXPRAT_RLTV_0    ((0x55a << 2) + ISP_BASE)
#define ISP_COMB_RECIPROCAL_EXPRAT_RLTV_1    ((0x55b << 2) + ISP_BASE)
#define ISP_COMB_RECIPROCAL_EXPRAT_RLTV_2    ((0x55c << 2) + ISP_BASE)
#define ISP_WDR_HW_CTRL                      ((0x590 << 2) + ISP_BASE)
#define ISP_WDR_HW_STATUS                    ((0x598 << 2) + ISP_BASE)
#define ISP_WDR_GSIGMA_LUT_ADDR              ((0x5a0 << 2) + ISP_BASE)
#define ISP_WDR_GSIGMA_LUT_DATA              ((0x5a1 << 2) + ISP_BASE)
#define ISP_WDR_RSIGMA_LUT_ADDR              ((0x5a2 << 2) + ISP_BASE)
#define ISP_WDR_RSIGMA_LUT_DATA              ((0x5a3 << 2) + ISP_BASE)
#define ISP_WDR_BSIGMA_LUT_ADDR              ((0x5a4 << 2) + ISP_BASE)
#define ISP_WDR_BSIGMA_LUT_DATA              ((0x5a5 << 2) + ISP_BASE)
#define ISP_CH0_RO_WDR_STAT_FLT_ADDR         ((0x5b0 << 2) + ISP_BASE)
#define ISP_CH0_RO_WDR_STAT_FLT_DATA         ((0x5b1 << 2) + ISP_BASE)
#define ISP_CH1_RO_WDR_STAT_FLT_ADDR         ((0x5b2 << 2) + ISP_BASE)
#define ISP_CH1_RO_WDR_STAT_FLT_DATA         ((0x5b3 << 2) + ISP_BASE)
#define ISP_CH2_RO_WDR_STAT_FLT_ADDR         ((0x5b4 << 2) + ISP_BASE)
#define ISP_CH2_RO_WDR_STAT_FLT_DATA         ((0x5b5 << 2) + ISP_BASE)

#define ISP_FED_DG_PHS_OFST                  ((0x700 << 2) + ISP_BASE)
#define ISP_FED_DG_GAIN01                    ((0x701 << 2) + ISP_BASE)
#define ISP_FED_DG_GAIN23                    ((0x702 << 2) + ISP_BASE)
#define ISP_FED_DG_GAIN4                     ((0x703 << 2) + ISP_BASE)
#define ISP_FED_DG_OFST                      ((0x704 << 2) + ISP_BASE)
#define ISP_FED_BL_PHS                       ((0x705 << 2) + ISP_BASE)
#define ISP_FED_BL_OFST_GR                   ((0x706 << 2) + ISP_BASE)
#define ISP_FED_BL_OFST_R                    ((0x707 << 2) + ISP_BASE)
#define ISP_FED_BL_OFST_B                    ((0x708 << 2) + ISP_BASE)
#define ISP_FED_BL_OFST_GB                   ((0x709 << 2) + ISP_BASE)
#define ISP_FED_BL_OFST_IR                   ((0x70a << 2) + ISP_BASE)
#define ISP_FED_SQRT_PRE_OFST                ((0x70b << 2) + ISP_BASE)
#define ISP_FED_SQRT_PST_OFST                ((0x70c << 2) + ISP_BASE)
#define ISP_FED_SQRT_EN_MODE                 ((0x70d << 2) + ISP_BASE)
#define ISP_FED_SQRT_STP                     ((0x70e << 2) + ISP_BASE)
#define ISP_FED_SQRT_NUM                     ((0x70f << 2) + ISP_BASE)
#define ISP_FED_SQRT0_ADDR                   ((0x71a << 2) + ISP_BASE)
#define ISP_FED_SQRT0_DATA                   ((0x71b << 2) + ISP_BASE)
#define ISP_FED_SQRT1_ADDR                   ((0x71c << 2) + ISP_BASE)
#define ISP_FED_SQRT1_DATA                   ((0x71d << 2) + ISP_BASE)
#define ISP_FED_GCLK                         ((0x71e << 2) + ISP_BASE)

#define ISP_CUBIC_CS_COMMON                  ((0x780 << 2) + ISP_BASE)
#define ISP_CUBIC_CS_CRTL                    ((0x781 << 2) + ISP_BASE)
#define ISP_CUBIC_CS_DRT                     ((0x782 << 2) + ISP_BASE)
#define ISP_CUBIC_CSI_DRT                    ((0x783 << 2) + ISP_BASE)
#define ISP_CUBIC_CS_POWER                   ((0x784 << 2) + ISP_BASE)
#define ISP_CUBIC_RAD_CRTL                   ((0x785 << 2) + ISP_BASE)
#define ISP_CUBIC_RAD_SCL0                   ((0x786 << 2) + ISP_BASE)
#define ISP_CUBIC_RAD_CENTER                 ((0x787 << 2) + ISP_BASE)
#define ISP_CUBIC_RAD_SCL1                   ((0x788 << 2) + ISP_BASE)
#define ISP_CUBIC_LUT65_ADDR                 ((0x790 << 2) + ISP_BASE)
#define ISP_CUBIC_LUT65_DATA                 ((0x791 << 2) + ISP_BASE)
#define ISP_CUBIC_GCLK                       ((0x792 << 2) + ISP_BASE)
#define ISP_TNR_GCLK_CTRL                    ((0x793 << 2) + ISP_BASE)
#define ISP_MCNR_GCLK_CTRL                   ((0x794 << 2) + ISP_BASE)
#define ISP_SNR_GCLK_CTRL                    ((0x795 << 2) + ISP_BASE)
#define ISP_RCNR_GCLK_CTRL                   ((0x796 << 2) + ISP_BASE)
#define ISP_NR_TOP_GCLK_CTRL                 ((0x797 << 2) + ISP_BASE)
#define ISP_NR_DBG_PATH_CTRL                 ((0x798 << 2) + ISP_BASE)

#define ISP_CAC_CNTL                         ((0x800 << 2) + ISP_BASE)
#define ISP_CAC_CNTL0                        ((0x801 << 2) + ISP_BASE)
#define ISP_CAC_CNTL1                        ((0x802 << 2) + ISP_BASE)
#define ISP_CAC_COL_OFFSET                   ((0x803 << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF0                 ((0x804 << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF1                 ((0x805 << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF2                 ((0x806 << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF3                 ((0x807 << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF4                 ((0x808 << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF5                 ((0x809 << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF6                 ((0x80a << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF7                 ((0x80b << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF8                 ((0x80c << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF9                 ((0x80d << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF10                ((0x80e << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF11                ((0x80f << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF12                ((0x810 << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF13                ((0x811 << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF14                ((0x812 << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF15                ((0x813 << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF16                ((0x814 << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF17                ((0x815 << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF18                ((0x816 << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF19                ((0x817 << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF20                ((0x818 << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF21                ((0x819 << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF22                ((0x81a << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF23                ((0x81b << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF24                ((0x81c << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF25                ((0x81d << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF26                ((0x81e << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF27                ((0x81f << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF28                ((0x820 << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF29                ((0x821 << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF30                ((0x822 << 2) + ISP_BASE)
#define ISP_CAC_FILTER_COEF31                ((0x823 << 2) + ISP_BASE)
#define ISP_PDPC_CNTL                        ((0x824 << 2) + ISP_BASE)
#define ISP_PDPC_THRD0                       ((0x825 << 2) + ISP_BASE)
#define ISP_PDPC_RATIO_CTRL                  ((0x826 << 2) + ISP_BASE)
#define ISP_PDPC_THR_CTRL                    ((0x827 << 2) + ISP_BASE)
#define ISP_LCGE_EN                          ((0x828 << 2) + ISP_BASE)
#define ISP_LCGE_FLAT_TH_MIN_MAX             ((0x829 << 2) + ISP_BASE)
#define ISP_LCGE_FLAT_RATIO_0                ((0x82a << 2) + ISP_BASE)
#define ISP_LCGE_FLAT_RATIO_1                ((0x82b << 2) + ISP_BASE)
#define ISP_LCGE_FLAT_RATIO_2                ((0x82c << 2) + ISP_BASE)
#define ISP_LCGE_FLAT_RATIO_3                ((0x82d << 2) + ISP_BASE)
#define ISP_LCGE_FLAT_RATIO_4                ((0x82e << 2) + ISP_BASE)
#define ISP_LCGE_FLAT_RATIO_5                ((0x82f << 2) + ISP_BASE)
#define ISP_LCGE_FLAT_RATIO_6                ((0x830 << 2) + ISP_BASE)
#define ISP_LCGE_FLAT_RATIO_7                ((0x831 << 2) + ISP_BASE)
#define ISP_LCGE_ALPHA                       ((0x832 << 2) + ISP_BASE)
#define ISP_LCGE_HV_LINE_DIFF_TH             ((0x833 << 2) + ISP_BASE)

#define ISP_CAC_GCLK_CTRL                    ((0x870 << 2) + ISP_BASE)
#define ISP_CAC_COL_ALPHA                    ((0x871 << 2) + ISP_BASE)
#define ISP_CAC_TAB_DATA                     ((0x880 << 2) + ISP_BASE)
#define ISP_CAC_TAB_ADDR                     ((0x881 << 2) + ISP_BASE)
#define ISP_CAC_TAB_CTRL                     ((0x882 << 2) + ISP_BASE)
#define ISP_CAC_TAB_INT                      ((0x883 << 2) + ISP_BASE)

#define ISP_SNR_CTRL                         ((0x900 << 2) + ISP_BASE)
#define ISP_SNR_RATIO0	                     ((0x901 << 2) + ISP_BASE)
#define ISP_SNR_RATIO1	                     ((0x902 << 2) + ISP_BASE)
#define ISP_SNR_WT_LUT_0                     ((0x903 << 2) + ISP_BASE)
#define ISP_SNR_WT_LUT_1                     ((0x904 << 2) + ISP_BASE)
#define ISP_SNR_WT_LUT_2                     ((0x905 << 2) + ISP_BASE)
#define ISP_SNR_WT_LUT_3                     ((0x906 << 2) + ISP_BASE)
#define ISP_APL_BLACK_LEVEL                  ((0x907 << 2) + ISP_BASE)
#define ISP_SNR_SAD_CURV                     ((0x908 << 2) + ISP_BASE)
#define ISP_SNR_META_LUT0                    ((0x909 << 2) + ISP_BASE)
#define ISP_SNR_META_LUT1                    ((0x90a << 2) + ISP_BASE)
#define ISP_SNR_META_LUT2                    ((0x90b << 2) + ISP_BASE)
#define ISP_SNR_MASK_LUT0                    ((0x90c << 2) + ISP_BASE)
#define ISP_SNR_MASK_LUT1                    ((0x90d << 2) + ISP_BASE)
#define ISP_SNR_MASK_LUT2                    ((0x90e << 2) + ISP_BASE)
#define ISP_SNR_PROFILE_ADJ                  ((0x90f << 2) + ISP_BASE)
#define ISP_SNR_SAD_META_RATIO               ((0x910 << 2) + ISP_BASE)
#define ISP_SNR_SAD_META_BND                 ((0x911 << 2) + ISP_BASE)
#define ISP_SNR_CORING	                     ((0x912 << 2) + ISP_BASE)
#define ISP_SNR_CORING_1                     ((0x913 << 2) + ISP_BASE)
#define ISP_SNR_CORING_2                     ((0x914 << 2) + ISP_BASE)
#define ISP_SNR_CORING_META2ALP_0            ((0x915 << 2) + ISP_BASE)
#define ISP_SNR_CORING_META2ALP_1            ((0x916 << 2) + ISP_BASE)
#define ISP_SNR_MB_APL                       ((0x917 << 2) + ISP_BASE)
#define ISP_SNR_MB_META                      ((0x918 << 2) + ISP_BASE)
#define ISP_SNR_CORING_GRAD                  ((0x919 << 2) + ISP_BASE)
#define ISP_SNR_CORING_GRAD_RATIO            ((0x91a << 2) + ISP_BASE)
#define ISP_SNR_CORING_GRAD_GAIN             ((0x91b << 2) + ISP_BASE)
#define ISP_SNR_CORING_MASK                  ((0x91c << 2) + ISP_BASE)
#define ISP_SNR_WT_LUMA_ADJ                  ((0x91d << 2) + ISP_BASE)
#define ISP_SNR_WT_LUMA_SCAL_0               ((0x91e << 2) + ISP_BASE)
#define ISP_SNR_WT_LUMA_SCAL_1               ((0x91f << 2) + ISP_BASE)
#define ISP_SNR_WT_IDX_RATIO                 ((0x920 << 2) + ISP_BASE)
#define ISP_SNR_SAD_IDX_RATIO                ((0x921 << 2) + ISP_BASE)
#define ISP_SNR_SAD_IDX_OFFSET               ((0x922 << 2) + ISP_BASE)
#define ISP_SNR_VARIANCE_FLAT                ((0x923 << 2) + ISP_BASE)
#define ISP_SNR_VARIANCE_FLAT_GAIN           ((0x924 << 2) + ISP_BASE)
#define ISP_SNR_VARIANCE_EDGE                ((0x925 << 2) + ISP_BASE)
#define ISP_SNR_VARIANCE_EDGE_GAIN           ((0x926 << 2) + ISP_BASE)
#define ISP_SNR_VARIANCE_BL                  ((0x927 << 2) + ISP_BASE)
#define ISP_SNR_CUR_WT_0                     ((0x928 << 2) + ISP_BASE)
#define ISP_SNR_CUR_WT_1                     ((0x929 << 2) + ISP_BASE)
#define ISP_SNR_CUR_WT_2                     ((0x92a << 2) + ISP_BASE)
#define ISP_SNR_CUR_WT_3                     ((0x92b << 2) + ISP_BASE)
#define ISP_SNR_CUR_BLEND_RATIO              ((0x92c << 2) + ISP_BASE)
#define ISP_SNR_LPF0                         ((0x92d << 2) + ISP_BASE)
#define ISP_SNR_LPF1                         ((0x92e << 2) + ISP_BASE)
#define ISP_SNR_STRENGHT                     ((0x92f << 2) + ISP_BASE)
#define ISP_SNR_VAR_FLAT_LUMA_SCAL_0         ((0x930 << 2) + ISP_BASE)
#define ISP_SNR_VAR_FLAT_LUMA_SCAL_1         ((0x931 << 2) + ISP_BASE)
#define ISP_SNR_VAR_EDGE_LUMA_SCAL_0         ((0x932 << 2) + ISP_BASE)
#define ISP_SNR_VAR_EDGE_LUMA_SCAL_1         ((0x933 << 2) + ISP_BASE)
#define ISP_SNR_VAR_LUMA_RS                  ((0x934 << 2) + ISP_BASE)
#define ISP_SNR_WT_VAR_ADJ_X                 ((0x935 << 2) + ISP_BASE)
#define ISP_SNR_WT_VAR_ADJ_Y                 ((0x936 << 2) + ISP_BASE)
#define ISP_SNR_NP_LUT0_0                    ((0x937 << 2) + ISP_BASE)
#define ISP_SNR_NP_LUT0_1                    ((0x938 << 2) + ISP_BASE)
#define ISP_SNR_NP_LUT0_2                    ((0x939 << 2) + ISP_BASE)
#define ISP_SNR_NP_LUT0_3                    ((0x93a << 2) + ISP_BASE)
#define ISP_SNR_NP_LUT0_4                    ((0x93b << 2) + ISP_BASE)
#define ISP_SNR_NP_LUT0_5                    ((0x93c << 2) + ISP_BASE)
#define ISP_SNR_NP_LUT0_6                    ((0x93d << 2) + ISP_BASE)
#define ISP_SNR_NP_LUT0_7                    ((0x93e << 2) + ISP_BASE)
#define ISP_SNR_LPF_PHS_DIFF                 ((0x93f << 2) + ISP_BASE)
#define ISP_SNR_LPF_PHS_DIFF_RATEOFSET       ((0x940 << 2) + ISP_BASE)
#define ISP_SNR_LPF_PHS_DIFF_XRATEOFSET      ((0x941 << 2) + ISP_BASE)
#define ISP_SNR_WT_ADJ                       ((0x942 << 2) + ISP_BASE)
#define ISP_SNR_SAD_MAP_FLAT_TH	             ((0x943 << 2) + ISP_BASE)
#define ISP_SNR_SAD_MAP_EDGE_TH	             ((0x944 << 2) + ISP_BASE)
#define ISP_SNR_SAD_MAP_EDGE_TH1             ((0x945 << 2) + ISP_BASE)
#define ISP_SNR_SAD_MAP_TXT_TH               ((0x946 << 2) + ISP_BASE)
#define ISP_SNR_WT_ADJ_SUM_TH                ((0x947 << 2) + ISP_BASE)
#define ISP_SNR_MV_CORING_GAIN               ((0x948 << 2) + ISP_BASE)
#define ISP_SNR_MV_WT_GAIN                   ((0x949 << 2) + ISP_BASE)
#define ISP_SNR_PHS_SEL_ADDR                 ((0x950 << 2) + ISP_BASE)
#define ISP_SNR_PHS_SEL_DATA                 ((0x951 << 2) + ISP_BASE)

#define ISP_CUBICT_CTRL                      ((0xa00 << 2) + ISP_BASE)
#define ISP_CUBICT_MIX_CTRL	                 ((0xa01 << 2) + ISP_BASE)
#define ISP_CUBICT_CHNMIXGAIN_LUT_0	         ((0xa02 << 2) + ISP_BASE)
#define ISP_CUBICT_CHNMIXGAIN_LUT_1	         ((0xa03 << 2) + ISP_BASE)
#define ISP_CUBICT_CHNMIXGAIN_LUT_2	         ((0xa04 << 2) + ISP_BASE)
#define ISP_CUBICT_CHNMIXGAIN_LUT_3	         ((0xa05 << 2) + ISP_BASE)
#define ISP_CUBICT_CHNMIXGAIN_LUT_4	         ((0xa06 << 2) + ISP_BASE)

#define ISP_CUBICT_BW_MODE                   ((0xa07 << 2) + ISP_BASE)
#define ISP_CUBICT_TNR_WINS_CRTL             ((0xa08 << 2) + ISP_BASE)
#define ISP_CUBICT_HIGH_MIX_THRD_Y           ((0xa09 << 2) + ISP_BASE)
#define ISP_CUBICT_MIX_THRD_X                ((0xa0a << 2) + ISP_BASE)
#define ISP_CUBICT_LOW_MIX_THRD_Y            ((0xa0b << 2) + ISP_BASE)
#define ISP_CUBICT_ERR_MIX_RATIO             ((0xa0c << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_LUMA_GAIN_X	         ((0xa0d << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_LUMA_GAIN_Y	         ((0xa0e << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CORING_NP_CRTL        ((0xa0f << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CORING_MANUAL_CURV_Y0 ((0xa10 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CORING_MANUAL_CURV_Y1 ((0xa11 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CORING_MANUAL_CURV_Y2 ((0xa12 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CORING_MANUAL_CURV_X	 ((0xa13 << 2) + ISP_BASE)
#define ISP_CUBICT_MASK_GAIN_0	             ((0xa14 << 2) + ISP_BASE)
#define ISP_CUBICT_MASK_GAIN_1	             ((0xa15 << 2) + ISP_BASE)
#define ISP_CUBICT_MASK_GAIN_2	             ((0xa16 << 2) + ISP_BASE)
#define ISP_CUBICT_MASK_GAIN_3	             ((0xa17 << 2) + ISP_BASE)
#define ISP_CUBICT_MIX_THD_MASK_GAIN_0	     ((0xa18 << 2) + ISP_BASE)
#define ISP_CUBICT_MIX_THD_MASK_GAIN_1	     ((0xa19 << 2) + ISP_BASE)
#define ISP_CUBICT_MIX_THD_MASK_GAIN_2	     ((0xa1a << 2) + ISP_BASE)
#define ISP_CUBICT_MIX_THD_MASK_GAIN_3	     ((0xa1b << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_VAR_GAIN_X            ((0xa1c << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_VAR_GAIN_Y            ((0xa1d << 2) + ISP_BASE)
#define ISP_CUBICT_DETAIL_CORING             ((0xa1e << 2) + ISP_BASE)
#define ISP_CUBICT_DETAIL_CURV_X             ((0xa1f << 2) + ISP_BASE)
#define ISP_CUBICT_DETAIL_CURV_Y             ((0xa20 << 2) + ISP_BASE)
#define ISP_CUBICT_ZMV_CURV_X                ((0xa21 << 2) + ISP_BASE)
#define ISP_CUBICT_ZMV_CURV_Y                ((0xa22 << 2) + ISP_BASE)
#define ISP_CUBICT_WTSAD_CRTL                ((0xa23 << 2) + ISP_BASE)
#define ISP_CUBICT_ALPHA_LUMA_GAIN_BLC       ((0xa24 << 2) + ISP_BASE)
#define ISP_CUBICT_META_PP0	                 ((0xa25 << 2) + ISP_BASE)
#define ISP_CUBICT_META_PP1	                 ((0xa26 << 2) + ISP_BASE)
#define ISP_CUBICT_META_PP2	                 ((0xa27 << 2) + ISP_BASE)
#define ISP_CUBICT_GLOBAL_INFO	             ((0xa28 << 2) + ISP_BASE)
#define ISP_CUBICT_GLOBAL_STL_SAD_INFO	     ((0xa29 << 2) + ISP_BASE)
#define ISP_CUBICT_GLOBAL_MV_SAD_INFO        ((0xa2a << 2) + ISP_BASE)
#define ISP_CUBICT_GLOBAL_MV_CNT             ((0xa2b << 2) + ISP_BASE)
#define ISP_CUBICT_GLOBAL_STL_CNT            ((0xa2c << 2) + ISP_BASE)
#define ISP_CUBICT_GLOBAL_STAT_WINDOW        ((0xa2d << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_0      ((0xa2e << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_1      ((0xa2f << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_2      ((0xa30 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_3      ((0xa31 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_4      ((0xa32 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_5      ((0xa33 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_6      ((0xa34 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_7      ((0xa35 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_8      ((0xa36 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_9      ((0xa37 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_10     ((0xa38 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_11     ((0xa39 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_12     ((0xa3a << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_13     ((0xa3b << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_14     ((0xa3c << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_15     ((0xa3d << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_0      ((0xa3e << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_1      ((0xa3f << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_2      ((0xa40 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_3      ((0xa41 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_4      ((0xa42 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_5      ((0xa43 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_6      ((0xa44 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_7      ((0xa45 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_8      ((0xa46 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_9      ((0xa47 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_10     ((0xa48 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_11     ((0xa49 << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_12     ((0xa4a << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_13     ((0xa4b << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_14     ((0xa4c << 2) + ISP_BASE)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_15     ((0xa4d << 2) + ISP_BASE)
#define ISP_CUBICT_GLOBAL_RATIO              ((0xa4e << 2) + ISP_BASE)
#define ISP_CUBICT_ADP_GLOBAL_MIX_THD        ((0xa4f << 2) + ISP_BASE)
#define ISP_CUBICT_ADP_DTL_NFL               ((0xa50 << 2) + ISP_BASE)
#define ISP_CUBICT_MIX_H_GAIN                ((0xa51 << 2) + ISP_BASE)
#define ISP_CUBICT_MIX_L_GAIN                ((0xa52 << 2) + ISP_BASE)
#define ISP_CUBICT_DELTA_STEP                ((0xa53 << 2) + ISP_BASE)
#define ISP_CUBICT_MIX_P1_SEL                ((0xa54 << 2) + ISP_BASE)
#define ISP_TNR_NP_LUT_0                     ((0xa55 << 2) + ISP_BASE)
#define ISP_TNR_NP_LUT_1                     ((0xa56 << 2) + ISP_BASE)
#define ISP_TNR_NP_LUT_2                     ((0xa57 << 2) + ISP_BASE)
#define ISP_TNR_NP_LUT_3                     ((0xa58 << 2) + ISP_BASE)
#define ISP_TNR_NP_LUT_4                     ((0xa59 << 2) + ISP_BASE)
#define ISP_TNR_NP_LUT_5                     ((0xa5a << 2) + ISP_BASE)
#define ISP_TNR_NP_LUT_6                     ((0xa5b << 2) + ISP_BASE)
#define ISP_TNR_NP_LUT_7                     ((0xa5c << 2) + ISP_BASE)
#define ISP_LOSS_CORING_META2ALP_0           ((0xa5d << 2) + ISP_BASE)
#define ISP_LOSS_CORING_META2ALP_1           ((0xa5e << 2) + ISP_BASE)

#define ISP_CUBICT_ALPHA0_LUT_ADDR           ((0xa6d << 2) + ISP_BASE)
#define ISP_CUBICT_ALPHA0_LUT_DATA           ((0xa6e << 2) + ISP_BASE)
#define ISP_CUBICT_TOP_HW_CTRL               ((0xa7f << 2) + ISP_BASE)

#define ISP_MCNR_DS                          ((0xb00 << 2) + ISP_BASE)
#define ISP_MCNR_ST_CMV_0                    ((0xb01 << 2) + ISP_BASE)
#define ISP_MCNR_ST_CMV_1                    ((0xb02 << 2) + ISP_BASE)
#define ISP_MCNR_ST_CMV_2                    ((0xb03 << 2) + ISP_BASE)
#define ISP_MCNR_ST_CMV_3                    ((0xb04 << 2) + ISP_BASE)
#define ISP_MCNR_ST_CMV_4                    ((0xb05 << 2) + ISP_BASE)
#define ISP_MCNR_ST_CMV_5                    ((0xb06 << 2) + ISP_BASE)
#define ISP_MCNR_ST_CMV_6                    ((0xb07 << 2) + ISP_BASE)
#define ISP_MCNR_RAND_CMV_0	                 ((0xb08 << 2) + ISP_BASE)
#define ISP_MCNR_RAND_CMV_1	                 ((0xb09 << 2) + ISP_BASE)
#define ISP_MCNR_RAND_SEED_INT               ((0xb0a << 2) + ISP_BASE)
#define ISP_MCNR_RAND_SEED_FRAC              ((0xb0b << 2) + ISP_BASE)
#define ISP_MCNR_ZMV                         ((0xb0c << 2) + ISP_BASE)
#define ISP_MCNR_ZMV_DETAIL                  ((0xb0d << 2) + ISP_BASE)
#define ISP_MCNR_ZMV_SAD                     ((0xb0e << 2) + ISP_BASE)
#define ISP_MCNR_PURE_DETAIL                 ((0xb0f << 2) + ISP_BASE)
#define ISP_MCNR_PURE_DETAIL_GAIN            ((0xb10 << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD                    ((0xb11 << 2) + ISP_BASE)
#define ISP_MCNR_MAXTRAN_CURVE	             ((0xb12 << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_TH0                ((0xb13 << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_TH1                ((0xb14 << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_NP_GAIN            ((0xb15 << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_NP_LUT_0	         ((0xb16 << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_NP_LUT_1	         ((0xb17 << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_NP_LUT_2	         ((0xb18 << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_NP_LUT_3	         ((0xb19 << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_NP_LUT_4	         ((0xb1a << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_NP_LUT_5	         ((0xb1b << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_NP_LUT_6	         ((0xb1c << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_NP_LUT_7	         ((0xb1d << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_NP_LUT_8	         ((0xb1e << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_NP_LUT_9	         ((0xb1f << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_NP_LUT_10	         ((0xb20 << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_NP_LUT_11	         ((0xb21 << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_NP_LUT_12	         ((0xb22 << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_NP_LUT_13	         ((0xb23 << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_NP_LUT_14	         ((0xb24 << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_NP_LUT_15	         ((0xb25 << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_TH_MASK_0	         ((0xb26 << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_TH_MASK_1	         ((0xb27 << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_TH_MASK_2	         ((0xb28 << 2) + ISP_BASE)
#define ISP_MCNR_PURE_SAD_TH_MASK_3	         ((0xb29 << 2) + ISP_BASE)
#define ISP_MCNR_MVDIFF	                     ((0xb2a << 2) + ISP_BASE)
#define ISP_MCNR_WEIGTH_SAD	                 ((0xb2b << 2) + ISP_BASE)
#define ISP_MCNR_SMOOTH_PROC_0               ((0xb2c << 2) + ISP_BASE)
#define ISP_MCNR_SMOOTH_PROC_1               ((0xb2d << 2) + ISP_BASE)
#define ISP_MCNR_SMOOTH_PROC_2               ((0xb2e << 2) + ISP_BASE)
#define ISP_MCNR_ZMV_PATCH_EN                ((0xb2f << 2) + ISP_BASE)
#define ISP_MCNR_ZMV_PATCH_PENALTY	         ((0xb30 << 2) + ISP_BASE)
#define ISP_MCNR_SSAD_DETAIL                 ((0xb31 << 2) + ISP_BASE)
#define ISP_MCNR_MSAD_DETAIL                 ((0xb32 << 2) + ISP_BASE)
#define ISP_MCNR_MVDIFF_GAIN                 ((0xb33 << 2) + ISP_BASE)
#define ISP_MCNR_META_SAD_TH0                ((0xb34 << 2) + ISP_BASE)
#define ISP_MCNR_META_DELTA_STEP0            ((0xb35 << 2) + ISP_BASE)
#define ISP_MCNR_META_SAD_TH1                ((0xb36 << 2) + ISP_BASE)
#define ISP_MCNR_META_DELTA_STEP1            ((0xb37 << 2) + ISP_BASE)
#define ISP_MCNR_META_POST_PROC	             ((0xb38 << 2) + ISP_BASE)
#define ISP_MCNR_OBMC_0	                     ((0xb39 << 2) + ISP_BASE)
#define ISP_MCNR_OBMC_1                      ((0xb3a << 2) + ISP_BASE)
#define ISP_MCNR_OBMC_2	                     ((0xb3b << 2) + ISP_BASE)
#define ISP_MCNR_OBMC_3	                     ((0xb3c << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_0_0	                 ((0xb3d << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_0_1	                 ((0xb3e << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_0_2	                 ((0xb3f << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_0_3	                 ((0xb40 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_0_4	                 ((0xb41 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_0_5	                 ((0xb42 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_0_6	                 ((0xb43 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_0_7	                 ((0xb44 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_1_0	                 ((0xb45 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_1_1	                 ((0xb46 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_1_2	                 ((0xb47 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_1_3	                 ((0xb48 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_1_4	                 ((0xb49 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_1_5	                 ((0xb4a << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_1_6	                 ((0xb4b << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_1_7	                 ((0xb4c << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_2_0	                 ((0xb4d << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_2_1	                 ((0xb4e << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_2_2	                 ((0xb4f << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_2_3	                 ((0xb50 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_2_4	                 ((0xb51 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_2_5	                 ((0xb52 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_2_6	                 ((0xb53 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_2_7	                 ((0xb54 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_3_0	                 ((0xb55 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_3_1	                 ((0xb56 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_3_2	                 ((0xb57 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_3_3	                 ((0xb58 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_3_4	                 ((0xb59 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_3_5	                 ((0xb5a << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_3_6	                 ((0xb5b << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_3_7	                 ((0xb5c << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_4_0	                 ((0xb5d << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_4_1	                 ((0xb5e << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_4_2	                 ((0xb5f << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_4_3	                 ((0xb60 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_4_4	                 ((0xb61 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_4_5	                 ((0xb62 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_4_6	                 ((0xb63 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_4_7	                 ((0xb64 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_5_0	                 ((0xb65 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_5_1	                 ((0xb66 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_5_2	                 ((0xb67 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_5_3	                 ((0xb68 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_5_4	                 ((0xb69 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_5_5	                 ((0xb6a << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_5_6	                 ((0xb6b << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_5_7	                 ((0xb6c << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_6_0	                 ((0xb6d << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_6_1	                 ((0xb6e << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_6_2	                 ((0xb6f << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_6_3	                 ((0xb70 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_6_4	                 ((0xb71 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_6_5	                 ((0xb72 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_6_6	                 ((0xb73 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_6_7	                 ((0xb74 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_7_0	                 ((0xb75 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_7_1	                 ((0xb76 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_7_2	                 ((0xb77 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_7_3	                 ((0xb78 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_7_4	                 ((0xb79 << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_7_5	                 ((0xb7a << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_7_6	                 ((0xb7b << 2) + ISP_BASE)
#define ISP_MCNR_ALPHA_7_7	                 ((0xb7c << 2) + ISP_BASE)
#define ISP_MCNR_ZMV_ALPHA	                 ((0xb7d << 2) + ISP_BASE)
#define ISP_MCNR_PRE_ALPHA	                 ((0xb7e << 2) + ISP_BASE)

#define ISP_MCNR_TOP_GCLK_CTRL               ((0xbf0 << 2) + ISP_BASE)
#define ISP_MCNR_HW_CTRL0                    ((0xbf1 << 2) + ISP_BASE)
#define ISP_MCNR_DBG0                        ((0xbf2 << 2) + ISP_BASE)
#define ISP_MCNR_DBG1                        ((0xbf3 << 2) + ISP_BASE)
#define ISP_MCNR_MV_DBG0                     ((0xbf4 << 2) + ISP_BASE)
#define ISP_MCNR_MV_DBG1                     ((0xbf5 << 2) + ISP_BASE)

#define ISP_RAWCNR_CTRL                      ((0xc00 << 2) + ISP_BASE)
#define ISP_RAWCNR_META_ADP_LUT_0            ((0xc01 << 2) + ISP_BASE)
#define ISP_RAWCNR_META_ADP_LUT_1            ((0xc02 << 2) + ISP_BASE)
#define ISP_RAWCNR_LUMA_CHROMA_GAIN_LUT_0    ((0xc03 << 2) + ISP_BASE)
#define ISP_RAWCNR_LUMA_CHROMA_GAIN_LUT_1    ((0xc04 << 2) + ISP_BASE)
#define ISP_RAWCNR_LUMA_CHROMA_GAIN_LUT_2    ((0xc05 << 2) + ISP_BASE)
#define ISP_RAWCNR_LUMA_CHROMA_GAIN_LUT_3    ((0xc06 << 2) + ISP_BASE)
#define ISP_RAWCNR_LUMA_CHROMA_GAIN_LUT_4    ((0xc07 << 2) + ISP_BASE)
#define ISP_RAWCNR_LUMA_CHROMA_GAIN_LUT_5    ((0xc08 << 2) + ISP_BASE)
#define ISP_RAWCNR_LUMA_CHROMA_GAIN_LUT_6    ((0xc09 << 2) + ISP_BASE)
#define ISP_RAWCNR_LUMA_CHROMA_GAIN_LUT_7    ((0xc0a << 2) + ISP_BASE)
#define ISP_RAWCNR_CSIG_WEIGHT5X5_LUT_0      ((0xc0b << 2) + ISP_BASE)
#define ISP_RAWCNR_CSIG_WEIGHT5X5_LUT_1      ((0xc0c << 2) + ISP_BASE)
#define ISP_RAWCNR_CSIG_WEIGHT5X5_LUT_2      ((0xc0d << 2) + ISP_BASE)
#define ISP_RAWCNR_NP_0                      ((0xc0e << 2) + ISP_BASE)
#define ISP_RAWCNR_NP_1                      ((0xc0f << 2) + ISP_BASE)
#define ISP_RAWCNR_NP_2                      ((0xc10 << 2) + ISP_BASE)
#define ISP_RAWCNR_NP_3                      ((0xc11 << 2) + ISP_BASE)
#define ISP_RAWCNR_NP_4                      ((0xc12 << 2) + ISP_BASE)
#define ISP_RAWCNR_NP_5                      ((0xc13 << 2) + ISP_BASE)
#define ISP_RAWCNR_NP_6                      ((0xc14 << 2) + ISP_BASE)
#define ISP_RAWCNR_NP_7                      ((0xc15 << 2) + ISP_BASE)
#define ISP_RAWCNR_NP_CTRL                   ((0xc16 << 2) + ISP_BASE)
#define ISP_RAWCNR_SNRFLAG_GAIN              ((0xc17 << 2) + ISP_BASE)
#define ISP_RAWCNR_UCOR_SUM_DIF_THD          ((0xc18 << 2) + ISP_BASE)
#define ISP_RAWCNR_MISC_CTRL0                ((0xc19 << 2) + ISP_BASE)
#define ISP_RAWCNR_CURBLK_SUM_THD            ((0xc1a << 2) + ISP_BASE)
#define ISP_RAWCNR_CHROMA_MAX_MIN_THD        ((0xc1b << 2) + ISP_BASE)
#define ISP_RAWCNR_LUMA_MAX_MIN_THD          ((0xc1c << 2) + ISP_BASE)
#define ISP_RAWCNR_SUBLK_SNR_FLAG_GAIN_LUT   ((0xc1d << 2) + ISP_BASE)

#define ISP_LSWB_EOTF_OFST0	                 ((0xd00 << 2) + ISP_BASE)
#define ISP_LSWB_EOTF_OFST1	                 ((0xd01 << 2) + ISP_BASE)
#define ISP_LSWB_EOTF_PARAM	                 ((0xd02 << 2) + ISP_BASE)
#define ISP_LSWB_EOTF_NUM                    ((0xd03 << 2) + ISP_BASE)
#define ISP_LSWB_EOTF_STP                    ((0xd04 << 2) + ISP_BASE)
#define ISP_LSWB_IDG_GAIN0                   ((0xd05 << 2) + ISP_BASE)
#define ISP_LSWB_IDG_GAIN1                   ((0xd06 << 2) + ISP_BASE)
#define ISP_LSWB_IDG_GAIN2                   ((0xd07 << 2) + ISP_BASE)
#define ISP_LSWB_IDG_OFST                    ((0xd08 << 2) + ISP_BASE)
#define ISP_LSWB_BLC_MODE                    ((0xd09 << 2) + ISP_BASE)
#define ISP_LSWB_BLC_OFST0                   ((0xd0a << 2) + ISP_BASE)
#define ISP_LSWB_BLC_OFST1                   ((0xd0b << 2) + ISP_BASE)
#define ISP_LSWB_BLC_OFST2                   ((0xd0c << 2) + ISP_BASE)
#define ISP_LSWB_BLC_PHSOFST                 ((0xd0d << 2) + ISP_BASE)
#define ISP_LSWB_WB_GAIN0                    ((0xd0e << 2) + ISP_BASE)
#define ISP_LSWB_WB_GAIN1                    ((0xd0f << 2) + ISP_BASE)
#define ISP_LSWB_WB_GAIN2                    ((0xd10 << 2) + ISP_BASE)
#define ISP_LSWB_WB_LIMIT0	                 ((0xd11 << 2) + ISP_BASE)
#define ISP_LSWB_WB_LIMIT1	                 ((0xd12 << 2) + ISP_BASE)
#define ISP_LSWB_WB_LIMIT2	                 ((0xd13 << 2) + ISP_BASE)
#define ISP_LSWB_WB_PHSOFST	                 ((0xd14 << 2) + ISP_BASE)
#define ISP_LSWB_LNS_PHSOFST                 ((0xd15 << 2) + ISP_BASE)
#define ISP_LSWB_RS_PARAM                    ((0xd16 << 2) + ISP_BASE)
#define ISP_LSWB_RS_XSCALE                   ((0xd17 << 2) + ISP_BASE)
#define ISP_LSWB_RS_YSCALE                   ((0xd18 << 2) + ISP_BASE)
#define ISP_LSWB_RS_CENTER                   ((0xd19 << 2) + ISP_BASE)
#define ISP_LSWB_RS_CENTEROFST_0             ((0xd1a << 2) + ISP_BASE)
#define ISP_LSWB_RS_CENTEROFST_1             ((0xd1b << 2) + ISP_BASE)
#define ISP_LSWB_RS_CENTEROFST_2             ((0xd1c << 2) + ISP_BASE)
#define ISP_LSWB_RS_CENTEROFST_3             ((0xd1d << 2) + ISP_BASE)
#define ISP_LSWB_MS_PARAM                    ((0xd1e << 2) + ISP_BASE)
#define ISP_LSWB_MS_LUTNORM_0                ((0xd1f << 2) + ISP_BASE)
#define ISP_LSWB_MS_LUTNORM_1                ((0xd20 << 2) + ISP_BASE)
#define ISP_LSWB_MS_LUTNORM_2                ((0xd21 << 2) + ISP_BASE)
#define ISP_LSWB_MS_LUTNORM_3                ((0xd22 << 2) + ISP_BASE)
#define ISP_LSWB_MS_ALP	                     ((0xd23 << 2) + ISP_BASE)
#define ISP_LSWB_MS_XSHIFT	                 ((0xd24 << 2) + ISP_BASE)
#define ISP_LSWB_MS_YSHIFT	                 ((0xd25 << 2) + ISP_BASE)
#define ISP_LSWB_MS_NUM                      ((0xd26 << 2) + ISP_BASE)
#define ISP_LSWB_MS_XSCALE	                 ((0xd27 << 2) + ISP_BASE)
#define ISP_LSWB_MS_YSCALE	                 ((0xd28 << 2) + ISP_BASE)
#define ISP_LSWB_MS_LIMIT                    ((0xd29 << 2) + ISP_BASE)
#define ISP_EOTF_DEBUG_IN_CHECKSUM	         ((0xd2a << 2) + ISP_BASE)
#define ISP_EOTF_DEBUG_OUT_CHECKSUM	         ((0xd2b << 2) + ISP_BASE)
#define ISP_IDG_DEBUG_IN_CHECKSUM            ((0xd2c << 2) + ISP_BASE)
#define ISP_IDG_DEBUG_OUT_CHECKSUM	         ((0xd2d << 2) + ISP_BASE)
#define ISP_BL_DEBUG_IN_CHECKSUM             ((0xd2e << 2) + ISP_BASE)
#define ISP_BL_DEBUG_OUT_CHECKSUM            ((0xd2f << 2) + ISP_BASE)
#define ISP_WB_DEBUG_IN_CHECKSUM             ((0xd30 << 2) + ISP_BASE)
#define ISP_WB_DEBUG_OUT_CHECKSUM            ((0xd31 << 2) + ISP_BASE)
#define ISP_LSN_RAD_DEBUG_IN_CHECKSUM        ((0xd32 << 2) + ISP_BASE)
#define ISP_LSN_RAD_DEBUG_OUT_CHECKSUM       ((0xd33 << 2) + ISP_BASE)
#define ISP_LSN_MESH_DEBUG_IN_CHECKSUM       ((0xd34 << 2) + ISP_BASE)
#define ISP_LSN_MESH_DEBUG_OUT_CHECKSUM	     ((0xd35 << 2) + ISP_BASE)

#define ISP_LNS_RAD_LUT_ADDR                 ((0xdf0 << 2) + ISP_BASE)
#define ISP_LNS_RAD_LUT_DATA                 ((0xdf1 << 2) + ISP_BASE)
#define ISP_LNS_MESH_LUT_ADDR                ((0xdf2 << 2) + ISP_BASE)
#define ISP_LNS_MESH_LUT_DATA                ((0xdf3 << 2) + ISP_BASE)
#define ISP_LNS_EOTF0_LUT_ADDR	             ((0xdf4 << 2) + ISP_BASE)
#define ISP_LNS_EOTF0_LUT_DATA	             ((0xdf5 << 2) + ISP_BASE)
#define ISP_LNS_EOTF1_LUT_ADDR	             ((0xdf6 << 2) + ISP_BASE)
#define ISP_LNS_EOTF1_LUT_DATA	             ((0xdf7 << 2) + ISP_BASE)
#define ISP_LNS_GCLK_CTRL                    ((0xdf8 << 2) + ISP_BASE)

#define ISP_GTM_GAIN                         ((0xe00 << 2) + ISP_BASE)
#define ISP_GTM_OFST                         ((0xe01 << 2) + ISP_BASE)
#define ISP_GTM_LUT_NUM                      ((0xe02 << 2) + ISP_BASE)
#define ISP_GTM_LUT_STP	                     ((0xe03 << 2) + ISP_BASE)
#define ISP_GTM_LUT129_ADDR                  ((0xe10 << 2) + ISP_BASE)
#define ISP_GTM_LUT129_DATA                  ((0xe11 << 2) + ISP_BASE)
#define ISP_GTM_GLK_CTRL                     ((0xe12 << 2) + ISP_BASE)

#define ISP_LTM_HIST_POW_Y                   ((0xf00 << 2) + ISP_BASE)
#define ISP_LTM_GLBWIN_H                     ((0xf01 << 2) + ISP_BASE)
#define ISP_LTM_GLBWIN_V                     ((0xf02 << 2) + ISP_BASE)
#define ISP_LTM_HIST_POW_DIVISOR             ((0xf03 << 2) + ISP_BASE)
#define ISP_LTM_STA_FLOOR                    ((0xf04 << 2) + ISP_BASE)
#define ISP_LTM_STAT_BIN                     ((0xf05 << 2) + ISP_BASE)
#define ISP_LTM_STA_DARK_NOISE               ((0xf06 << 2) + ISP_BASE)
#define ISP_LTM_STA_GMIN_TOTAL               ((0xf07 << 2) + ISP_BASE)
#define ISP_LTM_STA_GMAX_TOTAL               ((0xf08 << 2) + ISP_BASE)
#define ISP_LTM_STA_LOC_PERC                 ((0xf09 << 2) + ISP_BASE)
#define ISP_LTM_POW_CRTL                     ((0xf0a << 2) + ISP_BASE)
#define ISP_LTM_SHRP_CRTL                    ((0xf0b << 2) + ISP_BASE)
#define ISP_LTM_SHRP_NOISE                   ((0xf0c << 2) + ISP_BASE)
#define ISP_LTM_SHRP_EXP_THD                 ((0xf0d << 2) + ISP_BASE)
#define ISP_LTM_LOG_KEY                      ((0xf0e << 2) + ISP_BASE)
#define ISP_LTM_WHITE_LEVEL                  ((0xf0f << 2) + ISP_BASE)
#define ISP_LTM_BLACK_LEVEL                  ((0xf10 << 2) + ISP_BASE)
#define ISP_LTM_FINAL_CTRL                   ((0xf11 << 2) + ISP_BASE)
#define ISP_LTM_FLT_CTRL                     ((0xf12 << 2) + ISP_BASE)
#define ISP_LTM_STA_LPF_CTRL                 ((0xf13 << 2) + ISP_BASE)
#define ISP_LTM_STA_HIDX_0_1                 ((0xf14 << 2) + ISP_BASE)
#define ISP_LTM_STA_HIDX_2_3                 ((0xf15 << 2) + ISP_BASE)
#define ISP_LTM_STA_HIDX_4_5                 ((0xf16 << 2) + ISP_BASE)
#define ISP_LTM_STA_HIDX_6_7                 ((0xf17 << 2) + ISP_BASE)
#define ISP_LTM_STA_HIDX_8_9                 ((0xf18 << 2) + ISP_BASE)
#define ISP_LTM_STA_HIDX_10_11               ((0xf19 << 2) + ISP_BASE)
#define ISP_LTM_STA_HIDX_12                  ((0xf1a << 2) + ISP_BASE)
#define ISP_LTM_STA_VIDX_0_1                 ((0xf1b << 2) + ISP_BASE)
#define ISP_LTM_STA_VIDX_2_3                 ((0xf1c << 2) + ISP_BASE)
#define ISP_LTM_STA_VIDX_4_5                 ((0xf1d << 2) + ISP_BASE)
#define ISP_LTM_STA_VIDX_6_7                 ((0xf1e << 2) + ISP_BASE)
#define ISP_LTM_STA_VIDX_8                   ((0xf1f << 2) + ISP_BASE)
#define ISP_LTM_STA_HST_SUM_GLBL             ((0xf20 << 2) + ISP_BASE)
#define ISP_LTM_STA_HST_SUM_GLBH             ((0xf21 << 2) + ISP_BASE)
#define ISP_LTM_STA_GLB                      ((0xf22 << 2) + ISP_BASE)

#define ISP_LTM_STA_THD_ADDR                 ((0xf30 << 2) + ISP_BASE)
#define ISP_LTM_STA_THD_DATA                 ((0xf31 << 2) + ISP_BASE)
#define ISP_LTM_BLK_STA_ADDR                 ((0xf32 << 2) + ISP_BASE)
#define ISP_LTM_BLK_STA_DATA                 ((0xf33 << 2) + ISP_BASE)
#define ISP_LTM_CCRAT_ADDR                   ((0xf34 << 2) + ISP_BASE)
#define ISP_LTM_CCRAT_DATA                   ((0xf35 << 2) + ISP_BASE)
#define ISP_LTM_CCALP_ADDR                   ((0xf36 << 2) + ISP_BASE)
#define ISP_LTM_CCALP_DATA                   ((0xf37 << 2) + ISP_BASE)
#define ISP_LTM_RO_LMIN_ADDR                 ((0xf38 << 2) + ISP_BASE)
#define ISP_LTM_RO_LMIN_DATA                 ((0xf39 << 2) + ISP_BASE)
#define ISP_LTM_RO_LMAX_ADDR                 ((0xf3a << 2) + ISP_BASE)
#define ISP_LTM_RO_LMAX_DATA                 ((0xf3b << 2) + ISP_BASE)
#define ISP_LTM_RO_BLK_SUM_ADDR              ((0xf3c << 2) + ISP_BASE)
#define ISP_LTM_RO_BLK_SUM_DATA              ((0xf3d << 2) + ISP_BASE)
#define ISP_LTM_RO_GLB_ADDR                  ((0xf3e << 2) + ISP_BASE)
#define ISP_LTM_RO_GLB_DATA                  ((0xf3f << 2) + ISP_BASE)
#define ISP_LTM_RO_BIN_ADDR                  ((0xf40 << 2) + ISP_BASE)
#define ISP_LTM_RO_BIN_DATA                  ((0xf41 << 2) + ISP_BASE)
#define ISP_TM_GCLK	                         ((0xf42 << 2) + ISP_BASE)
#define ISP_LTM_DBGINFO_RST                  ((0xf43 << 2) + ISP_BASE)
#define ISP_LTM_DBG_RO_0                     ((0xf44 << 2) + ISP_BASE)
#define ISP_LTM_DBG_RO_1                     ((0xf45 << 2) + ISP_BASE)
#define ISP_LTM_DBG_RO_2                     ((0xf46 << 2) + ISP_BASE)
#define ISP_LTM_DBG_RO_3                     ((0xf47 << 2) + ISP_BASE)
#define ISP_LTM_DBG_RO_4                     ((0xf48 << 2) + ISP_BASE)

#define ISP_DMS_COMMON_PARAM0                ((0x1000 << 2) + ISP_BASE)
#define ISP_DMS_COMMON_PARAM1                ((0x1001 << 2) + ISP_BASE)
#define ISP_DMS_CDM_GRN	                     ((0x1002 << 2) + ISP_BASE)
#define ISP_DMS_GRN_REF0                     ((0x1003 << 2) + ISP_BASE)
#define ISP_DMS_GRN_REF1                     ((0x1004 << 2) + ISP_BASE)
#define ISP_DMS_PRE_PARAM                    ((0x1005 << 2) + ISP_BASE)
#define ISP_DMS_CT_PARAM0                    ((0x1006 << 2) + ISP_BASE)
#define ISP_DMS_CT_PARAM1                    ((0x1007 << 2) + ISP_BASE)
#define ISP_DMS_CT_PARAM2                    ((0x1008 << 2) + ISP_BASE)
#define ISP_DMS_CT_PARAM3                    ((0x1009 << 2) + ISP_BASE)
#define ISP_DMS_DRT_GRAD                     ((0x100a << 2) + ISP_BASE)
#define ISP_DMS_DRT_MAXERR                   ((0x100b << 2) + ISP_BASE)
#define ISP_DMS_DRT_PARAM                    ((0x100c << 2) + ISP_BASE)
#define ISP_DMS_DRT_HFRQ0                    ((0x100d << 2) + ISP_BASE)
#define ISP_DMS_DRT_HFRQ1                    ((0x100e << 2) + ISP_BASE)
#define ISP_DMS_DRT_HFRQ2                    ((0x100f << 2) + ISP_BASE)
#define ISP_DMS_DRT_AMBG0                    ((0x1010 << 2) + ISP_BASE)
#define ISP_DMS_DRT_AMBG1                    ((0x1011 << 2) + ISP_BASE)
#define ISP_DMS_DRT_AMBG2                    ((0x1012 << 2) + ISP_BASE)
#define ISP_DMS_DRT_AMBG3                    ((0x1013 << 2) + ISP_BASE)
#define ISP_DMS_DRT_AMBG4                    ((0x1014 << 2) + ISP_BASE)
#define ISP_DMS_AMBG_SQR_LUT_0               ((0x1015 << 2) + ISP_BASE)
#define ISP_DMS_AMBG_SQR_LUT_1               ((0x1016 << 2) + ISP_BASE)
#define ISP_DMS_AMBG_SQR_LUT_2               ((0x1017 << 2) + ISP_BASE)
#define ISP_DMS_AMBG_SQR_LUT_3               ((0x1018 << 2) + ISP_BASE)
#define ISP_DMS_PP_EN                        ((0x1019 << 2) + ISP_BASE)

#define ISP_DMS_CORE_GCLK_CTRL               ((0x1070 << 2) + ISP_BASE)
#define ISP_DMS_PP_GCLK_CTRL                 ((0x1071 << 2) + ISP_BASE)

#define ISP_POST_TOP_MISC                    ((0x1100 << 2) + ISP_BASE)
#define ISP_POST_TOP_GCLK_CTRL0    	         ((0x1101 << 2) + ISP_BASE)
#define ISP_POST_TOP_GCLK_CTRL1    	         ((0x1102 << 2) + ISP_BASE)
#define ISP_POST_TOP_SYNC_CTRL0    	         ((0x1103 << 2) + ISP_BASE)
#define ISP_POST_TOP_SYNC_CTRL1    	         ((0x1104 << 2) + ISP_BASE)
#define ISP_POST_STATS_RAM_ADDR    	         ((0x1105 << 2) + ISP_BASE)
#define ISP_POST_RO_STATS_RAM_DATA	         ((0x1106 << 2) + ISP_BASE)
#define ISP_POST_INT_EN	                     ((0x1107 << 2) + ISP_BASE)
#define ISP_POST_INT_STATUS	                 ((0x1108 << 2) + ISP_BASE)
#define ISP_POST_RO_DBG_STATE                ((0x1109 << 2) + ISP_BASE)
#define ISP_POST_C422_MODE                   ((0x110f << 2) + ISP_BASE)
#define ISP_CM0_INP_OFST01                   ((0x1110 << 2) + ISP_BASE)
#define ISP_CM0_INP_OFST2                    ((0x1111 << 2) + ISP_BASE)
#define ISP_CM0_COEF00_01                    ((0x1112 << 2) + ISP_BASE)
#define ISP_CM0_COEF02_10                    ((0x1113 << 2) + ISP_BASE)
#define ISP_CM0_COEF11_12                    ((0x1114 << 2) + ISP_BASE)
#define ISP_CM0_COEF20_21                    ((0x1115 << 2) + ISP_BASE)
#define ISP_CM0_COEF22_OUP_OFST0             ((0x1116 << 2) + ISP_BASE)
#define ISP_CM0_OUP_OFST12_RS                ((0x1117 << 2) + ISP_BASE)
#define ISP_CM1_INP_OFST01                   ((0x111e << 2) + ISP_BASE)
#define ISP_CM1_INP_OFST2                    ((0x111f << 2) + ISP_BASE)
#define ISP_CM1_COEF00_01                    ((0x1120 << 2) + ISP_BASE)
#define ISP_CM1_COEF02_10                    ((0x1121 << 2) + ISP_BASE)
#define ISP_CM1_COEF11_12                    ((0x1122 << 2) + ISP_BASE)
#define ISP_CM1_COEF20_21                    ((0x1123 << 2) + ISP_BASE)
#define ISP_CM1_COEF22_OUP_OFST0             ((0x1124 << 2) + ISP_BASE)
#define ISP_CM1_OUP_OFST12_RS                ((0x1125 << 2) + ISP_BASE)
#define ISP_CCM_MTX_00_01                    ((0x1126 << 2) + ISP_BASE)
#define ISP_CCM_MTX_02_03                    ((0x1127 << 2) + ISP_BASE)
#define ISP_CCM_MTX_10_11                    ((0x1128 << 2) + ISP_BASE)
#define ISP_CCM_MTX_12_13                    ((0x1129 << 2) + ISP_BASE)
#define ISP_CCM_MTX_20_21                    ((0x112a << 2) + ISP_BASE)
#define ISP_CCM_MTX_22_23_RS                 ((0x112b << 2) + ISP_BASE)
#define ISP_CCM_MTX_GAIN01                   ((0x112c << 2) + ISP_BASE)
#define ISP_CCM_MTX_GAIN23                   ((0x112d << 2) + ISP_BASE)
#define ISP_CCM_MTX_OFST01                   ((0x112e << 2) + ISP_BASE)
#define ISP_CCM_MTX_OFST23                   ((0x112f << 2) + ISP_BASE)
#define ISP_PST_GAMMA_MODE                   ((0x1130 << 2) + ISP_BASE)
#define ISP_PST_GAMMA_STP                    ((0x1131 << 2) + ISP_BASE)
#define ISP_PST_GAMMA_NUM                    ((0x1132 << 2) + ISP_BASE)
#define ISP_PST_GAMMA_LUT_ADDR               ((0x1133 << 2) + ISP_BASE)
#define ISP_PST_GAMMA_LUT_DATA               ((0x1134 << 2) + ISP_BASE)
#define ISP_CVR_RECT_EN                      ((0x1139 << 2) + ISP_BASE)
#define ISP_CVR_RECT_HVSTART_0               ((0x113a << 2) + ISP_BASE)
#define ISP_CVR_RECT_HVSIZE_0                ((0x113b << 2) + ISP_BASE)
#define ISP_CVR_RECT_YUV_0                   ((0x113c << 2) + ISP_BASE)
#define ISP_CVR_RECT_HVSTART_1               ((0x113d << 2) + ISP_BASE)
#define ISP_CVR_RECT_HVSIZE_1                ((0x113e << 2) + ISP_BASE)
#define ISP_CVR_RECT_YUV_1                   ((0x113f << 2) + ISP_BASE)
#define ISP_CVR_RECT_HVSTART_2               ((0x1140 << 2) + ISP_BASE)
#define ISP_CVR_RECT_HVSIZE_2                ((0x1141 << 2) + ISP_BASE)
#define ISP_CVR_RECT_YUV_2                   ((0x1142 << 2) + ISP_BASE)
#define ISP_CVR_RECT_HVSTART_3               ((0x1143 << 2) + ISP_BASE)
#define ISP_CVR_RECT_HVSIZE_3                ((0x1144 << 2) + ISP_BASE)
#define ISP_CVR_RECT_YUV_3                   ((0x1145 << 2) + ISP_BASE)
#define ISP_CVR_RECT_HVSTART_4               ((0x1146 << 2) + ISP_BASE)
#define ISP_CVR_RECT_HVSIZE_4                ((0x1147 << 2) + ISP_BASE)
#define ISP_CVR_RECT_YUV_4                   ((0x1148 << 2) + ISP_BASE)
#define ISP_CVR_RECT_HVSTART_5               ((0x1149 << 2) + ISP_BASE)
#define ISP_CVR_RECT_HVSIZE_5                ((0x114a << 2) + ISP_BASE)
#define ISP_CVR_RECT_YUV_5                   ((0x114b << 2) + ISP_BASE)
#define ISP_CVR_RECT_HVSTART_6               ((0x114c << 2) + ISP_BASE)
#define ISP_CVR_RECT_HVSIZE_6                ((0x114d << 2) + ISP_BASE)
#define ISP_CVR_RECT_YUV_6                   ((0x114e << 2) + ISP_BASE)
#define ISP_CVR_RECT_HVSTART_7               ((0x114f << 2) + ISP_BASE)
#define ISP_CVR_RECT_HVSIZE_7                ((0x1150 << 2) + ISP_BASE)
#define ISP_CVR_RECT_YUV_7                   ((0x1151 << 2) + ISP_BASE)

#define ISP_CM2_ADDR_PORT                    ((0x1152 << 2) + ISP_BASE)
#define ISP_CM2_DATA_PORT                    ((0x1153 << 2) + ISP_BASE)
#define ISP_CM2_SAT_GLB_GAIN_0               ((0x1154 << 2) + ISP_BASE)
#define ISP_CM2_SAT_GLB_GAIN_1               ((0x1155 << 2) + ISP_BASE)
#define ISP_CM2_SAT_GLB_GAIN_2               ((0x1156 << 2) + ISP_BASE)
#define ISP_CM2_EN                           ((0x1157 << 2) + ISP_BASE)
#define ISP_CM2_LUMA_MIN_MAX                 ((0x1158 << 2) + ISP_BASE)
#define ISP_CM2_CHRM_U_MIN_MAX               ((0x1159 << 2) + ISP_BASE)
#define ISP_CM2_CHRM_V_MIN_MAX               ((0x115a << 2) + ISP_BASE)
#define ISP_CM2_ADJ_LUMA_VIA_HUE             ((0x115b << 2) + ISP_BASE)
#define ISP_CM2_ADJ_HUE_VIA_HUE              ((0x115c << 2) + ISP_BASE)
#define ISP_CM2_BEFORE_UV_OFFSET             ((0x115d << 2) + ISP_BASE)
#define ISP_CM2_AFTER_UV_OFFSET              ((0x115e << 2) + ISP_BASE)
#define ISP_CM2_HUE_ADJ_MISC                 ((0x115f << 2) + ISP_BASE)
#define ISP_CM2_ADJ_SAT_VIA_HS               ((0x1160 << 2) + ISP_BASE)
#define ISP_CM2_LUMA_BC	                     ((0x1161 << 2) + ISP_BASE)
#define ISP_CM2_LUMA_BL	                     ((0x1162 << 2) + ISP_BASE)
#define ISP_CM2_DEMO_ROI_START               ((0x1163 << 2) + ISP_BASE)
#define ISP_CM2_DEMO_ROI_END                 ((0x1164 << 2) + ISP_BASE)
#define ISP_CM2_DEMO_POI                     ((0x1165 << 2) + ISP_BASE)
#define ISP_CM2_DEMO_OWR                     ((0x1166 << 2) + ISP_BASE)
#define ISP_CM2_DEMO_COI_START               ((0x1167 << 2) + ISP_BASE)
#define ISP_CM2_DEMO_COI_END                 ((0x1168 << 2) + ISP_BASE)
#define ISP_CM2_DEMO_SPLIT_CTR               ((0x1169 << 2) + ISP_BASE)
#define ISP_CM2_DEMO_SPLIT_CHN               ((0x116a << 2) + ISP_BASE)
#define ISP_CM2_STA_WIN_01                   ((0x116b << 2) + ISP_BASE)
#define ISP_CM2_STA_WIN_23                   ((0x116c << 2) + ISP_BASE)
#define ISP_CM2_STA_SAT_HIST_MODE            ((0x116d << 2) + ISP_BASE)
#define ISP_CM2_STA_SAT_HIST_RANG_HTRD       ((0x116e << 2) + ISP_BASE)
#define ISP_CM2_STA_MISC                     ((0x116f << 2) + ISP_BASE)
#define FRAME_SIZE_REG                       ((0x1170 << 2) + ISP_BASE)
#define RO_FRAME_REG                         ((0x1171 << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_0                ((0x1172 << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_0                ((0x1173 << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_1                ((0x1174 << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_1                ((0x1175 << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_2                ((0x1176 << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_2                ((0x1177 << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_3                ((0x1178 << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_3                ((0x1179 << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_4                ((0x117a << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_4                ((0x117b << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_5                ((0x117c << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_5                ((0x117d << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_6                ((0x117e << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_6                ((0x117f << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_7                ((0x1180 << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_7                ((0x1181 << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_8                ((0x1182 << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_8                ((0x1183 << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_9                ((0x1184 << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_9                ((0x1185 << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_10               ((0x1186 << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_10               ((0x1187 << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_11               ((0x1188 << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_11               ((0x1189 << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_12               ((0x118a << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_12               ((0x118b << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_13               ((0x118c << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_13               ((0x118d << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_14               ((0x118e << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_14               ((0x118f << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_15               ((0x1190 << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_15               ((0x1191 << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_16               ((0x1192 << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_16               ((0x1193 << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_17               ((0x1194 << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_17               ((0x1195 << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_18               ((0x1196 << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_18               ((0x1197 << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_19               ((0x1198 << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_19               ((0x1199 << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_20               ((0x119a << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_20               ((0x119b << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_21               ((0x119c << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_21               ((0x119d << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_22               ((0x119e << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_22               ((0x119f << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_23               ((0x11a0 << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_23               ((0x11a1 << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_24               ((0x11a2 << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_24               ((0x11a3 << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_25               ((0x11a4 << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_25               ((0x11a5 << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_26               ((0x11a6 << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_26               ((0x11a7 << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_27               ((0x11a8 << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_27               ((0x11a9 << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_28               ((0x11aa << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_28               ((0x11ab << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_29               ((0x11ac << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_29               ((0x11ad << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_30               ((0x11ae << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_30               ((0x11af << 2) + ISP_BASE)
#define ISP_RO_CM2_HUE_HIST_31               ((0x11b0 << 2) + ISP_BASE)
#define ISP_RO_CM2_SAT_HIST_31               ((0x11b1 << 2) + ISP_BASE)
#define ISP_RO_CM2_BLK_BIN                   ((0x11b2 << 2) + ISP_BASE)
#define ISP_RO_CM2_BRT_BIN                   ((0x11b3 << 2) + ISP_BASE)

#define ISP_LC_STA_CTRL                      ((0x11c0 << 2) + ISP_BASE)
#define ISP_PST_DNLP_STA_CTRL                ((0x11c1 << 2) + ISP_BASE)
#define ISP_PST_GLBWIN_H                     ((0x11c2 << 2) + ISP_BASE)
#define ISP_PST_GLBWIN_V                     ((0x11c3 << 2) + ISP_BASE)
#define ISP_DNLP_GLBWIN_H                    ((0x11c4 << 2) + ISP_BASE)
#define ISP_DNLP_GLBWIN_V                    ((0x11c5 << 2) + ISP_BASE)
#define ISP_LC_STA_HV_NUM                    ((0x11c6 << 2) + ISP_BASE)
#define ISP_LC_STA_HIDX_0                    ((0x11c7 << 2) + ISP_BASE)
#define ISP_LC_STA_HIDX_1                    ((0x11c8 << 2) + ISP_BASE)
#define ISP_LC_STA_HIDX_2                    ((0x11c9 << 2) + ISP_BASE)
#define ISP_LC_STA_HIDX_3                    ((0x11ca << 2) + ISP_BASE)
#define ISP_LC_STA_HIDX_4                    ((0x11cb << 2) + ISP_BASE)
#define ISP_LC_STA_HIDX_5                    ((0x11cc << 2) + ISP_BASE)
#define ISP_LC_STA_HIDX_12                   ((0x11cd << 2) + ISP_BASE)
#define ISP_LC_STA_VIDX_0                    ((0x11ce << 2) + ISP_BASE)
#define ISP_LC_STA_VIDX_1                    ((0x11cf << 2) + ISP_BASE)
#define ISP_LC_STA_VIDX_2                    ((0x11d0 << 2) + ISP_BASE)
#define ISP_LC_STA_VIDX_3                    ((0x11d1 << 2) + ISP_BASE)
#define ISP_LC_STA_VIDX_8                    ((0x11d2 << 2) + ISP_BASE)
#define ISP_LC_STA_CSC_PREOFST_BLK           ((0x11d3 << 2) + ISP_BASE)
#define ISP_LC_STA_CSC_PSTOFST_BLK           ((0x11d4 << 2) + ISP_BASE)
#define ISP_LC_STA_CSC_CLIP_BLK              ((0x11d5 << 2) + ISP_BASE)
#define ISP_LC_STA_CSC_PREOFST_GLB           ((0x11d6 << 2) + ISP_BASE)
#define ISP_LC_STA_CSC_PSTOFST_GLB           ((0x11d7 << 2) + ISP_BASE)
#define ISP_LC_STA_CSC_CLIP_GLB              ((0x11d8 << 2) + ISP_BASE)
#define ISP_LC_STA_BLK_BRT_THRD              ((0x11d9 << 2) + ISP_BASE)
#define ISP_RO_LC_STA_BLK_NUM                ((0x11da << 2) + ISP_BASE)
#define ISP_RO_LC_STA_BRT_NUM                ((0x11db << 2) + ISP_BASE)
#define ISP_RO_PST_STA                       ((0x11dc << 2) + ISP_BASE)
#define ISP_LC_SKIN_HUE_SAT_CTRL             ((0x11dd << 2) + ISP_BASE)
#define ISP_LC_SKIN_LUMA_CTRL                ((0x11de << 2) + ISP_BASE)

#define ISP_LC_HIST_BLK_MISC                 ((0x11f6 << 2) + ISP_BASE)
#define ISP_POST_STA_GLB_MISC                ((0x11f7 << 2) + ISP_BASE)
#define ISP_POST_STA_GLB_RD	                 ((0x11f8 << 2) + ISP_BASE)
#define ISP_POST_STA_BLK_DMA_CNT             ((0x11f9 << 2) + ISP_BASE)

#define ISP_POST_PK_GCLK_CTRL                ((0x1200 << 2) + ISP_BASE)
#define ISP_POST_PK_MISC                     ((0x1201 << 2) + ISP_BASE)
#define ISP_POST_PK_SYNC_CTRL                ((0x1202 << 2) + ISP_BASE)
#define ISP_POST_DPS_CTL                     ((0x1204 << 2) + ISP_BASE)
#define ISP_POST_NRY_GAU_FILTER              ((0x1205 << 2) + ISP_BASE)
#define ISP_POST_NRY_SIGMA_LUT               ((0x1206 << 2) + ISP_BASE)
#define ISP_POST_NRY_SIGMA_BURST             ((0x1207 << 2) + ISP_BASE)
#define ISP_POST_NRY_ALPHA_MAX_LUT           ((0x1208 << 2) + ISP_BASE)
#define ISP_POST_NRC_GAU_FILTER              ((0x1209 << 2) + ISP_BASE)
#define ISP_POST_PK_SAD_GAIN                 ((0x120d << 2) + ISP_BASE)
#define ISP_POST_PK_SAD_RATE                 ((0x120e << 2) + ISP_BASE)
#define ISP_POST_PK_CIR_HP_GAIN	             ((0x120f << 2) + ISP_BASE)
#define ISP_POST_PK_CIR_HP_GAIN_1            ((0x1210 << 2) + ISP_BASE)
#define ISP_POST_PK_CIR_BP_GAIN	             ((0x1211 << 2) + ISP_BASE)
#define ISP_POST_PK_CIR_BP_GAIN_1            ((0x1212 << 2) + ISP_BASE)
#define ISP_POST_PK_DRT_HP_GAIN	             ((0x1213 << 2) + ISP_BASE)
#define ISP_POST_PK_DRT_HP_GAIN_1            ((0x1214 << 2) + ISP_BASE)
#define ISP_POST_PK_DRT_BP_GAIN              ((0x1215 << 2) + ISP_BASE)
#define ISP_POST_PK_DRT_BP_GAIN_1            ((0x1216 << 2) + ISP_BASE)
#define ISP_POST_PK_CIR_FILT_GAIN            ((0x1217 << 2) + ISP_BASE)
#define ISP_POST_PK_CIR_FILTER_BPLUT_0	     ((0x1218 << 2) + ISP_BASE)
#define ISP_POST_PK_CIR_FILTER_BPLUT_1	     ((0x1219 << 2) + ISP_BASE)
#define ISP_POST_PK_CIR_FILTER_BPLUT_2	     ((0x121a << 2) + ISP_BASE)
#define ISP_POST_PK_CIR_FILT_HPLUT_0         ((0x121b << 2) + ISP_BASE)
#define ISP_POST_PK_CIR_FILT_HPLUT_1         ((0x121c << 2) + ISP_BASE)
#define ISP_POST_PK_CIR_FILT_HPLUT_2         ((0x121d << 2) + ISP_BASE)
#define ISP_POST_PK_DRT_FILT_GAIN            ((0x121e << 2) + ISP_BASE)
#define ISP_POST_PK_DRT_FILT_BP_LUT          ((0x121f << 2) + ISP_BASE)
#define ISP_POST_PK_DRT_FILT_HP_LUT          ((0x1220 << 2) + ISP_BASE)
#define ISP_POST_PK_DRT_FILT_BP_LUT_1        ((0x1221 << 2) + ISP_BASE)
#define ISP_POST_PK_DRT_FILT_HP_LUT_1        ((0x1222 << 2) + ISP_BASE)
#define ISP_POST_PK_FILT_CORING	             ((0x1223 << 2) + ISP_BASE)
#define ISP_POST_PK_DRT_FILT_MODE            ((0x1224 << 2) + ISP_BASE)
#define ISP_POST_PK_BLEND                    ((0x1225 << 2) + ISP_BASE)
#define ISP_POST_PK_BLEND_ALP_LUT_0	         ((0x1226 << 2) + ISP_BASE)
#define ISP_POST_PK_BLEND_ALP_LUT_1	         ((0x1227 << 2) + ISP_BASE)
#define ISP_POST_PK_BLEND_ALP_LUT_2	         ((0x1228 << 2) + ISP_BASE)
#define ISP_POST_PK_BLEND_ALP_LUT_3	         ((0x1229 << 2) + ISP_BASE)
#define ISP_POST_PK_BLEND_DRT_EDG_LUT_0	     ((0x122b << 2) + ISP_BASE)
#define ISP_POST_PK_BLEND_DRT_EDG_LUT_1	     ((0x122c << 2) + ISP_BASE)
#define ISP_POST_PK_BLEND_DRT_EDG_LUT_2	     ((0x122d << 2) + ISP_BASE)
#define ISP_POST_PK_BLEND_DRT_EDG_LUT_3	     ((0x122e << 2) + ISP_BASE)
#define ISP_POST_PK_FILT_BLEND	             ((0x1230 << 2) + ISP_BASE)
#define ISP_POST_PK_LUMA_GAIN_LUT            ((0x1231 << 2) + ISP_BASE)
#define ISP_POST_PK_LUMA_GAIN_LUT_1	         ((0x1232 << 2) + ISP_BASE)
#define ISP_POST_PK_LUMA_OSHT_LUT            ((0x1233 << 2) + ISP_BASE)
#define ISP_POST_PK_LUMA_OSHT_LUT_1          ((0x1234 << 2) + ISP_BASE)
#define ISP_POST_PK_FINAL_GAIN               ((0x1235 << 2) + ISP_BASE)
#define ISP_POST_PK_OSHT                     ((0x1236 << 2) + ISP_BASE)
#define ISP_POST_PK_DEBUG                    ((0x1237 << 2) + ISP_BASE)
#define ISP_POST_PK_DEBUG_DRT_FORCE	         ((0x1238 << 2) + ISP_BASE)
#define ISP_SDE_MODE                         ((0x1239 << 2) + ISP_BASE)
#define ISP_SDE_RPLC_PKGAIN	                 ((0x123a << 2) + ISP_BASE)
#define ISP_SDE_YUVRPLC01                    ((0x123b << 2) + ISP_BASE)
#define ISP_SDE_YUV_POS	                     ((0x123d << 2) + ISP_BASE)
#define ISP_SDE_YUV_NEG	                     ((0x123e << 2) + ISP_BASE)
#define ISP_POST_DRT_EN_CTL	                 ((0x123f << 2) + ISP_BASE)
#define ISP_POST_SR3_DRTLPF_DIFF_CTL         ((0x1240 << 2) + ISP_BASE)
#define ISP_POST_SR3_DRTLPF_ALP0_0           ((0x1241 << 2) + ISP_BASE)
#define ISP_POST_SR3_DRTLPF_ALP0_1           ((0x1242 << 2) + ISP_BASE)
#define ISP_POST_SR3_DRTLPF_ALP0_2	         ((0x1243 << 2) + ISP_BASE)
#define ISP_POST_SR3_DRTLPF_ALP0_OFST        ((0x1244 << 2) + ISP_BASE)
#define ISP_POST_SR3_DRTLPF_THETA            ((0x1245 << 2) + ISP_BASE)
#define ISP_POST_SR3_DRTLPF_BETA             ((0x1246 << 2) + ISP_BASE)
#define ISP_POST_SR3_DRTLPF_EDGE_0           ((0x1247 << 2) + ISP_BASE)
#define ISP_POST_SR3_DRTLPF_EDGE_1           ((0x1248 << 2) + ISP_BASE)
#define ISP_POST_ADA_GAIN_EN                 ((0x1249 << 2) + ISP_BASE)
#define ISP_POST_PK_ADA_GIAN_LUT_0           ((0x124a << 2) + ISP_BASE)
#define ISP_POST_PK_ADA_GIAN_LUT_1           ((0x124b << 2) + ISP_BASE)
#define ISP_POST_PK_ADA_GIAN_LUT_2	         ((0x124c << 2) + ISP_BASE)
#define ISP_POST_PK_ADA_GIAN_LUT_3	         ((0x124d << 2) + ISP_BASE)
#define ISP_POST_PK_ADA_GIAN_LUT_4	         ((0x124e << 2) + ISP_BASE)
#define ISP_POST_PK_ADA_GIAN_LUT_5	         ((0x124f << 2) + ISP_BASE)
#define ISP_POST_PK_ADA_GIAN_LUT_6	         ((0x1250 << 2) + ISP_BASE)
#define ISP_POST_PK_ADA_GIAN_LUT_7	         ((0x1251 << 2) + ISP_BASE)
#define ISP_POST_PK_ADA_GIAN_LUT_8	         ((0x1252 << 2) + ISP_BASE)
#define ISP_POST_PK_ADA_GIAN_LUT_9	         ((0x1253 << 2) + ISP_BASE)
#define ISP_POST_PK_ADA_GIAN_LUT_10	         ((0x1254 << 2) + ISP_BASE)
#define ISP_POST_PK_ADA_GIAN_LUT_11	         ((0x1255 << 2) + ISP_BASE)
#define ISP_POST_PK_ADA_GIAN_LUT_12	         ((0x1256 << 2) + ISP_BASE)
#define ISP_POST_NR_ADA_GIAN_LUT_0	         ((0x1257 << 2) + ISP_BASE)
#define ISP_POST_NR_ADA_GIAN_LUT_1	         ((0x1258 << 2) + ISP_BASE)
#define ISP_POST_NR_ADA_GIAN_LUT_2	         ((0x1259 << 2) + ISP_BASE)
#define ISP_POST_NR_ADA_GIAN_LUT_3	         ((0x125a << 2) + ISP_BASE)
#define ISP_POST_NR_ADA_GIAN_LUT_4	         ((0x125b << 2) + ISP_BASE)
#define ISP_POST_NR_ADA_GIAN_LUT_5	         ((0x125c << 2) + ISP_BASE)
#define ISP_POST_NR_ADA_GIAN_LUT_6	         ((0x125d << 2) + ISP_BASE)
#define ISP_POST_NR_ADA_GIAN_LUT_7	         ((0x125e << 2) + ISP_BASE)
#define ISP_POST_NR_ADA_GIAN_LUT_8	         ((0x125f << 2) + ISP_BASE)
#define ISP_POST_NR_ADA_GIAN_LUT_9	         ((0x1260 << 2) + ISP_BASE)
#define ISP_POST_NR_ADA_GIAN_LUT_10	         ((0x1261 << 2) + ISP_BASE)
#define ISP_POST_NR_ADA_GIAN_LUT_11	         ((0x1262 << 2) + ISP_BASE)
#define ISP_POST_NR_ADA_GIAN_LUT_12	         ((0x1263 << 2) + ISP_BASE)
#define ISP_PK_MOTION_ADP_CTRL	             ((0x1264 << 2) + ISP_BASE)
#define ISP_NRY_MOTION_ADP_LUT_0             ((0x1265 << 2) + ISP_BASE)
#define ISP_NRY_MOTION_ADP_LUT_1             ((0x1266 << 2) + ISP_BASE)
#define ISP_BP_MOTION_ADP_GAIN_LUT_0         ((0x1267 << 2) + ISP_BASE)
#define ISP_BP_MOTION_ADP_GAIN_LUT_1         ((0x1268 << 2) + ISP_BASE)
#define ISP_HP_MOTION_ADP_GAIN_LUT_0         ((0x1269 << 2) + ISP_BASE)
#define ISP_HP_MOTION_ADP_GAIN_LUT_1         ((0x126a << 2) + ISP_BASE)
#define ISP_PST_PRE_CTRL                     ((0x1280 << 2) + ISP_BASE)
#define ISP_PST_PRE_STRENGTH                 ((0x1281 << 2) + ISP_BASE)
#define ISP_PST_PRE_BPC_THRD_MARGIN          ((0x1282 << 2) + ISP_BASE)
#define ISP_PST_PRE_BPC_CTRL                 ((0x1283 << 2) + ISP_BASE)
#define ISP_PST_PRE_CBC_THRD0                ((0x1284 << 2) + ISP_BASE)
#define ISP_PST_PRE_CBC_THRD1                ((0x1285 << 2) + ISP_BASE)
#define ISP_PST_PRE_SLINE_THRD01             ((0x1286 << 2) + ISP_BASE)
#define ISP_POST_YRND_CRTL                   ((0x1290 << 2) + ISP_BASE)
#define ISP_POST_YRND_APRCT                  ((0x1291 << 2) + ISP_BASE)
#define ISP_POST_LUMA_THRD46                 ((0x1292 << 2) + ISP_BASE)
#define ISP_POST_LUMA_THRD03                 ((0x1293 << 2) + ISP_BASE)
#define ISP_POST_YRND_MAX_MARGIN_LUT1        ((0x1294 << 2) + ISP_BASE)
#define ISP_POST_YRND_MAX_MARGIN_LUT2        ((0x1295 << 2) + ISP_BASE)
#define ISP_POST_YRND_MIN_MARGIN_LUT1        ((0x1296 << 2) + ISP_BASE)
#define ISP_POST_YRND_MIN_MARGIN_LUT2        ((0x1297 << 2) + ISP_BASE)
#define ISP_POST_YRND_LUT                    ((0x1298 << 2) + ISP_BASE)
#define ISP_POST_YRND_SEED                   ((0x1299 << 2) + ISP_BASE)
#define ISP_POST_UV_COMPENSATION1            ((0x129a << 2) + ISP_BASE)
#define ISP_POST_UV_COMPENSATION2            ((0x129b << 2) + ISP_BASE)
#define CNR_GCLK_CTRL                        ((0x12a0 << 2) + ISP_BASE)
#define CNR_MISC                             ((0x12a1 << 2) + ISP_BASE)
#define CNR_CTRL                             ((0x12a2 << 2) + ISP_BASE)
#define CNR_HVDIF_COR_SFT                    ((0x12a3 << 2) + ISP_BASE)
#define CNR_HVDIF_THRD                       ((0x12a4 << 2) + ISP_BASE)
#define CNR_HDIF_GAIN                        ((0x12a5 << 2) + ISP_BASE)
#define CNR_VDIF_GAIN                        ((0x12a6 << 2) + ISP_BASE)
#define CNR_HVBLD_CTRL	                     ((0x12a7 << 2) + ISP_BASE)
#define CNR_HVBLD_ALP_MIMX                   ((0x12a8 << 2) + ISP_BASE)
#define CNR_HVADD_GAIN                       ((0x12a9 << 2) + ISP_BASE)
#define CNR_ADPT_PRCT                        ((0x12aa << 2) + ISP_BASE)
#define CNR_UMARGIN	                         ((0x12ab << 2) + ISP_BASE)
#define CNR_VMARGIN	                         ((0x12ac << 2) + ISP_BASE)
#define CNR_TDIF_RNG_LUT_0	                 ((0x12ad << 2) + ISP_BASE)
#define CNR_TDIF_RNG_LUT_1	                 ((0x12ae << 2) + ISP_BASE)
#define CNR_TDIF_RNG_LUT_2	                 ((0x12af << 2) + ISP_BASE)
#define CNR_TDIF_RNG_LUT_3	                 ((0x12b0 << 2) + ISP_BASE)
#define CNR_YDIF_RNG_LUT_0	                 ((0x12b1 << 2) + ISP_BASE)
#define CNR_YDIF_RNG_LUT_1	                 ((0x12b2 << 2) + ISP_BASE)
#define CNR_YDIF_RNG_LUT_2	                 ((0x12b3 << 2) + ISP_BASE)
#define CNR_YDIF_RNG_LUT_3	                 ((0x12b4 << 2) + ISP_BASE)
#define CNR_FRG_CENT_RAD                     ((0x12b5 << 2) + ISP_BASE)
#define CNR_CTRST_XTH_K                      ((0x12b6 << 2) + ISP_BASE)
#define CNR_CTRST_YTH_NRM                    ((0x12b7 << 2) + ISP_BASE)
#define CNR_HMAP0_XTH                        ((0x12b8 << 2) + ISP_BASE)
#define CNR_HMAP0_K	                         ((0x12b9 << 2) + ISP_BASE)
#define CNR_HMAP0_YTH_NRM                    ((0x12ba << 2) + ISP_BASE)
#define CNR_HMAP1_XTH                        ((0x12bb << 2) + ISP_BASE)
#define CNR_HMAP1_K                          ((0x12bc << 2) + ISP_BASE)
#define CNR_HMAP1_YTH_NRM                    ((0x12bd << 2) + ISP_BASE)
#define CNR_RAD_CENT                         ((0x12be << 2) + ISP_BASE)
#define CNR_RAD_XTH_K                        ((0x12bf << 2) + ISP_BASE)
#define CNR_RAD_YTH_NRM                      ((0x12c0 << 2) + ISP_BASE)
#define CNR_LUMA_XTH_K	                     ((0x12c1 << 2) + ISP_BASE)
#define CNR_LUMA_YTH_NRM                     ((0x12c2 << 2) + ISP_BASE)
#define CNR_SAT0_XTH_K                       ((0x12c3 << 2) + ISP_BASE)
#define CNR_SAT0_YTH_NRM                     ((0x12c4 << 2) + ISP_BASE)
#define CNR_SAT1_XTH_K                       ((0x12c5 << 2) + ISP_BASE)
#define CNR_SAT1_YTH                         ((0x12c6 << 2) + ISP_BASE)
#define CNR_ALP_XTH_K                        ((0x12c7 << 2) + ISP_BASE)
#define CNR_ALP_YTH_NRM                      ((0x12c8 << 2) + ISP_BASE)
#define CNR_FRG_HVWT_BLD                     ((0x12c9 << 2) + ISP_BASE)
#define CNR_HUE_PRT_LUT_0                    ((0x12ca << 2) + ISP_BASE)
#define CNR_HUE_PRT_LUT_1                    ((0x12cb << 2) + ISP_BASE)
#define CNR_HUE_PRT_LUT_2                    ((0x12cc << 2) + ISP_BASE)
#define CNR_HUE_PRT_LUT_3                    ((0x12cd << 2) + ISP_BASE)
#define CNR_HUE_PRT_LUT_4                    ((0x12ce << 2) + ISP_BASE)
#define CNR_HUE_PRT_LUT_5                    ((0x12cf << 2) + ISP_BASE)
#define CNR_HUE_PRT_LUT_6                    ((0x12d0 << 2) + ISP_BASE)
#define CNR_HUE_PRT_LUT_7                    ((0x12d1 << 2) + ISP_BASE)
#define CNR_SATUR_BLK_NUM                    ((0x12d2 << 2) + ISP_BASE)
#define CNR_SATUR_BLK_XSCL                   ((0x12d3 << 2) + ISP_BASE)
#define CNR_SATUR_BLK_YSCL                   ((0x12d4 << 2) + ISP_BASE)
#define CNR_SATUR_BLK_LUT_IDX                ((0x12d5 << 2) + ISP_BASE)
#define CNR_SATUR_BLK_LUT_DATA               ((0x12d6 << 2) + ISP_BASE)
#define CNR_CTRST_FRG_ALP                    ((0x12d7 << 2) + ISP_BASE)
#define CNR_HS_DBG_MISC                      ((0x12d8 << 2) + ISP_BASE)

#define ISP_PST_TNR_ALP_LUT_0	               ((0x12f0 << 2) + ISP_BASE)
#define ISP_PST_TNR_ALP_LUT_1	               ((0x12f1 << 2) + ISP_BASE)
#define ISP_PST_TNR_CTRL                     ((0x12f2 << 2) + ISP_BASE)
#define ISP_PST_TNR_HW	                     ((0x12f6 << 2) + ISP_BASE)

#define ISP_CNTRST_MISC                      ((0x1300 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_CTRL                 ((0x1304 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_0              ((0x1305 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_1              ((0x1306 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_2              ((0x1307 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_3              ((0x1308 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_4              ((0x1309 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_5              ((0x130a << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_6              ((0x130b << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_7              ((0x130c << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_8              ((0x130d << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_9              ((0x130e << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_10             ((0x130f << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_11             ((0x1310 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_12             ((0x1311 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_13             ((0x1312 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_14             ((0x1313 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_15             ((0x1314 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_16             ((0x1315 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_17             ((0x1316 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_18             ((0x1317 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_19             ((0x1318 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_20             ((0x1319 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_21             ((0x131a << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_22             ((0x131b << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_23             ((0x131c << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_24             ((0x131d << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_25             ((0x131e << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_26             ((0x131f << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_27             ((0x1320 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_28             ((0x1321 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_29             ((0x1322 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_30             ((0x1323 << 2) + ISP_BASE)
#define ISP_CNTRST_DNLP_YGRID_31             ((0x1324 << 2) + ISP_BASE)
#define ISP_CNTRST_SAT_PRT_CRTL              ((0x1325 << 2) + ISP_BASE)
#define ISP_CNTRST_SAT_PRT_DIV_M             ((0x1326 << 2) + ISP_BASE)
#define ISP_CNTRST_SAT_PRT_LMT_0_1           ((0x1327 << 2) + ISP_BASE)
#define ISP_CNTRST_SAT_PRT_LMT_2             ((0x1328 << 2) + ISP_BASE)
#define ISP_CNTRST_LC_INPUT_MUX              ((0x1329 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_CTL           ((0x132a << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_0         ((0x132b << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_1         ((0x132c << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_2         ((0x132d << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_3         ((0x132e << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_4         ((0x132f << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_5         ((0x1330 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_6         ((0x1331 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_7         ((0x1332 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_8         ((0x1333 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_9         ((0x1334 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_10        ((0x1335 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_11        ((0x1336 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_12        ((0x1337 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_13        ((0x1338 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_14        ((0x1339 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_15        ((0x133a << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_16        ((0x133b << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_17        ((0x133c << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_18        ((0x133d << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_19        ((0x133e << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_20        ((0x133f << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_21        ((0x1340 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_22        ((0x1341 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_23        ((0x1342 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_24        ((0x1343 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_25        ((0x1344 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_26        ((0x1345 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_27        ((0x1346 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_28        ((0x1347 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_29        ((0x1348 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_30        ((0x1349 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_31        ((0x134a << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CLR_PRCT_GAIN          ((0x134b << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CC_CTRL                ((0x134c << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CC_LUT_0               ((0x134d << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CC_LUT_1               ((0x134e << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CC_LUT_2               ((0x134f << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CC_LUT_3               ((0x1350 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CC_LUT_4               ((0x1351 << 2) + ISP_BASE)
#define ISP_CNTRST_PK_CC_LUT_5_6_7           ((0x1352 << 2) + ISP_BASE)
#define ISP_LC_TOP_CTRL                      ((0x1360 << 2) + ISP_BASE)
#define ISP_LC_DHZ_SKY_PROT0                 ((0x1361 << 2) + ISP_BASE)
#define ISP_LC_DHZ_SKY_PROT1                 ((0x1362 << 2) + ISP_BASE)
#define ISP_LC_DHZ_SKY_TRANS_COEF            ((0x1363 << 2) + ISP_BASE)
#define ISP_LC_HV_NUM                        ((0x1364 << 2) + ISP_BASE)
#define ISP_LC_SAT_LUT_IDX                   ((0x1365 << 2) + ISP_BASE)
#define ISP_LC_SAT_LUT_DATA                  ((0x1366 << 2) + ISP_BASE)
#define ISP_LC_DHZ_SKY_PROT_LUT_IDX          ((0x1367 << 2) + ISP_BASE)
#define ISP_LC_DHZ_SKY_PROT_LUT_DATA         ((0x1368 << 2) + ISP_BASE)
#define ISP_LC_CURVE_BLK_HIDX_0              ((0x1369 << 2) + ISP_BASE)
#define ISP_LC_CURVE_BLK_HIDX_1              ((0x136a << 2) + ISP_BASE)
#define ISP_LC_CURVE_BLK_HIDX_2              ((0x136b << 2) + ISP_BASE)
#define ISP_LC_CURVE_BLK_HIDX_3              ((0x136c << 2) + ISP_BASE)
#define ISP_LC_CURVE_BLK_HIDX_4              ((0x136d << 2) + ISP_BASE)
#define ISP_LC_CURVE_BLK_HIDX_5              ((0x136e << 2) + ISP_BASE)
#define ISP_LC_CURVE_BLK_HIDX_12             ((0x136f << 2) + ISP_BASE)
#define ISP_LC_CURVE_BLK_VIDX_0              ((0x1370 << 2) + ISP_BASE)
#define ISP_LC_CURVE_BLK_VIDX_1              ((0x1371 << 2) + ISP_BASE)
#define ISP_LC_CURVE_BLK_VIDX_2              ((0x1372 << 2) + ISP_BASE)
#define ISP_LC_CURVE_BLK_VIDX_3              ((0x1373 << 2) + ISP_BASE)
#define ISP_LC_CURVE_BLK_VIDX_8              ((0x1374 << 2) + ISP_BASE)
#define ISP_LC_YUV2RGB_MAT_0                 ((0x1375 << 2) + ISP_BASE)
#define ISP_LC_YUV2RGB_MAT_1                 ((0x1376 << 2) + ISP_BASE)
#define ISP_LC_YUV2RGB_MAT_2                 ((0x1377 << 2) + ISP_BASE)
#define ISP_LC_YUV2RGB_MAT_3                 ((0x1378 << 2) + ISP_BASE)
#define ISP_LC_YUV2RGB_MAT_8                 ((0x1379 << 2) + ISP_BASE)
#define ISP_LC_RGB2YUV_MAT_0                 ((0x137a << 2) + ISP_BASE)
#define ISP_LC_RGB2YUV_MAT_1                 ((0x137b << 2) + ISP_BASE)
#define ISP_LC_RGB2YUV_MAT_2                 ((0x137c << 2) + ISP_BASE)
#define ISP_LC_RGB2YUV_MAT_3                 ((0x137d << 2) + ISP_BASE)
#define ISP_LC_RGB2YUV_MAT_8                 ((0x137e << 2) + ISP_BASE)
#define ISP_LC_YUV2RGB_OFST                  ((0x137f << 2) + ISP_BASE)
#define ISP_LC_YUV2RGB_CLIP                  ((0x1380 << 2) + ISP_BASE)
#define ISP_LC_RGB2YUV_OFST                  ((0x1381 << 2) + ISP_BASE)
#define ISP_LC_RGB2YUV_CLIP                  ((0x1382 << 2) + ISP_BASE)
#define ISP_LC_MAP_RAM_CTRL                  ((0x1383 << 2) + ISP_BASE)
#define ISP_LC_MAP_RAM_ADDR                  ((0x1384 << 2) + ISP_BASE)
#define ISP_LC_MAP_RAM_DATA                  ((0x1385 << 2) + ISP_BASE)
#define ISP_LC_CURVE_CTRL                    ((0x13a0 << 2) + ISP_BASE)
#define ISP_LC_CURVE_RAM_ADDR                ((0x13a1 << 2) + ISP_BASE)
#define ISP_LC_CURVE_RO_RAM_DATA             ((0x13a2 << 2) + ISP_BASE)
#define ISP_LC_CURVE_YMINVAL_LMT_0           ((0x13a4 << 2) + ISP_BASE)
#define ISP_LC_CURVE_YMINVAL_LMT_1           ((0x13a5 << 2) + ISP_BASE)
#define ISP_LC_CURVE_YMINVAL_LMT_2           ((0x13a6 << 2) + ISP_BASE)
#define ISP_LC_CURVE_YMINVAL_LMT_3           ((0x13a7 << 2) + ISP_BASE)
#define ISP_LC_CURVE_YMINVAL_LMT_4           ((0x13a8 << 2) + ISP_BASE)
#define ISP_LC_CURVE_YMINVAL_LMT_5           ((0x13a9 << 2) + ISP_BASE)
#define ISP_LC_CURVE_YMINVAL_LMT_6           ((0x13aa << 2) + ISP_BASE)
#define ISP_LC_CURVE_YMINVAL_LMT_7           ((0x13ab << 2) + ISP_BASE)
#define ISP_LC_CURVE_YPKBV_LMT_0             ((0x13ac << 2) + ISP_BASE)
#define ISP_LC_CURVE_YPKBV_LMT_1             ((0x13ad << 2) + ISP_BASE)
#define ISP_LC_CURVE_YPKBV_LMT_2             ((0x13ae << 2) + ISP_BASE)
#define ISP_LC_CURVE_YPKBV_LMT_3             ((0x13af << 2) + ISP_BASE)
#define ISP_LC_CURVE_YPKBV_LMT_4             ((0x13b0 << 2) + ISP_BASE)
#define ISP_LC_CURVE_YPKBV_LMT_5             ((0x13b1 << 2) + ISP_BASE)
#define ISP_LC_CURVE_YPKBV_LMT_6             ((0x13b2 << 2) + ISP_BASE)
#define ISP_LC_CURVE_YPKBV_LMT_7             ((0x13b3 << 2) + ISP_BASE)
#define ISP_LC_CURVE_YMAXVAL_LMT_0           ((0x13b4 << 2) + ISP_BASE)
#define ISP_LC_CURVE_YMAXVAL_LMT_1           ((0x13b5 << 2) + ISP_BASE)
#define ISP_LC_CURVE_YMAXVAL_LMT_2           ((0x13b6 << 2) + ISP_BASE)
#define ISP_LC_CURVE_YMAXVAL_LMT_3           ((0x13b7 << 2) + ISP_BASE)
#define ISP_LC_CURVE_YMAXVAL_LMT_4           ((0x13b8 << 2) + ISP_BASE)
#define ISP_LC_CURVE_YMAXVAL_LMT_5           ((0x13b9 << 2) + ISP_BASE)
#define ISP_LC_CURVE_YMAXVAL_LMT_6           ((0x13ba << 2) + ISP_BASE)
#define ISP_LC_CURVE_YMAXVAL_LMT_7           ((0x13bb << 2) + ISP_BASE)
#define ISP_LC_CURVE_LPF_MOD_TAPS            ((0x13bc << 2) + ISP_BASE)
#define ISP_LC_CURVE_HV_NUM                  ((0x13bd << 2) + ISP_BASE)
#define ISP_LC_CURVE_LMT_RAT                 ((0x13be << 2) + ISP_BASE)
#define ISP_LC_CURVE_CONTRAST_LH             ((0x13bf << 2) + ISP_BASE)
#define ISP_LC_CURVE_CONTRAST_LMT_LH         ((0x13c0 << 2) + ISP_BASE)
#define ISP_LC_CURVE_CONTRAST_SCL_LH         ((0x13c1 << 2) + ISP_BASE)
#define ISP_LC_CURVE_CONTRAST_BVN_LH         ((0x13c2 << 2) + ISP_BASE)
#define ISP_LC_CURVE_MISC0                   ((0x13c3 << 2) + ISP_BASE)
#define ISP_LC_CURVE_YPKBV_RAT               ((0x13c4 << 2) + ISP_BASE)
#define ISP_LC_CURVE_YPKBV_SLP_LMT           ((0x13c5 << 2) + ISP_BASE)
#define ISP_LC_CURVE_HISTVLD_THRD            ((0x13c6 << 2) + ISP_BASE)
#define ISP_LC_CURVE_BB_MUTE_THRD            ((0x13c7 << 2) + ISP_BASE)
#define ISP_LC_PK_1STB_TH                    ((0x13c8 << 2) + ISP_BASE)
#define ISP_LC_DB_VLD                        ((0x13c9 << 2) + ISP_BASE)
#define ISP_LC_DB_TRD_MRGN                   ((0x13ca << 2) + ISP_BASE)
#define ISP_LC_PK_ADP_TH_0                   ((0x13cb << 2) + ISP_BASE)
#define ISP_LC_PK_ADP_TH_1                   ((0x13cc << 2) + ISP_BASE)
#define ISP_LC_PK_ADP_TH_2                   ((0x13cd << 2) + ISP_BASE)
#define ISP_LC_PK_ADP_TH_3                   ((0x13ce << 2) + ISP_BASE)
#define ISP_DHZ_CURVE_CUT                    ((0x13d0 << 2) + ISP_BASE)
#define ISP_DHZ_CURVE_RAT                    ((0x13d1 << 2) + ISP_BASE)
#define ISP_DHZ_CURVE_DLT_RAT                ((0x13d2 << 2) + ISP_BASE)
#define ISP_DHZ_CURVE_MIN_LMT_0              ((0x13d3 << 2) + ISP_BASE)
#define ISP_DHZ_CURVE_MIN_LMT_1              ((0x13d4 << 2) + ISP_BASE)
#define ISP_DHZ_CURVE_MIN_LMT_2              ((0x13d5 << 2) + ISP_BASE)
#define ISP_DHZ_CURVE_MIN_LMT_3              ((0x13d6 << 2) + ISP_BASE)
#define ISP_DHZ_CURVE_MIN_LMT_4              ((0x13d7 << 2) + ISP_BASE)
#define ISP_DHZ_CURVE_MIN_LMT_5              ((0x13d8 << 2) + ISP_BASE)
#define ISP_DHZ_CURVE_MIN_LMT_6              ((0x13d9 << 2) + ISP_BASE)
#define ISP_DHZ_CURVE_MIN_LMT_7              ((0x13da << 2) + ISP_BASE)
#define ISP_DHZ_CURVE_MAX_LMT_0              ((0x13db << 2) + ISP_BASE)
#define ISP_DHZ_CURVE_MAX_LMT_1              ((0x13dc << 2) + ISP_BASE)
#define ISP_DHZ_CURVE_MAX_LMT_2              ((0x13dd << 2) + ISP_BASE)
#define ISP_DHZ_CURVE_MAX_LMT_3              ((0x13de << 2) + ISP_BASE)
#define ISP_DHZ_CURVE_MAX_LMT_4              ((0x13df << 2) + ISP_BASE)
#define ISP_DHZ_CURVE_MAX_LMT_5              ((0x13e0 << 2) + ISP_BASE)
#define ISP_DHZ_CURVE_MAX_LMT_6              ((0x13e1 << 2) + ISP_BASE)
#define ISP_DHZ_CURVE_MAX_LMT_7              ((0x13e2 << 2) + ISP_BASE)
#define ISP_DHZ_CURVE_LPF_MOD_TAPS           ((0x13e3 << 2) + ISP_BASE)

#define ISP_AF_ROI01	                       ((0x1400 << 2) + ISP_BASE)
#define ISP_AF_ROI23	                       ((0x1401 << 2) + ISP_BASE)
#define ISP_AF_ROI45	                       ((0x1402 << 2) + ISP_BASE)
#define ISP_AF_ROI0_WIN01	                   ((0x1403 << 2) + ISP_BASE)
#define ISP_AF_ROI1_WIN01	                   ((0x1404 << 2) + ISP_BASE)
#define ISP_AF_ROI0_WIN23	                   ((0x1405 << 2) + ISP_BASE)
#define ISP_AF_ROI1_WIN23	                   ((0x1406 << 2) + ISP_BASE)
#define ISP_AF_ROI_EN_0                      ((0x1407 << 2) + ISP_BASE)
#define ISP_RO_AF_ROI_STAT_PCK0_0	           ((0x1408 << 2) + ISP_BASE)
#define ISP_RO_AF_ROI_STAT_PCK1_0	           ((0x1409 << 2) + ISP_BASE)
#define ISP_RO_AF_ROI_STAT_PCK2_0	           ((0x140a << 2) + ISP_BASE)
#define ISP_RO_AF_ROI_STAT_PCK3_0	           ((0x140b << 2) + ISP_BASE)
#define ISP_AF_ROI_EN_1                      ((0x140c << 2) + ISP_BASE)
#define ISP_RO_AF_ROI_STAT_PCK0_1	           ((0x140d << 2) + ISP_BASE)
#define ISP_RO_AF_ROI_STAT_PCK1_1	           ((0x140e << 2) + ISP_BASE)
#define ISP_RO_AF_ROI_STAT_PCK2_1	           ((0x140f << 2) + ISP_BASE)
#define ISP_RO_AF_ROI_STAT_PCK3_1	           ((0x1410 << 2) + ISP_BASE)
#define ISP_AF_CTRL                          ((0x1411 << 2) + ISP_BASE)
#define ISP_AF_HV_START	                     ((0x1412 << 2) + ISP_BASE)
#define ISP_AF_HV_SIZE	                     ((0x1413 << 2) + ISP_BASE)
#define ISP_AF_HV_BLKNUM                     ((0x1414 << 2) + ISP_BASE)
#define ISP_AF_EN_CTRL                       ((0x1415 << 2) + ISP_BASE)
#define ISP_AF_IIR0_0_COEF	                 ((0x1416 << 2) + ISP_BASE)
#define ISP_AF_IIR0_1_COEF	                 ((0x1417 << 2) + ISP_BASE)
#define ISP_AF_IIR0_2_COEF	                 ((0x1418 << 2) + ISP_BASE)
#define ISP_AF_IIR1_0_COEF	                 ((0x1419 << 2) + ISP_BASE)
#define ISP_AF_IIR1_1_COEF	                 ((0x141a << 2) + ISP_BASE)
#define ISP_AF_IIR1_2_COEF	                 ((0x141b << 2) + ISP_BASE)
#define ISP_AF_IIR_INOUT_SHIFT               ((0x141c << 2) + ISP_BASE)
#define ISP_AF_IIR_SHIFT                     ((0x141d << 2) + ISP_BASE)
#define ISP_AF_IIR_GAIN                      ((0x141e << 2) + ISP_BASE)
#define ISP_AF_FIR0_COEF                     ((0x141f << 2) + ISP_BASE)
#define ISP_AF_FIR1_COEF                     ((0x1420 << 2) + ISP_BASE)
#define ISP_AF_IIR0_LDG	                     ((0x1421 << 2) + ISP_BASE)
#define ISP_AF_IIR1_LDG	                     ((0x1422 << 2) + ISP_BASE)
#define ISP_AF_IIR_LDG_SLP	                 ((0x1423 << 2) + ISP_BASE)
#define ISP_AF_IIR0_CORING	                 ((0x1424 << 2) + ISP_BASE)
#define ISP_AF_IIR1_CORING	                 ((0x1425 << 2) + ISP_BASE)
#define ISP_AF_FIR0_LDG	                     ((0x1426 << 2) + ISP_BASE)
#define ISP_AF_FIR1_LDG	                     ((0x1427 << 2) + ISP_BASE)
#define ISP_AF_FIR_LDG_SLOPE                 ((0x1428 << 2) + ISP_BASE)
#define ISP_AF_FIR0_CORING	                 ((0x1429 << 2) + ISP_BASE)
#define ISP_AF_FIR1_CORING	                 ((0x142a << 2) + ISP_BASE)
#define ISP_AF_HOR_THD	                     ((0x142b << 2) + ISP_BASE)
#define ISP_AF_VER_THD	                     ((0x142c << 2) + ISP_BASE)
#define ISP_AF_STA_SHIFT                     ((0x142d << 2) + ISP_BASE)
#define ISP_AF_STA_Y                         ((0x142e << 2) + ISP_BASE)
#define ISP_AF_ROI0_STA_SHIFT                ((0x142f << 2) + ISP_BASE)
#define ISP_AF_ROI0_STA_Y_SFT                ((0x1430 << 2) + ISP_BASE)
#define ISP_AF_ROI1_STA_SHIFT                ((0x1431 << 2) + ISP_BASE)
#define ISP_AF_ROI1_STA_Y_SFT                ((0x1432 << 2) + ISP_BASE)
#define ISP_AF_DEBUG_IN_CHECKSUM             ((0x1433 << 2) + ISP_BASE)
#define ISP_AF_DEBUG_PACK0_CHECKSUM          ((0x1434 << 2) + ISP_BASE)
#define ISP_AF_DEBUG_PACK1_CHECKSUM          ((0x1435 << 2) + ISP_BASE)
#define ISP_AF_DEBUG_PACK2_CHECKSUM          ((0x1436 << 2) + ISP_BASE)
#define ISP_AF_DEBUG_PACK3_CHECKSUM          ((0x1437 << 2) + ISP_BASE)
#define ISP_RO_AF_GLB_STAT_PCK0              ((0x1438 << 2) + ISP_BASE)
#define ISP_RO_AF_GLB_STAT_PCK1              ((0x1439 << 2) + ISP_BASE)
#define ISP_RO_AF_GLB_STAT_PCK2              ((0x143a << 2) + ISP_BASE)
#define ISP_RO_AF_GLB_STAT_PCK3              ((0x143b << 2) + ISP_BASE)
#define ISP_RO_AF_GLB_STAT_PCK4              ((0x143c << 2) + ISP_BASE)
#define ISP_RO_AF_GLB_STAT_PCK5              ((0x143d << 2) + ISP_BASE)
#define ISP_RO_AF_GLB_STAT_PCK6              ((0x143e << 2) + ISP_BASE)
#define ISP_RO_AF_GLB_STAT_PCK7              ((0x143f << 2) + ISP_BASE)
#define ISP_RO_AF_GLB_STAT_PCK8              ((0x1440 << 2) + ISP_BASE)
#define ISP_RO_AF_GLB_STAT_PCK9              ((0x1441 << 2) + ISP_BASE)
#define ISP_AF_IDX_ADDR                      ((0x1470 << 2) + ISP_BASE)
#define ISP_AF_IDX_DATA                      ((0x1471 << 2) + ISP_BASE)

#define ISP_DEFLICKER_OFST                   ((0x1480 << 2) + ISP_BASE)
#define ISP_DEFLICKER_STAT_YPOSITION         ((0x1481 << 2) + ISP_BASE)
#define ISP_DEFLICKER_STAT_XPOSITION         ((0x1482 << 2) + ISP_BASE)
#define ISP_DEFLICKER_DIV_COEF               ((0x1483 << 2) + ISP_BASE)
#define ISP_DEFLICKER_WDR_RATIO              ((0x1484 << 2) + ISP_BASE)
#define ISP_DEFLICKER_CNTL                   ((0x1485 << 2) + ISP_BASE)
#define ISP_DEFLICKER_RO_IN_CHECKSUM0        ((0x1486 << 2) + ISP_BASE)
#define ISP_DEFLICKER_RO_IN_CHECKSUM1        ((0x1487 << 2) + ISP_BASE)
#define ISP_DEFLICKER_RO_OUT_CHECKSUM        ((0x1488 << 2) + ISP_BASE)

#define ISP_3A_GCLK_CTRL                     ((0x14c0 << 2) + ISP_BASE)
#define ISP_3A_DBGRO_CTRL                    ((0x14c1 << 2) + ISP_BASE)
#define ISP_3A_WATDOG_CTRL                   ((0x14c2 << 2) + ISP_BASE)
#define ISP_3A_DBGPATH_SEL                   ((0x14d0 << 2) + ISP_BASE)
#define ISP_3A_DBG_CNT_EN                    ((0x14d1 << 2) + ISP_BASE)
#define ISP_3A_DBG_SIZE_0                    ((0x14d2 << 2) + ISP_BASE)
#define ISP_3A_DBG_SIZE_1                    ((0x14d3 << 2) + ISP_BASE)
#define ISP_3A_RO_STAT                       ((0x14e0 << 2) + ISP_BASE)
#define ISP_3A_RO_DBGPATH0                   ((0x14e1 << 2) + ISP_BASE)
#define ISP_3A_RO_DBGPATH1                   ((0x14e2 << 2) + ISP_BASE)
#define ISP_3A_RO_DBGPATH2                   ((0x14e3 << 2) + ISP_BASE)
#define ISP_3A_RO_DBGPATH3                   ((0x14e4 << 2) + ISP_BASE)
#define ISP_3A_RO_FRM_END                    ((0x14e5 << 2) + ISP_BASE)

#define ISP_AE_ROI01                         ((0x1500 << 2) + ISP_BASE)
#define ISP_AE_ROI23                         ((0x1501 << 2) + ISP_BASE)
#define ISP_AE_ROI45                         ((0x1502 << 2) + ISP_BASE)
#define ISP_AE_ROI0_WIN01                    ((0x1503 << 2) + ISP_BASE)
#define ISP_AE_ROI1_WIN01                    ((0x1504 << 2) + ISP_BASE)
#define ISP_AE_ROI0_WIN23                    ((0x1505 << 2) + ISP_BASE)
#define ISP_AE_ROI1_WIN23                    ((0x1506 << 2) + ISP_BASE)
#define ISP_AE_ROI_EN_0	                     ((0x1507 << 2) + ISP_BASE)
#define ISP_AE_ROI_EN_1	                     ((0x1508 << 2) + ISP_BASE)
#define ISP_RO_AE_ROI_STAT_PCK0_0            ((0x1509 << 2) + ISP_BASE)
#define ISP_RO_AE_ROI_STAT_PCK1_0            ((0x150a << 2) + ISP_BASE)
#define ISP_RO_AE_ROI_STAT_PCK0_1            ((0x150b << 2) + ISP_BASE)
#define ISP_RO_AE_ROI_STAT_PCK1_1            ((0x150c << 2) + ISP_BASE)
#define ISP_RO_AE_ROI_STAT_PCK0_2            ((0x150d << 2) + ISP_BASE)
#define ISP_RO_AE_ROI_STAT_PCK1_2            ((0x150e << 2) + ISP_BASE)
#define ISP_RO_AE_ROI_STAT_PCK0_3            ((0x150f << 2) + ISP_BASE)
#define ISP_RO_AE_ROI_STAT_PCK1_3            ((0x1510 << 2) + ISP_BASE)
#define ISP_AE_SATUR_THRD                    ((0x1511 << 2) + ISP_BASE)
#define ISP_AE_CTRL                          ((0x1512 << 2) + ISP_BASE)
#define ISP_AE_CRTL2_0                       ((0x1513 << 2) + ISP_BASE)
#define ISP_AE_CRTL2_1                       ((0x1514 << 2) + ISP_BASE)
#define ISP_AE_CRTL2_2                       ((0x1515 << 2) + ISP_BASE)
#define ISP_AE_CRTL2_3                       ((0x1516 << 2) + ISP_BASE)
#define ISP_AE_CRTL2_4                       ((0x1517 << 2) + ISP_BASE)
#define ISP_AE_HV_START                      ((0x1518 << 2) + ISP_BASE)
#define ISP_AE_HV_SIZE                       ((0x1519 << 2) + ISP_BASE)
#define ISP_AE_HV_BLKNUM                     ((0x151a << 2) + ISP_BASE)
#define ISP_AE_STAT_THD01                    ((0x151b << 2) + ISP_BASE)
#define ISP_AE_STAT_THD23                    ((0x151c << 2) + ISP_BASE)
#define ISP_AE_DEBUG_IN0_CHECKSUM            ((0x151d << 2) + ISP_BASE)
#define ISP_AE_DEBUG_IN1_CHECKSUM            ((0x151e << 2) + ISP_BASE)
#define ISP_AE_DEBUG_PACK0_CHECKSUM          ((0x151f << 2) + ISP_BASE)
#define ISP_AE_DEBUG_PACK1_CHECKSUM          ((0x1520 << 2) + ISP_BASE)
#define ISP_AE_DEBUG_PACK2_CHECKSUM          ((0x1521 << 2) + ISP_BASE)
#define ISP_AE_DEBUG_PACK3_CHECKSUM          ((0x1522 << 2) + ISP_BASE)
#define ISP_RO_AE_GLB_STAT_PCK0_0            ((0x1523 << 2) + ISP_BASE)
#define ISP_RO_AE_GLB_STAT_PCK1_0            ((0x1524 << 2) + ISP_BASE)
#define ISP_RO_AE_GLB_STAT_PCK0_1            ((0x1525 << 2) + ISP_BASE)
#define ISP_RO_AE_GLB_STAT_PCK1_1            ((0x1526 << 2) + ISP_BASE)
#define ISP_RO_AE_STAT_GPNUM                 ((0x1527 << 2) + ISP_BASE)
#define ISP_AE_IDX_ADDR                      ((0x1580 << 2) + ISP_BASE)
#define ISP_AE_IDX_DATA                      ((0x1581 << 2) + ISP_BASE)
#define ISP_AE_BLK_WT_ADDR                   ((0x1582 << 2) + ISP_BASE)
#define ISP_AE_BLK_WT_DATA                   ((0x1583 << 2) + ISP_BASE)

#define ISP_AWB_STAT_ROI01                   ((0x1600 << 2) + ISP_BASE)
#define ISP_AWB_STAT_ROI23                   ((0x1601 << 2) + ISP_BASE)
#define ISP_AWB_STAT_ROI45                   ((0x1602 << 2) + ISP_BASE)
#define ISP_AWB_STAT_ROI0_WIN01              ((0x1603 << 2) + ISP_BASE)
#define ISP_AWB_STAT_ROI1_WIN01              ((0x1604 << 2) + ISP_BASE)
#define ISP_AWB_STAT_ROI0_WIN23              ((0x1605 << 2) + ISP_BASE)
#define ISP_AWB_STAT_ROI1_WIN23              ((0x1606 << 2) + ISP_BASE)
#define ISP_AWB_STAT_ROI_EN_0                ((0x1607 << 2) + ISP_BASE)
#define ISP_RO_AWB_ROI_STAT_PCK0_0           ((0x1608 << 2) + ISP_BASE)
#define ISP_RO_AWB_ROI_STAT_PCK1_0           ((0x1609 << 2) + ISP_BASE)
#define ISP_AWB_STAT_ROI_EN_1                ((0x160a << 2) + ISP_BASE)
#define ISP_RO_AWB_ROI_STAT_PCK0_1           ((0x160b << 2) + ISP_BASE)
#define ISP_RO_AWB_ROI_STAT_PCK1_1           ((0x160c << 2) + ISP_BASE)
#define ISP_AWB_CTRL                         ((0x160d << 2) + ISP_BASE)
#define ISP_AWB_HV_START                     ((0x160e << 2) + ISP_BASE)
#define ISP_AWB_HV_SIZE                      ((0x160f << 2) + ISP_BASE)
#define ISP_AWB_HV_BLKNUM                    ((0x1610 << 2) + ISP_BASE)
#define ISP_AWB_STAT_THD                     ((0x1611 << 2) + ISP_BASE)
#define ISP_AWB_STAT_RG                      ((0x1612 << 2) + ISP_BASE)
#define ISP_AWB_STAT_BG                      ((0x1613 << 2) + ISP_BASE)
#define ISP_AWB_STAT_RG_HL                   ((0x1614 << 2) + ISP_BASE)
#define ISP_AWB_STAT_BG_HL                   ((0x1615 << 2) + ISP_BASE)
#define ISP_AWB_STAT_CTRL2                   ((0x1616 << 2) + ISP_BASE)
#define ISP_AWB_STAT_BLC20_0                 ((0x1617 << 2) + ISP_BASE)
#define ISP_AWB_STAT_BLC20_1                 ((0x1618 << 2) + ISP_BASE)
#define ISP_AWB_STAT_BLC20_2                 ((0x1619 << 2) + ISP_BASE)
#define ISP_AWB_STAT_BLC20_3                 ((0x161a << 2) + ISP_BASE)
#define ISP_AWB_STAT_GAIN10_0                ((0x161b << 2) + ISP_BASE)
#define ISP_AWB_STAT_GAIN10_1                ((0x161c << 2) + ISP_BASE)
#define ISP_AWB_STAT_GAIN10_2                ((0x161d << 2) + ISP_BASE)
#define ISP_AWB_STAT_GAIN10_3                ((0x161e << 2) + ISP_BASE)
#define ISP_AWB_STAT_LDIV_01                 ((0x161f << 2) + ISP_BASE)
#define ISP_AWB_STAT_LDIV_2                  ((0x1620 << 2) + ISP_BASE)
#define ISP_AWB_STAT_SATUR_CTRL              ((0x1621 << 2) + ISP_BASE)
#define ISP_RO_AWB_GLB_STAT_PCK0_0           ((0x1622 << 2) + ISP_BASE)
#define ISP_RO_AWB_GLB_STAT_PCK1_0           ((0x1623 << 2) + ISP_BASE)
#define ISP_RO_AWB_GLB_STAT_PCK0_1           ((0x1624 << 2) + ISP_BASE)
#define ISP_RO_AWB_GLB_STAT_PCK1_1           ((0x1625 << 2) + ISP_BASE)
#define ISP_RO_AWB_GLB_STAT_PCK0_2           ((0x1626 << 2) + ISP_BASE)
#define ISP_RO_AWB_GLB_STAT_PCK1_2           ((0x1627 << 2) + ISP_BASE)
#define ISP_RO_AWB_GLB_STAT_PCK0_3           ((0x1628 << 2) + ISP_BASE)
#define ISP_RO_AWB_GLB_STAT_PCK1_3           ((0x1629 << 2) + ISP_BASE)
#define ISP_AWB_DEBUG_IN_CHECKSUM            ((0x162a << 2) + ISP_BASE)
#define ISP_AWB_DEBUG_PACK0_CHECKSUM         ((0x162b << 2) + ISP_BASE)
#define ISP_AWB_DEBUG_PACK1_CHECKSUM         ((0x162c << 2) + ISP_BASE)
#define ISP_AWB_IDX_ADDR                     ((0x1680 << 2) + ISP_BASE)
#define ISP_AWB_IDX_DATA                     ((0x1681 << 2) + ISP_BASE)
#define ISP_AWB_BLK_WT_ADDR                  ((0x1682 << 2) + ISP_BASE)
#define ISP_AWB_BLK_WT_DATA                  ((0x1683 << 2) + ISP_BASE)

#define DISP0_TOP_TOP_CTRL                   ((0x1700 << 2) + ISP_BASE)
#define DISP0_TOP_CRP2_START                 ((0x1701 << 2) + ISP_BASE)
#define DISP0_TOP_CRP2_SIZE                  ((0x1702 << 2) + ISP_BASE)
#define DISP0_TOP_OUT_SIZE                   ((0x1703 << 2) + ISP_BASE)
#define DISP0_TOP_DITHER_EN                  ((0x1704 << 2) + ISP_BASE)
#define DISP0_TOP_UV_DS_MODE                 ((0x1705 << 2) + ISP_BASE)
#define ISP_DISP0_TOP_DTH_DATA               ((0x1710 << 2) + ISP_BASE)
#define ISP_DISP0_TOP_DTH_ADDR               ((0x1711 << 2) + ISP_BASE)
#define ISP_DISP0_TOP_TOP_REG                ((0x1712 << 2) + ISP_BASE)
#define ISP_DISP0_TOP_IN_SIZE                ((0x1713 << 2) + ISP_BASE)
#define ISP_DISP0_TOP_TOP_GLK                ((0x1714 << 2) + ISP_BASE)
#define ISP_DISP0_TOP_PPS_CLR                ((0x1715 << 2) + ISP_BASE)
#define ISP_DISP0_TOP_PPS_DBG_RO             ((0x1716 << 2) + ISP_BASE)
#define ISP_DISP0_TOP_SW_RST                 ((0x1717 << 2) + ISP_BASE)
#define ISP_DISP0_TOP_HW_RE                  ((0x1718 << 2) + ISP_BASE)

#define DISP0_CSC2_OFFSET_INP01              ((0x1740 << 2) + ISP_BASE)
#define DISP0_CSC2_OFFSET_INP2               ((0x1741 << 2) + ISP_BASE)
#define DISP0_CSC2_COEF_00_01                ((0x1742 << 2) + ISP_BASE)
#define DISP0_CSC2_COEF_02_10                ((0x1743 << 2) + ISP_BASE)
#define DISP0_CSC2_COEF_11_12                ((0x1744 << 2) + ISP_BASE)
#define DISP0_CSC2_COEF_20_21                ((0x1745 << 2) + ISP_BASE)
#define DISP0_CSC2_COEF_22                   ((0x1746 << 2) + ISP_BASE)
#define DISP0_CSC2_OFFSET_OUP01              ((0x1747 << 2) + ISP_BASE)
#define DISP0_CSC2_OFFSET_OUP2               ((0x1748 << 2) + ISP_BASE)

#define DISP0_PPS_SCALE_EN	                 ((0x1780 << 2) + ISP_BASE)
#define DISP0_PPS_PRE_HSCALE_COEF_0	         ((0x1781 << 2) + ISP_BASE)
#define DISP0_PPS_PRE_HSCALE_COEF_1	         ((0x1782 << 2) + ISP_BASE)
#define DISP0_PPS_PRE_HSCALE_COEF_2	         ((0x1783 << 2) + ISP_BASE)
#define DISP0_PPS_PRE_HSCALE_COEF_3	         ((0x1784 << 2) + ISP_BASE)
#define DISP0_PPS_PRE_VSCALE_COEF_0	         ((0x1785 << 2) + ISP_BASE)
#define DISP0_PPS_PRE_VSCALE_COEF_1	         ((0x1786 << 2) + ISP_BASE)
#define DISP0_PPS_PRE_VSCALE_COEF_2	         ((0x1787 << 2) + ISP_BASE)
#define DISP0_PPS_PRE_VSCALE_COEF_3	         ((0x1788 << 2) + ISP_BASE)
#define DISP0_PPS_VSC_START_PHASE_STEP       ((0x1789 << 2) + ISP_BASE)
#define DISP0_PPS_VSC_LUMA_TOP_FIELD         ((0x178a << 2) + ISP_BASE)
#define DISP0_PPS_VSC_CHROMA_TOP_FIELD       ((0x178b << 2) + ISP_BASE)
#define DISP0_PPS_HSC_START_PHASE_STEP       ((0x178c << 2) + ISP_BASE)
#define DISP0_PPS_HSC_LUMA_PHASE_CTRL        ((0x178d << 2) + ISP_BASE)
#define DISP0_PPS_HSC_CHROMA_PHASE_CTRL      ((0x178e << 2) + ISP_BASE)
#define DISP0_PPS_444TO422                   ((0x178f << 2) + ISP_BASE)
#define ISP_SCALE0_COEF_IDX_LUMA             ((0x1790 << 2) + ISP_BASE)
#define ISP_SCALE0_COEF_LUMA                 ((0x1791 << 2) + ISP_BASE)
#define ISP_SCALE0_COEF_IDX_CHRO             ((0x1792 << 2) + ISP_BASE)
#define ISP_SCALE0_COEF_CHRO                 ((0x1793 << 2) + ISP_BASE)

#define DISP1_TOP_TOP_CTRL                   ((0x1800 << 2) + ISP_BASE)
#define DISP1_TOP_CRP2_START                 ((0x1801 << 2) + ISP_BASE)
#define DISP1_TOP_CRP2_SIZE                  ((0x1802 << 2) + ISP_BASE)
#define DISP1_TOP_OUT_SIZE                   ((0x1803 << 2) + ISP_BASE)
#define DISP1_TOP_DITHER_EN                  ((0x1804 << 2) + ISP_BASE)
#define DISP1_TOP_UV_DS_MODE                 ((0x1805 << 2) + ISP_BASE)
#define ISP_DISP1_TOP_DTH_DATA               ((0x1810 << 2) + ISP_BASE)
#define ISP_DISP1_TOP_DTH_ADDR               ((0x1811 << 2) + ISP_BASE)
#define ISP_DISP1_TOP_TOP_REG                ((0x1812 << 2) + ISP_BASE)
#define ISP_DISP1_TOP_IN_SIZE                ((0x1813 << 2) + ISP_BASE)
#define ISP_DISP1_TOP_TOP_GLK                ((0x1814 << 2) + ISP_BASE)
#define ISP_DISP1_TOP_PPS_CLR                ((0x1815 << 2) + ISP_BASE)
#define ISP_DISP1_TOP_PPS_DBG_RO             ((0x1816 << 2) + ISP_BASE)
#define ISP_DISP1_TOP_SW_RST                 ((0x1817 << 2) + ISP_BASE)
#define ISP_DISP1_TOP_HW_RE                  ((0x1818 << 2) + ISP_BASE)

#define DISP1_CSC2_OFFSET_INP01              ((0x1840 << 2) + ISP_BASE)
#define DISP1_CSC2_OFFSET_INP2               ((0x1841 << 2) + ISP_BASE)
#define DISP1_CSC2_COEF_00_01                ((0x1842 << 2) + ISP_BASE)
#define DISP1_CSC2_COEF_02_10                ((0x1843 << 2) + ISP_BASE)
#define DISP1_CSC2_COEF_11_12                ((0x1844 << 2) + ISP_BASE)
#define DISP1_CSC2_COEF_20_21                ((0x1845 << 2) + ISP_BASE)
#define DISP1_CSC2_COEF_22                   ((0x1846 << 2) + ISP_BASE)
#define DISP1_CSC2_OFFSET_OUP01              ((0x1847 << 2) + ISP_BASE)
#define DISP1_CSC2_OFFSET_OUP2               ((0x1848 << 2) + ISP_BASE)

#define DISP1_PPS_SCALE_EN                   ((0x1880 << 2) + ISP_BASE)
#define DISP1_PPS_PRE_HSCALE_COEF_0          ((0x1881 << 2) + ISP_BASE)
#define DISP1_PPS_PRE_HSCALE_COEF_1          ((0x1882 << 2) + ISP_BASE)
#define DISP1_PPS_PRE_HSCALE_COEF_2          ((0x1883 << 2) + ISP_BASE)
#define DISP1_PPS_PRE_HSCALE_COEF_3          ((0x1884 << 2) + ISP_BASE)
#define DISP1_PPS_PRE_VSCALE_COEF_0          ((0x1885 << 2) + ISP_BASE)
#define DISP1_PPS_PRE_VSCALE_COEF_1          ((0x1886 << 2) + ISP_BASE)
#define DISP1_PPS_PRE_VSCALE_COEF_2          ((0x1887 << 2) + ISP_BASE)
#define DISP1_PPS_PRE_VSCALE_COEF_3          ((0x1888 << 2) + ISP_BASE)
#define DISP1_PPS_VSC_START_PHASE_STEP       ((0x1889 << 2) + ISP_BASE)
#define DISP1_PPS_VSC_LUMA_TOP_FIELD         ((0x188a << 2) + ISP_BASE)
#define DISP1_PPS_VSC_CHROMA_TOP_FIELD       ((0x188b << 2) + ISP_BASE)
#define DISP1_PPS_HSC_START_PHASE_STEP       ((0x188c << 2) + ISP_BASE)
#define DISP1_PPS_HSC_LUMA_PHASE_CTRL        ((0x188d << 2) + ISP_BASE)
#define DISP1_PPS_HSC_CHROMA_PHASE_CTRL      ((0x188e << 2) + ISP_BASE)
#define DISP1_PPS_444TO422                   ((0x188f << 2) + ISP_BASE)
#define ISP_SCALE1_COEF_IDX_LUMA             ((0x1890 << 2) + ISP_BASE)
#define ISP_SCALE1_COEF_LUMA                 ((0x1891 << 2) + ISP_BASE)
#define ISP_SCALE1_COEF_IDX_CHRO             ((0x1892 << 2) + ISP_BASE)
#define ISP_SCALE1_COEF_CHRO                 ((0x1893 << 2) + ISP_BASE)

#define DISP2_TOP_TOP_CTRL                   ((0x1900 << 2) + ISP_BASE)
#define DISP2_TOP_CRP2_START                 ((0x1901 << 2) + ISP_BASE)
#define DISP2_TOP_CRP2_SIZE                  ((0x1902 << 2) + ISP_BASE)
#define DISP2_TOP_OUT_SIZE                   ((0x1903 << 2) + ISP_BASE)
#define DISP2_TOP_DITHER_EN                  ((0x1904 << 2) + ISP_BASE)
#define DISP2_TOP_UV_DS_MODE                 ((0x1905 << 2) + ISP_BASE)
#define ISP_DISP2_TOP_DTH_DATA               ((0x1910 << 2) + ISP_BASE)
#define ISP_DISP2_TOP_DTH_ADDR               ((0x1911 << 2) + ISP_BASE)
#define ISP_DISP2_TOP_TOP_REG                ((0x1912 << 2) + ISP_BASE)
#define ISP_DISP2_TOP_IN_SIZE                ((0x1913 << 2) + ISP_BASE)
#define ISP_DISP2_TOP_TOP_GLK                ((0x1914 << 2) + ISP_BASE)
#define ISP_DISP2_TOP_PPS_CLR                ((0x1915 << 2) + ISP_BASE)
#define ISP_DISP2_TOP_PPS_DBG_RO             ((0x1916 << 2) + ISP_BASE)
#define ISP_DISP2_TOP_SW_RST                 ((0x1917 << 2) + ISP_BASE)
#define ISP_DISP2_TOP_HW_RE                  ((0x1918 << 2) + ISP_BASE)

#define DISP2_CSC2_OFFSET_INP01              ((0x1940 << 2) + ISP_BASE)
#define DISP2_CSC2_OFFSET_INP2               ((0x1941 << 2) + ISP_BASE)
#define DISP2_CSC2_COEF_00_01                ((0x1942 << 2) + ISP_BASE)
#define DISP2_CSC2_COEF_02_10                ((0x1943 << 2) + ISP_BASE)
#define DISP2_CSC2_COEF_11_12                ((0x1944 << 2) + ISP_BASE)
#define DISP2_CSC2_COEF_20_21                ((0x1945 << 2) + ISP_BASE)
#define DISP2_CSC2_COEF_22                   ((0x1946 << 2) + ISP_BASE)
#define DISP2_CSC2_OFFSET_OUP01              ((0x1947 << 2) + ISP_BASE)
#define DISP2_CSC2_OFFSET_OUP2               ((0x1948 << 2) + ISP_BASE)

#define DISP2_PPS_SCALE_EN                   ((0x1980 << 2) + ISP_BASE)
#define DISP2_PPS_PRE_HSCALE_COEF_0          ((0x1981 << 2) + ISP_BASE)
#define DISP2_PPS_PRE_HSCALE_COEF_1          ((0x1982 << 2) + ISP_BASE)
#define DISP2_PPS_PRE_HSCALE_COEF_2          ((0x1983 << 2) + ISP_BASE)
#define DISP2_PPS_PRE_HSCALE_COEF_3          ((0x1984 << 2) + ISP_BASE)
#define DISP2_PPS_PRE_VSCALE_COEF_0          ((0x1985 << 2) + ISP_BASE)
#define DISP2_PPS_PRE_VSCALE_COEF_1          ((0x1986 << 2) + ISP_BASE)
#define DISP2_PPS_PRE_VSCALE_COEF_2          ((0x1987 << 2) + ISP_BASE)
#define DISP2_PPS_PRE_VSCALE_COEF_3          ((0x1988 << 2) + ISP_BASE)
#define DISP2_PPS_VSC_START_PHASE_STEP       ((0x1989 << 2) + ISP_BASE)
#define DISP2_PPS_VSC_LUMA_TOP_FIELD         ((0x198a << 2) + ISP_BASE)
#define DISP2_PPS_VSC_CHROMA_TOP_FIELD       ((0x198b << 2) + ISP_BASE)
#define DISP2_PPS_HSC_START_PHASE_STEP       ((0x198c << 2) + ISP_BASE)
#define DISP2_PPS_HSC_LUMA_PHASE_CTRL        ((0x198d << 2) + ISP_BASE)
#define DISP2_PPS_HSC_CHROMA_PHASE_CTRL	     ((0x198e << 2) + ISP_BASE)
#define DISP2_PPS_444TO422                   ((0x198f << 2) + ISP_BASE)
#define ISP_SCALE2_COEF_IDX_LUMA             ((0x1990 << 2) + ISP_BASE)
#define ISP_SCALE2_COEF_LUMA                 ((0x1991 << 2) + ISP_BASE)
#define ISP_SCALE2_COEF_IDX_CHRO             ((0x1992 << 2) + ISP_BASE)
#define ISP_SCALE2_COEF_CHRO                 ((0x1993 << 2) + ISP_BASE)

#define DISP3_TOP_TOP_CTRL                   ((0x1a00 << 2) + ISP_BASE)
#define DISP3_TOP_CRP2_START                 ((0x1a01 << 2) + ISP_BASE)
#define DISP3_TOP_CRP2_SIZE                  ((0x1a02 << 2) + ISP_BASE)
#define DISP3_TOP_OUT_SIZE                   ((0x1a03 << 2) + ISP_BASE)
#define DISP3_TOP_DITHER_EN                  ((0x1a04 << 2) + ISP_BASE)
#define DISP3_TOP_UV_DS_MODE                 ((0x1a05 << 2) + ISP_BASE)
#define ISP_DISP3_TOP_DTH_DATA               ((0x1a10 << 2) + ISP_BASE)
#define ISP_DISP3_TOP_DTH_ADDR               ((0x1a11 << 2) + ISP_BASE)
#define ISP_DISP3_TOP_TOP_REG                ((0x1a12 << 2) + ISP_BASE)
#define ISP_DISP3_TOP_IN_SIZE                ((0x1a13 << 2) + ISP_BASE)
#define ISP_DISP3_TOP_TOP_GLK                ((0x1a14 << 2) + ISP_BASE)
#define ISP_DISP3_TOP_PPS_CLR                ((0x1a15 << 2) + ISP_BASE)
#define ISP_DISP3_TOP_PPS_DBG_RO             ((0x1a16 << 2) + ISP_BASE)
#define ISP_DISP3_TOP_SW_RST                 ((0x1a17 << 2) + ISP_BASE)
#define ISP_DISP3_TOP_HW_RE                  ((0x1a18 << 2) + ISP_BASE)

#define DISP3_CSC2_OFFSET_INP01              ((0x1a40 << 2) + ISP_BASE)
#define DISP3_CSC2_OFFSET_INP2               ((0x1a41 << 2) + ISP_BASE)
#define DISP3_CSC2_COEF_00_01                ((0x1a42 << 2) + ISP_BASE)
#define DISP3_CSC2_COEF_02_10                ((0x1a43 << 2) + ISP_BASE)
#define DISP3_CSC2_COEF_11_12                ((0x1a44 << 2) + ISP_BASE)
#define DISP3_CSC2_COEF_20_21                ((0x1a45 << 2) + ISP_BASE)
#define DISP3_CSC2_COEF_22                   ((0x1a46 << 2) + ISP_BASE)
#define DISP3_CSC2_OFFSET_OUP01              ((0x1a47 << 2) + ISP_BASE)
#define DISP3_CSC2_OFFSET_OUP2               ((0x1a48 << 2) + ISP_BASE)

#define DISP3_PPS_SCALE_EN                   ((0x1a80 << 2) + ISP_BASE)
#define DISP3_PPS_PRE_HSCALE_COEF_0          ((0x1a81 << 2) + ISP_BASE)
#define DISP3_PPS_PRE_HSCALE_COEF_1          ((0x1a82 << 2) + ISP_BASE)
#define DISP3_PPS_PRE_HSCALE_COEF_2          ((0x1a83 << 2) + ISP_BASE)
#define DISP3_PPS_PRE_HSCALE_COEF_3          ((0x1a84 << 2) + ISP_BASE)
#define DISP3_PPS_PRE_VSCALE_COEF_0          ((0x1a85 << 2) + ISP_BASE)
#define DISP3_PPS_PRE_VSCALE_COEF_1          ((0x1a86 << 2) + ISP_BASE)
#define DISP3_PPS_PRE_VSCALE_COEF_2          ((0x1a87 << 2) + ISP_BASE)
#define DISP3_PPS_PRE_VSCALE_COEF_3          ((0x1a88 << 2) + ISP_BASE)
#define DISP3_PPS_VSC_START_PHASE_STEP       ((0x1a89 << 2) + ISP_BASE)
#define DISP3_PPS_VSC_LUMA_TOP_FIELD         ((0x1a8a << 2) + ISP_BASE)
#define DISP3_PPS_VSC_CHROMA_TOP_FIELD       ((0x1a8b << 2) + ISP_BASE)
#define DISP3_PPS_HSC_START_PHASE_STEP       ((0x1a8c << 2) + ISP_BASE)
#define DISP3_PPS_HSC_LUMA_PHASE_CTRL        ((0x1a8d << 2) + ISP_BASE)
#define DISP3_PPS_HSC_CHROMA_PHASE_CTRL	     ((0x1a8e << 2) + ISP_BASE)
#define DISP3_PPS_444TO422                   ((0x1a8f << 2) + ISP_BASE)
#define ISP_SCALE3_COEF_IDX_LUMA             ((0x1a90 << 2) + ISP_BASE)
#define ISP_SCALE3_COEF_LUMA                 ((0x1a91 << 2) + ISP_BASE)
#define ISP_SCALE3_COEF_IDX_CHRO             ((0x1a92 << 2) + ISP_BASE)
#define ISP_SCALE3_COEF_CHRO                 ((0x1a93 << 2) + ISP_BASE)

#define ISP_INTF_TOP_CTRL                    ((0x1b00 << 2) + ISP_BASE)
#define ISP_INTF_TOP_IRQ_EN                  ((0x1b01 << 2) + ISP_BASE)
#define ISP_INTF_TOP_IRQ_CLR                 ((0x1b02 << 2) + ISP_BASE)
#define ISP_INTF_TOP_GCLK_CLR                ((0x1b03 << 2) + ISP_BASE)
#define ISP_INTF_TOP_IRQ_STATS               ((0x1b04 << 2) + ISP_BASE)
#define ISP_INTF_IDMAP_WRARB0_L              ((0x1b05 << 2) + ISP_BASE)
#define ISP_INTF_IDMAP_WRARB0_H              ((0x1b06 << 2) + ISP_BASE)
#define ISP_INTF_IDMAP_WRARB1_L              ((0x1b07 << 2) + ISP_BASE)
#define ISP_INTF_IDMAP_WRARB1_H              ((0x1b08 << 2) + ISP_BASE)
#define ISP_INTF_IDMAP_RDRB0_L               ((0x1b09 << 2) + ISP_BASE)
#define ISP_INTF_IDMAP_RDARB0_H              ((0x1b0a << 2) + ISP_BASE)
#define ISP_INTF_IDMAP_RDRB1_L               ((0x1b0b << 2) + ISP_BASE)
#define ISP_INTF_IDMAP_RDARB1_H              ((0x1b0c << 2) + ISP_BASE)
#define ISP_INTF_LOSSE_CTRL                  ((0x1b10 << 2) + ISP_BASE)
#define ISP_INTF_LOSSE0_SIZE                 ((0x1b11 << 2) + ISP_BASE)
#define ISP_INTF_LOSSE1_SIZE                 ((0x1b12 << 2) + ISP_BASE)
#define ISP_INTF_LOSSD_CTRL                  ((0x1b13 << 2) + ISP_BASE)
#define ISP_INTF_LOSSD0_SIZE                 ((0x1b14 << 2) + ISP_BASE)
#define ISP_INTF_LOSSD1_SIZE                 ((0x1b15 << 2) + ISP_BASE)
#define ISP_INTF_LOSS_LOOP0_CTRL             ((0x1b16 << 2) + ISP_BASE)
#define ISP_INTF_LOSS_LOOP1_CTRL             ((0x1b17 << 2) + ISP_BASE)
#define ISP_INTF_LOSS_LOOP0_BADDR00          ((0x1b20 << 2) + ISP_BASE)
#define ISP_INTF_LOSS_LOOP0_BADDR01          ((0x1b21 << 2) + ISP_BASE)
#define ISP_INTF_LOSS_LOOP0_BADDR02          ((0x1b22 << 2) + ISP_BASE)
#define ISP_INTF_LOSS_LOOP0_BADDR03          ((0x1b23 << 2) + ISP_BASE)
#define ISP_INTF_LOSS_LOOP0_BADDR10          ((0x1b24 << 2) + ISP_BASE)
#define ISP_INTF_LOSS_LOOP0_BADDR11          ((0x1b25 << 2) + ISP_BASE)
#define ISP_INTF_LOSS_LOOP0_BADDR12          ((0x1b26 << 2) + ISP_BASE)
#define ISP_INTF_LOSS_LOOP0_BADDR13          ((0x1b27 << 2) + ISP_BASE)
#define ISP_INTF_LOSS_LOOP1_BADDR00          ((0x1b30 << 2) + ISP_BASE)
#define ISP_INTF_LOSS_LOOP1_BADDR01          ((0x1b31 << 2) + ISP_BASE)
#define ISP_INTF_LOSS_LOOP1_BADDR02          ((0x1b32 << 2) + ISP_BASE)
#define ISP_INTF_LOSS_LOOP1_BADDR03          ((0x1b33 << 2) + ISP_BASE)
#define ISP_INTF_LOSS_LOOP1_BADDR10          ((0x1b34 << 2) + ISP_BASE)
#define ISP_INTF_LOSS_LOOP1_BADDR11          ((0x1b35 << 2) + ISP_BASE)
#define ISP_INTF_LOSS_LOOP1_BADDR12          ((0x1b36 << 2) + ISP_BASE)
#define ISP_INTF_LOSS_LOOP1_BADDR13          ((0x1b37 << 2) + ISP_BASE)
#define ISP_INTF_LOSS_LOOP0_SW               ((0x1b38 << 2) + ISP_BASE)
#define ISP_INTF_LOSS_LOOP1_SW               ((0x1b39 << 2) + ISP_BASE)
#define ISP_INTF_CHECKSUM_CTRL               ((0x1b40 << 2) + ISP_BASE)
#define ISP_INTF_CHECKSUM_RO0                ((0x1b41 << 2) + ISP_BASE)
#define ISP_INTF_CHECKSUM_RO1                ((0x1b42 << 2) + ISP_BASE)

#define ISP_RMIF0_CTRL1                      ((0x1b80 << 2) + ISP_BASE)
#define ISP_RMIF0_CTRL2                      ((0x1b81 << 2) + ISP_BASE)
#define ISP_RMIF0_CTRL3                      ((0x1b82 << 2) + ISP_BASE)
#define ISP_RMIF0_CTRL4                      ((0x1b83 << 2) + ISP_BASE)
#define ISP_RMIF0_SCOPE_X                    ((0x1b84 << 2) + ISP_BASE)
#define ISP_RMIF0_SCOPE_Y                    ((0x1b85 << 2) + ISP_BASE)
#define ISP_RMIF0_RO_STAT                    ((0x1b86 << 2) + ISP_BASE)
#define ISP_RMIF0_CTRL5                      ((0x1b87 << 2) + ISP_BASE)

#define ISP_RDMIF1_GEN_REG                   ((0x1bc0 << 2) + ISP_BASE)
#define ISP_RDMIF1_CANVAS0                   ((0x1bc1 << 2) + ISP_BASE)
#define ISP_RDMIF1_LUMA_X0                   ((0x1bc3 << 2) + ISP_BASE)
#define ISP_RDMIF1_LUMA_Y0                   ((0x1bc4 << 2) + ISP_BASE)
#define ISP_RDMIF1_CHROMA_X0                 ((0x1bc5 << 2) + ISP_BASE)
#define ISP_RDMIF1_CHROMA_Y0                 ((0x1bc6 << 2) + ISP_BASE)
#define ISP_RDMIF1_RPT_LOOP                  ((0x1bcb << 2) + ISP_BASE)
#define ISP_RDMIF1_LUMA0_RPT_PAT             ((0x1bcc << 2) + ISP_BASE)
#define ISP_RDMIF1_CHROMA0_RPT_PAT           ((0x1bcd << 2) + ISP_BASE)
#define ISP_RDMIF1_DUMMY_PIXEL               ((0x1bd2 << 2) + ISP_BASE)
#define ISP_RDMIF1_LUMA_FIFO_SIZE            ((0x1bd3 << 2) + ISP_BASE)
#define ISP_RDMIF1_AXI_CMD_CNT               ((0x1bd4 << 2) + ISP_BASE)
#define ISP_RDMIF1_AXI_RDAT_CNT              ((0x1bd5 << 2) + ISP_BASE)
#define ISP_RDMIF1_RANGE_MAP_Y               ((0x1bd6 << 2) + ISP_BASE)
#define ISP_RDMIF1_RANGE_MAP_CB              ((0x1bd7 << 2) + ISP_BASE)
#define ISP_RDMIF1_RANGE_MAP_CR              ((0x1bd8 << 2) + ISP_BASE)
#define ISP_RDMIF1_GEN_REG2                  ((0x1bd9 << 2) + ISP_BASE)
#define ISP_RDMIF1_URGENT_CTRL               ((0x1bdb << 2) + ISP_BASE)
#define ISP_RDMIF1_GEN_REG3                  ((0x1bdc << 2) + ISP_BASE)
#define ISP_RDMIF1_CFMT_CTRL                 ((0x1bdd << 2) + ISP_BASE)
#define ISP_RDMIF1_CFMT_W                    ((0x1bde << 2) + ISP_BASE)
#define ISP_RDMIF1_BADDR_Y                   ((0x1be0 << 2) + ISP_BASE)
#define ISP_RDMIF1_BADDR_CB                  ((0x1be1 << 2) + ISP_BASE)
#define ISP_RDMIF1_BADDR_CR                  ((0x1be2 << 2) + ISP_BASE)
#define ISP_RDMIF1_STRIDE_0                  ((0x1be3 << 2) + ISP_BASE)
#define ISP_RDMIF1_STRIDE_1                  ((0x1be4 << 2) + ISP_BASE)
#define ISP_RDMIF1_BADDR_Y_F1                ((0x1be5 << 2) + ISP_BASE)
#define ISP_RDMIF1_BADDR_CB_F1               ((0x1be6 << 2) + ISP_BASE)
#define ISP_RDMIF1_BADDR_CR_F1               ((0x1be7 << 2) + ISP_BASE)
#define ISP_RDMIF1_STRIDE_0_F1               ((0x1be8 << 2) + ISP_BASE)
#define ISP_RDMIF1_STRIDE_1_F1               ((0x1be9 << 2) + ISP_BASE)

#define ISP_WRMIFX3_0_CH0_CTRL0              ((0x1c00 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_CH0_CTRL1              ((0x1c01 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_CH1_CTRL0              ((0x1c02 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_CH1_CTRL1              ((0x1c03 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_CH2_CTRL0              ((0x1c04 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_CH2_CTRL1              ((0x1c05 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_BIT_FORCE              ((0x1c06 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_WIN_LUMA_H             ((0x1c08 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_WIN_LUMA_V             ((0x1c09 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_WIN_CHROM_H            ((0x1c0a << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_WIN_CHROM_V            ((0x1c0b << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_CH0_BADDR              ((0x1c10 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_CH1_BADDR              ((0x1c11 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_CH2_BADDR              ((0x1c12 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_CH0_BADDR_OFST         ((0x1c13 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_CH1_BADDR_OFST         ((0x1c14 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_CH2_BADDR_OFST         ((0x1c15 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_BADDR_OFSTEN           ((0x1c16 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_TIMCTRL                ((0x1c17 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_FMT_SIZE               ((0x1c19 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_FMT_CTRL               ((0x1c1a << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_GCLK                   ((0x1c1d << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_RO_STAT                ((0x1c1e << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_RO_CH01                ((0x1c20 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_RO_CH2                 ((0x1c21 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_CRP_CTR                ((0x1c22 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_CRP_HSIZE              ((0x1c23 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_CRP_VSIZE              ((0x1c24 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_BUF_DEPTH0             ((0x1c25 << 2) + ISP_BASE)
#define ISP_WRMIFX3_0_BUF_DEPTH1             ((0x1c26 << 2) + ISP_BASE)

#define ISP_WRMIFX3_1_CH0_CTRL0              ((0x1c40 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_CH0_CTRL1              ((0x1c41 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_CH1_CTRL0              ((0x1c42 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_CH1_CTRL1              ((0x1c43 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_CH2_CTRL0              ((0x1c44 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_CH2_CTRL1              ((0x1c45 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_BIT_FORCE              ((0x1c46 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_WIN_LUMA_H             ((0x1c48 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_WIN_LUMA_V             ((0x1c49 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_WIN_CHROM_H            ((0x1c4a << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_WIN_CHROM_V            ((0x1c4b << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_CH0_BADDR              ((0x1c50 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_CH1_BADDR              ((0x1c51 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_CH2_BADDR              ((0x1c52 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_CH0_BADDR_OFST         ((0x1c53 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_CH1_BADDR_OFST         ((0x1c54 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_CH2_BADDR_OFST         ((0x1c55 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_BADDR_OFSTEN           ((0x1c56 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_TIMCTRL                ((0x1c57 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_FMT_SIZE               ((0x1c59 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_FMT_CTRL               ((0x1c5a << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_GCLK                   ((0x1c5d << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_RO_STAT                ((0x1c5e << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_RO_CH01                ((0x1c60 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_RO_CH2                 ((0x1c61 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_CRP_CTR                ((0x1c62 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_CRP_HSIZE              ((0x1c63 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_CRP_VSIZE              ((0x1c64 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_BUF_DEPTH0             ((0x1c65 << 2) + ISP_BASE)
#define ISP_WRMIFX3_1_BUF_DEPTH1             ((0x1c66 << 2) + ISP_BASE)

#define ISP_WRMIFX3_2_CH0_CTRL0              ((0x1c80 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_CH0_CTRL1              ((0x1c81 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_CH1_CTRL0              ((0x1c82 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_CH1_CTRL1              ((0x1c83 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_CH2_CTRL0              ((0x1c84 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_CH2_CTRL1              ((0x1c85 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_BIT_FORCE              ((0x1c86 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_WIN_LUMA_H             ((0x1c88 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_WIN_LUMA_V             ((0x1c89 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_WIN_CHROM_H            ((0x1c8a << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_WIN_CHROM_V            ((0x1c8b << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_CH0_BADDR              ((0x1c90 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_CH1_BADDR              ((0x1c91 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_CH2_BADDR              ((0x1c92 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_CH0_BADDR_OFST         ((0x1c93 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_CH1_BADDR_OFST         ((0x1c94 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_CH2_BADDR_OFST         ((0x1c95 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_BADDR_OFSTEN           ((0x1c96 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_TIMCTRL                ((0x1c97 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_FMT_SIZE               ((0x1c99 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_FMT_CTRL               ((0x1c9a << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_GCLK                   ((0x1c9d << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_RO_STAT                ((0x1c9e << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_RO_CH01                ((0x1ca0 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_RO_CH2                 ((0x1ca1 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_CRP_CTR                ((0x1ca2 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_CRP_HSIZE              ((0x1ca3 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_CRP_VSIZE              ((0x1ca4 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_BUF_DEPTH0             ((0x1ca5 << 2) + ISP_BASE)
#define ISP_WRMIFX3_2_BUF_DEPTH1             ((0x1ca6 << 2) + ISP_BASE)

#define ISP_WRMIFX3_3_CH0_CTRL0              ((0x1cc0 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_CH0_CTRL1              ((0x1cc1 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_CH1_CTRL0              ((0x1cc2 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_CH1_CTRL1              ((0x1cc3 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_CH2_CTRL0              ((0x1cc4 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_CH2_CTRL1              ((0x1cc5 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_BIT_FORCE              ((0x1cc6 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_WIN_LUMA_H             ((0x1cc8 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_WIN_LUMA_V             ((0x1cc9 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_WIN_CHROM_H            ((0x1cca << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_WIN_CHROM_V            ((0x1ccb << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_CH0_BADDR              ((0x1cd0 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_CH1_BADDR              ((0x1cd1 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_CH2_BADDR              ((0x1cd2 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_CH0_BADDR_OFST         ((0x1cd3 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_CH1_BADDR_OFST         ((0x1cd4 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_CH2_BADDR_OFST         ((0x1cd5 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_BADDR_OFSTEN           ((0x1cd6 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_TIMCTRL                ((0x1cd7 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_FMT_SIZE               ((0x1cd9 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_FMT_CTRL               ((0x1cda << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_GCLK                   ((0x1cdd << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_RO_STAT                ((0x1cde << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_RO_CH01                ((0x1ce0 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_RO_CH2                 ((0x1ce1 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_CRP_CTR                ((0x1ce2 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_CRP_HSIZE              ((0x1ce3 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_CRP_VSIZE              ((0x1ce4 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_BUF_DEPTH0             ((0x1ce5 << 2) + ISP_BASE)
#define ISP_WRMIFX3_3_BUF_DEPTH1             ((0x1ce6 << 2) + ISP_BASE)

#define VIU_DMAWR_CTRL1                      ((0x1d00 << 2) + ISP_BASE)
#define VIU_DMAWR_CTRL2                      ((0x1d01 << 2) + ISP_BASE)
#define VIU_DMAWR_CTRL3                      ((0x1d02 << 2) + ISP_BASE)
#define VIU_DMAWR_SCOPE_X                    ((0x1d04 << 2) + ISP_BASE)
#define VIU_DMAWR_SCOPE_Y                    ((0x1d05 << 2) + ISP_BASE)
#define VIU_DMAWR_BADDR0                     ((0x1d10 << 2) + ISP_BASE)
#define VIU_DMAWR_BADDR1                     ((0x1d11 << 2) + ISP_BASE)
#define VIU_DMAWR_BADDR2                     ((0x1d12 << 2) + ISP_BASE)
#define VIU_DMAWR_BADDR3                     ((0x1d13 << 2) + ISP_BASE)
#define VIU_DMAWR_BADDR4                     ((0x1d14 << 2) + ISP_BASE)
#define VIU_DMAWR_SIZE0                      ((0x1d15 << 2) + ISP_BASE)
#define VIU_DMAWR_SIZE1                      ((0x1d16 << 2) + ISP_BASE)
#define VIU_DMAWR_SIZE2                      ((0x1d17 << 2) + ISP_BASE)
#define VIU_DMAWR_BLKLEN0                    ((0x1d18 << 2) + ISP_BASE)
#define VIU_DMAWR_BLKLEN1                    ((0x1d19 << 2) + ISP_BASE)
#define VIU_DMAWR_BUFDEPTH0                  ((0x1d1a << 2) + ISP_BASE)
#define VIU_DMAWR_BUFDEPTH1                  ((0x1d1b << 2) + ISP_BASE)
#define VIU_DMAWR_RO_STAT                    ((0x1d1f << 2) + ISP_BASE)

#define ISP_WMIF_NR2_CTRL1                   ((0x1e00 << 2) + ISP_BASE)
#define ISP_WMIF_NR2_CTRL2                   ((0x1e01 << 2) + ISP_BASE)
#define ISP_WMIF_NR2_CTRL3                   ((0x1e02 << 2) + ISP_BASE)
#define ISP_WMIF_NR2_CTRL4                   ((0x1e03 << 2) + ISP_BASE)
#define ISP_WMIF_NR2_SCOPE_X                 ((0x1e04 << 2) + ISP_BASE)
#define ISP_WMIF_NR2_SCOPE_Y                 ((0x1e05 << 2) + ISP_BASE)
#define ISP_WMIF_NR2_RO_STAT                 ((0x1e06 << 2) + ISP_BASE)
#define ISP_WMIF_NR2_CTRL5                   ((0x1e07 << 2) + ISP_BASE)
#define ISP_WMIF_NR2_CTRL6                   ((0x1e08 << 2) + ISP_BASE)
#define ISP_WMIF_NR2_CTRL7                   ((0x1e09 << 2) + ISP_BASE)

#define ISP_WMIF_NR3_CTRL1                   ((0x1e20 << 2) + ISP_BASE)
#define ISP_WMIF_NR3_CTRL2                   ((0x1e21 << 2) + ISP_BASE)
#define ISP_WMIF_NR3_CTRL3                   ((0x1e22 << 2) + ISP_BASE)
#define ISP_WMIF_NR3_CTRL4                   ((0x1e23 << 2) + ISP_BASE)
#define ISP_WMIF_NR3_SCOPE_X                 ((0x1e24 << 2) + ISP_BASE)
#define ISP_WMIF_NR3_SCOPE_Y                 ((0x1e25 << 2) + ISP_BASE)
#define ISP_WMIF_NR3_RO_STAT                 ((0x1e26 << 2) + ISP_BASE)
#define ISP_WMIF_NR3_CTRL5                   ((0x1e27 << 2) + ISP_BASE)
#define ISP_WMIF_NR3_CTRL6                   ((0x1e28 << 2) + ISP_BASE)
#define ISP_WMIF_NR3_CTRL7                   ((0x1e29 << 2) + ISP_BASE)

#define ISP_RMIF_NR2_CTRL1                   ((0x1e40 << 2) + ISP_BASE)
#define ISP_RMIF_NR2_CTRL2                   ((0x1e41 << 2) + ISP_BASE)
#define ISP_RMIF_NR2_CTRL3                   ((0x1e42 << 2) + ISP_BASE)
#define ISP_RMIF_NR2_CTRL4                   ((0x1e43 << 2) + ISP_BASE)
#define ISP_RMIF_NR2_SCOPE_X                 ((0x1e44 << 2) + ISP_BASE)
#define ISP_RMIF_NR2_SCOPE_Y                 ((0x1e45 << 2) + ISP_BASE)
#define ISP_RMIF_NR2_RO_STAT                 ((0x1e46 << 2) + ISP_BASE)
#define ISP_RMIF_NR2_CTRL5                   ((0x1e47 << 2) + ISP_BASE)

#define ISP_RMIF_NR3_CTRL1                   ((0x1e60 << 2) + ISP_BASE)
#define ISP_RMIF_NR3_CTRL2                   ((0x1e61 << 2) + ISP_BASE)
#define ISP_RMIF_NR3_CTRL3                   ((0x1e62 << 2) + ISP_BASE)
#define ISP_RMIF_NR3_CTRL4                   ((0x1e63 << 2) + ISP_BASE)
#define ISP_RMIF_NR3_SCOPE_X                 ((0x1e64 << 2) + ISP_BASE)
#define ISP_RMIF_NR3_SCOPE_Y                 ((0x1e65 << 2) + ISP_BASE)
#define ISP_RMIF_NR3_RO_STAT                 ((0x1e66 << 2) + ISP_BASE)
#define ISP_RMIF_NR3_CTRL5                   ((0x1e67 << 2) + ISP_BASE)

#define ISP_RMIF_PNR0_CTRL1                  ((0x1e80 << 2) + ISP_BASE)
#define ISP_RMIF_PNR0_CTRL2                  ((0x1e81 << 2) + ISP_BASE)
#define ISP_RMIF_PNR0_CTRL3                  ((0x1e82 << 2) + ISP_BASE)
#define ISP_RMIF_PNR0_CTRL4                  ((0x1e83 << 2) + ISP_BASE)
#define ISP_RMIF_PNR0_SCOPE_X                ((0x1e84 << 2) + ISP_BASE)
#define ISP_RMIF_PNR0_SCOPE_Y                ((0x1e85 << 2) + ISP_BASE)
#define ISP_RMIF_PNR0_RO_STAT                ((0x1e86 << 2) + ISP_BASE)
#define ISP_RMIF_PNR0_CTRL5                  ((0x1e87 << 2) + ISP_BASE)

#define ISP_WMIF_PNR0_CTRL1                  ((0x1ec0 << 2) + ISP_BASE)
#define ISP_WMIF_PNR0_CTRL2                  ((0x1ec1 << 2) + ISP_BASE)
#define ISP_WMIF_PNR0_CTRL3                  ((0x1ec2 << 2) + ISP_BASE)
#define ISP_WMIF_PNR0_CTRL4                  ((0x1ec3 << 2) + ISP_BASE)
#define ISP_WMIF_PNR0_SCOPE_X                ((0x1ec4 << 2) + ISP_BASE)
#define ISP_WMIF_PNR0_SCOPE_Y                ((0x1ec5 << 2) + ISP_BASE)
#define ISP_WMIF_PNR0_RO_STAT                ((0x1ec6 << 2) + ISP_BASE)
#define ISP_WMIF_PNR0_CTRL5                  ((0x1ec7 << 2) + ISP_BASE)
#define ISP_WMIF_PNR0_CTRL6                  ((0x1ec8 << 2) + ISP_BASE)
#define ISP_WMIF_PNR0_CTRL7                  ((0x1ec9 << 2) + ISP_BASE)

#define ISP_LOSSEM_PIX_TOP_CTRL              ((0x1f00 << 2) + ISP_BASE)
#define ISP_LOSSEM_PIX_CRC_SUM1              ((0x1f01 << 2) + ISP_BASE)
#define ISP_LOSSEM_PIX_CRC_SUM2              ((0x1f02 << 2) + ISP_BASE)
#define ISP_LOSSEM_PIX_CRC_SUM3              ((0x1f03 << 2) + ISP_BASE)
#define ISP_LOSSEM_PIX_MMU_MIF_CTRL0         ((0x1f04 << 2) + ISP_BASE)
#define ISP_LOSSEM_PIX_MMU_MIF_CTRL1         ((0x1f05 << 2) + ISP_BASE)
#define ISP_LOSSEM_PIX_MMU_MIF_RO_STAT       ((0x1f06 << 2) + ISP_BASE)
#define ISP_LOSSEM_PIX_MIF_CTRL              ((0x1f07 << 2) + ISP_BASE)
#define ISP_LOSSEM_PIX_UGT_CTRL              ((0x1f08 << 2) + ISP_BASE)
#define ISP_LOSSEM_PIX_GCLK_CTRL             ((0x1f09 << 2) + ISP_BASE)
#define ISP_LOSSEM_PIX_LUT_SIZE              ((0x1f0a << 2) + ISP_BASE)
#define ISP_LOSSEM_PIX_RO_STAT               ((0x1f0b << 2) + ISP_BASE)
#define ISP_LOSSEM_PIX_RO_MMU_NUM            ((0x1f0c << 2) + ISP_BASE)

#define ISP_LOSSE_PIX_CTRL                   ((0x1f80 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_FRAME_HOLD             ((0x1f81 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_GCLK_CTRL              ((0x1f82 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_RO_CODEC_STATUS        ((0x1f83 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_MISC                   ((0x1f84 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_BASIS                  ((0x1f88 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_OFST_BIT_DEPTH         ((0x1f89 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_PIC_SIZE               ((0x1f8a << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_SLICE_SIZE             ((0x1f8b << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_SLICE_SIZE_1           ((0x1f8c << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_SLICE_SIZE_2           ((0x1f8d << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_SLICE_SIZE_3           ((0x1f8e << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_PRESL_LAST_BITS        ((0x1f8f << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_PRESL_FIFO_LEVEL       ((0x1f90 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_DEBUG                  ((0x1f91 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_REF_DATA               ((0x1f92 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_REF_DATA_1             ((0x1f93 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_REF_DATA_2             ((0x1f94 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_PRED_PROCE             ((0x1f95 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_GLOBAL_PHASE_LUT       ((0x1f96 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_GLOBAL_PHASE_LUT_1     ((0x1f97 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_PHASE_LUT              ((0x1f98 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_FLATNESS_0             ((0x1f99 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_FLATNESS_QP            ((0x1f9a << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_FLATNESS_TH0           ((0x1f9b << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_FLATNESS_TH1           ((0x1f9c << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_FLATNESS_TH2           ((0x1f9d << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN0            ((0x1f9e << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN0_1          ((0x1f9f << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN0_2          ((0x1fa0 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN0_3          ((0x1fa1 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN0_4          ((0x1fa2 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN0_5          ((0x1fa3 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN0_6          ((0x1fa4 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN0_7          ((0x1fa5 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN0_8          ((0x1fa6 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN0_9          ((0x1fa7 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN1            ((0x1fa8 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN1_1          ((0x1fa9 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN1_2          ((0x1faa << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN1_3          ((0x1fab << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN1_4          ((0x1fac << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN1_5          ((0x1fad << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN1_6          ((0x1fae << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN1_7          ((0x1faf << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN1_8          ((0x1fb0 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN1_9          ((0x1fb1 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN2            ((0x1fb2 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN2_1          ((0x1fb3 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN2_2          ((0x1fb4 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN2_3          ((0x1fb5 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN2_4          ((0x1fb6 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN2_5          ((0x1fb7 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN2_6          ((0x1fb8 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN2_7          ((0x1fb9 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN2_8          ((0x1fba << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_QP_MAP_CHN2_9          ((0x1fbb << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_RC_GROUP_2             ((0x1fbc << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_RC_BUDGET_0            ((0x1fbd << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_RC_BUDGET_1            ((0x1fbe << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_RC_BUDGET_2            ((0x1fbf << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_RC_BUDGET_3            ((0x1fc0 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_RC_BUDGET_4            ((0x1fc1 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_RC_BUDGET_5            ((0x1fc2 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_RC_BUDGET_6            ((0x1fc3 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_RC_QP_MARGIN           ((0x1fc4 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_RC_QP_MARGIN_1         ((0x1fc5 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_RC_QP_MARGIN_2         ((0x1fc6 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_RC_QP_MARGIN_3         ((0x1fc7 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_RC_QP_MARGIN_4         ((0x1fc8 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_RC_QP_MARGIN_5         ((0x1fc9 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_FLATNESS_ADJ0          ((0x1fca << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_FLATNESS_ADJ1          ((0x1fcb << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_FIFO_THD_0             ((0x1fcc << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_FIFO_THD_1             ((0x1fcd << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_FIFO_THD_2             ((0x1fce << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_FIFO_AVG               ((0x1fcf << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_FIFO_DLT               ((0x1fd0 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_BITSGAP_THD_0          ((0x1fd1 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_BITSGAP_THD_1          ((0x1fd2 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_REF_ADJ                ((0x1fd3 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_REF_ADJ_DLT_0          ((0x1fd4 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_REF_ADJ_DLT_1          ((0x1fd5 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_REF_ADJ_DLT_2          ((0x1fd6 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_REF_ADJ_DLT_3          ((0x1fd7 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_REF_ADJ_DLT_4          ((0x1fd8 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_REF_REF_ADJ_DLT_5      ((0x1fd9 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_REF_ADJ_TH_CHN0        ((0x1fda << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_REF_ADJ_TH_CHN0_1      ((0x1fdb << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_REF_ADJ_TH_CHN1        ((0x1fdc << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_REF_ADJ_TH_CHN1_1      ((0x1fdd << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_REF_ADJ_TH_CHN2        ((0x1fde << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_REF_ADJ_TH_CHN2_1      ((0x1fdf << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_ACCUM_OFSET_0          ((0x1fe0 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_ACCUM_OFSET_1          ((0x1fe1 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_ACCUM_OFSET_2          ((0x1fe2 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_ACCUM_OFSET_3          ((0x1fe3 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_WDR_LINE_DELAY         ((0x1fe4 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_CORING_TH_OFST         ((0x1fe5 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_CORING_RST             ((0x1fe6 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_STATS_RAM_MODE         ((0x1fe7 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_STATS_RAM_ADDR         ((0x1fe8 << 2) + ISP_BASE)
#define ISP_LOSSE_PIX_RO_STATS_RAM_DATA      ((0x1fe9 << 2) + ISP_BASE)

#define ISP_LOSSEM_MIX_TOP_CTRL              ((0x2000 << 2) + ISP_BASE)
#define ISP_LOSSEM_MIX_CRC_SUM1              ((0x2001 << 2) + ISP_BASE)
#define ISP_LOSSEM_MIX_CRC_SUM2              ((0x2002 << 2) + ISP_BASE)
#define ISP_LOSSEM_MIX_CRC_SUM3              ((0x2003 << 2) + ISP_BASE)
#define ISP_LOSSEM_MIX_MMU_MIF_CTRL0         ((0x2004 << 2) + ISP_BASE)
#define ISP_LOSSEM_MIX_MMU_MIF_CTRL1         ((0x2005 << 2) + ISP_BASE)
#define ISP_LOSSEM_MIX_MMU_MIF_RO_STAT       ((0x2006 << 2) + ISP_BASE)
#define ISP_LOSSEM_MIX_MIF_CTRL              ((0x2007 << 2) + ISP_BASE)
#define ISP_LOSSEM_MIX_UGT_CTRL              ((0x2008 << 2) + ISP_BASE)
#define ISP_LOSSEM_MIX_GCLK_CTRL             ((0x2009 << 2) + ISP_BASE)
#define ISP_LOSSEM_MIX_LUT_SIZE              ((0x200a << 2) + ISP_BASE)
#define ISP_LOSSEM_MIX_RO_STAT               ((0x200b << 2) + ISP_BASE)
#define ISP_LOSSEM_MIX_RO_MMU_NUM            ((0x200c << 2) + ISP_BASE)

#define ISP_LOSSE_MIX_CTRL                   ((0x2080 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_FRAME_HOLD             ((0x2081 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_GCLK_CTRL              ((0x2082 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RO_CODEC_STATUS        ((0x2083 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_MISC                   ((0x2084 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_BASIS                  ((0x2088 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_PIC_SIZE               ((0x2089 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_SLICE_Y                ((0x208a << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_SLICE_Y_1              ((0x208b << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_QP_MAP_CHN0            ((0x208c << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_QP_MAP_CHN0_1          ((0x208d << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_QP_MAP_CHN0_2          ((0x208e << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_QP_MAP_CHN0_3          ((0x208f << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_QP_MAP_CHN0_4          ((0x2090 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_QP_MAP_CHN0_5          ((0x2091 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_FLATNESS_0             ((0x2092 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_FLATNESS_TH            ((0x2093 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RC_GROUP_2             ((0x2094 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RC_BUDGET_0            ((0x2095 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RC_BUDGET_1            ((0x2096 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RC_BUDGET_2            ((0x2097 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RC_BUDGET_3            ((0x2098 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RC_BUDGET_4            ((0x2099 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RC_BUDGET_5            ((0x209a << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RC_BUDGET_6            ((0x209b << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RC_QP_MARGIN           ((0x209c << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RC_QP_MARGIN_1         ((0x209d << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RC_QP_MARGIN_2         ((0x209e << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_FLATNESS_ADJ0          ((0x209f << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_FLATNESS_ADJ1          ((0x20a0 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_FIFO_THD_0             ((0x20a1 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_FIFO_THD_1             ((0x20a2 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_FIFO_THD_2             ((0x20a3 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_FIFO_AVG               ((0x20a4 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_FIFO_DLT_1STCH         ((0x20a5 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_BITSGAP_THD_0          ((0x20a6 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_BITSGAP_THD_1          ((0x20a7 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RC_QP_MARGIN_3         ((0x20a8 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RC_QP_MARGIN_4         ((0x20a9 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RC_QP_MARGIN_5         ((0x20aa << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_LUMA                   ((0x20ab << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_LUMA_TH                ((0x20ac << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_DEBUG                  ((0x20ad << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RO_MAX_ERROR           ((0x20ae << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RO_SQUARE_L            ((0x20af << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RO_SQUARE_H            ((0x20b0 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RO_BIT_LEN_H_0         ((0x20b1 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RO_BIT_LEN_L_0         ((0x20b2 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RO_BIT_LEN_H_1         ((0x20b3 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RO_BIT_LEN_L_1         ((0x20b4 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RO_BIT_LEN_H_2         ((0x20b5 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RO_BIT_LEN_L_2         ((0x20b6 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RO_BIT_LEN_H_3         ((0x20b7 << 2) + ISP_BASE)
#define ISP_LOSSE_MIX_RO_BIT_LEN_L_3         ((0x20b8 << 2) + ISP_BASE)

#define ISP_LOSSDM_PIX_MIF_CTRL              ((0x2100 << 2) + ISP_BASE)
#define ISP_LOSSDM_PIX_UGT_CTRL              ((0x2101 << 2) + ISP_BASE)
#define ISP_LOSSDM_PIX_GCLK_CTRL             ((0x2102 << 2) + ISP_BASE)
#define ISP_LOSSDM_PIX_RO_STAT               ((0x2103 << 2) + ISP_BASE)
#define ISP_LOSSDM_PIX_CRC_SUM1              ((0x2104 << 2) + ISP_BASE)
#define ISP_LOSSDM_PIX_CRC_SUM2              ((0x2105 << 2) + ISP_BASE)

#define ISP_LOSSD_PIX_CTRL                   ((0x2180 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_FRAME_HOLD             ((0x2181 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_GCLK_CTRL              ((0x2182 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_RO_CODEC_STATUS        ((0x2183 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_MISC                   ((0x2184 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_BASIS                  ((0x2188 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_OFST_BIT_DEPTH         ((0x2189 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_PIC_SIZE               ((0x218a << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_SLICE_SIZE             ((0x218b << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_SLICE_SIZE_1           ((0x218c << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_SLICE_SIZE_2           ((0x218d << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_SLICE_SIZE_3           ((0x218e << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_PRESL_LAST_BITS        ((0x218f << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_PRESL_FIFO_LEVEL       ((0x2190 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_DEBUG                  ((0x2191 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_REF_DATA               ((0x2192 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_REF_DATA_1             ((0x2193 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_REF_DATA_2             ((0x2194 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_PRED_PROCE             ((0x2195 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_GLOBAL_PHASE_LUT       ((0x2196 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_GLOBAL_PHASE_LUT_1     ((0x2197 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_PHASE_LUT              ((0x2198 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_FLATNESS_0             ((0x2199 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_FLATNESS_QP            ((0x219a << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_FLATNESS_TH0           ((0x219b << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_FLATNESS_TH1           ((0x219c << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_FLATNESS_TH2           ((0x219d << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN0            ((0x219e << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN0_1          ((0x219f << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN0_2          ((0x21a0 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN0_3          ((0x21a1 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN0_4          ((0x21a2 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN0_5          ((0x21a3 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN0_6          ((0x21a4 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN0_7          ((0x21a5 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN0_8          ((0x21a6 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN0_9          ((0x21a7 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN1            ((0x21a8 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN1_1          ((0x21a9 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN1_2          ((0x21aa << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN1_3          ((0x21ab << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN1_4          ((0x21ac << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN1_5          ((0x21ad << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN1_6          ((0x21ae << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN1_7          ((0x21af << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN1_8          ((0x21b0 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN1_9          ((0x21b1 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN2            ((0x21b2 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN2_1          ((0x21b3 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN2_2          ((0x21b4 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN2_3          ((0x21b5 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN2_4          ((0x21b6 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN2_5          ((0x21b7 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN2_6          ((0x21b8 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN2_7          ((0x21b9 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN2_8          ((0x21ba << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_QP_MAP_CHN2_9          ((0x21bb << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_RC_GROUP_2             ((0x21bc << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_RC_BUDGET_0            ((0x21bd << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_RC_BUDGET_1            ((0x21be << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_RC_BUDGET_2            ((0x21bf << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_RC_BUDGET_3            ((0x21c0 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_RC_BUDGET_4            ((0x21c1 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_RC_BUDGET_5            ((0x21c2 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_RC_BUDGET_6            ((0x21c3 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_RC_QP_MARGIN           ((0x21c4 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_RC_QP_MARGIN_1         ((0x21c5 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_RC_QP_MARGIN_2         ((0x21c6 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_RC_QP_MARGIN_3         ((0x21c7 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_RC_QP_MARGIN_4         ((0x21c8 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_RC_QP_MARGIN_5         ((0x21c9 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_FLATNESS_ADJ0          ((0x21ca << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_FLATNESS_ADJ1          ((0x21cb << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_FIFO_THD_0             ((0x21cc << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_FIFO_THD_1             ((0x21cd << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_FIFO_THD_2             ((0x21ce << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_FIFO_AVG               ((0x21cf << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_FIFO_DLT               ((0x21d0 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_BITSGAP_THD_0          ((0x21d1 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_BITSGAP_THD_1          ((0x21d2 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_REF_ADJ                ((0x21d3 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_REF_ADJ_DLT_0          ((0x21d4 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_REF_ADJ_DLT_1          ((0x21d5 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_REF_ADJ_DLT_2          ((0x21d6 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_REF_ADJ_DLT_3          ((0x21d7 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_REF_ADJ_DLT_4          ((0x21d8 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_REF_REF_ADJ_DLT_5      ((0x21d9 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_REF_ADJ_TH_CHN0        ((0x21da << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_REF_ADJ_TH_CHN0_1      ((0x21db << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_REF_ADJ_TH_CHN1        ((0x21dc << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_REF_ADJ_TH_CHN1_1      ((0x21dd << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_REF_ADJ_TH_CHN2        ((0x21de << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_REF_ADJ_TH_CHN2_1      ((0x21df << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_ACCUM_OFSET_0          ((0x21e0 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_ACCUM_OFSET_1          ((0x21e1 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_ACCUM_OFSET_2          ((0x21e2 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_ACCUM_OFSET_3          ((0x21e3 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_WDR_LINE_DELAY         ((0x21e4 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_CORING_TH_OFST         ((0x21e5 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_CORING_RST             ((0x21e6 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_STATS_RAM_MODE         ((0x21e7 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_STATS_RAM_ADDR         ((0x21e8 << 2) + ISP_BASE)
#define ISP_LOSSD_PIX_RO_STATS_RAM_DATA      ((0x21e9 << 2) + ISP_BASE)

#define ISP_LOSSDM_MIX_MIF_CTRL              ((0x2200 << 2) + ISP_BASE)
#define ISP_LOSSDM_MIX_UGT_CTRL              ((0x2201 << 2) + ISP_BASE)
#define ISP_LOSSDM_MIX_GCLK_CTRL             ((0x2202 << 2) + ISP_BASE)
#define ISP_LOSSDM_MIX_RO_STAT               ((0x2203 << 2) + ISP_BASE)
#define ISP_LOSSDM_MIX_CRC_SUM1              ((0x2204 << 2) + ISP_BASE)
#define ISP_LOSSDM_MIX_CRC_SUM2              ((0x2205 << 2) + ISP_BASE)

#define ISP_LOSSD_MIX_CTRL                   ((0x2280 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_FRAME_HOLD             ((0x2281 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_GCLK_CTRL              ((0x2282 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RO_CODEC_STATUS        ((0x2283 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_MISC                   ((0x2284 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_BASIS                  ((0x2288 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_PIC_SIZE               ((0x2289 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_SLICE_Y                ((0x228a << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_SLICE_Y_1              ((0x228b << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_QP_MAP_CHN0            ((0x228c << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_QP_MAP_CHN0_1          ((0x228d << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_QP_MAP_CHN0_2          ((0x228e << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_QP_MAP_CHN0_3          ((0x228f << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_QP_MAP_CHN0_4          ((0x2290 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_QP_MAP_CHN0_5          ((0x2291 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_FLATNESS_0             ((0x2292 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_FLATNESS_TH            ((0x2293 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RC_GROUP_2             ((0x2294 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RC_BUDGET_0            ((0x2295 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RC_BUDGET_1            ((0x2296 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RC_BUDGET_2            ((0x2297 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RC_BUDGET_3            ((0x2298 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RC_BUDGET_4            ((0x2299 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RC_BUDGET_5            ((0x229a << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RC_BUDGET_6            ((0x229b << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RC_QP_MARGIN           ((0x229c << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RC_QP_MARGIN_1         ((0x229d << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RC_QP_MARGIN_2         ((0x229e << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_FLATNESS_ADJ0          ((0x229f << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_FLATNESS_ADJ1          ((0x22a0 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_FIFO_THD_0             ((0x22a1 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_FIFO_THD_1             ((0x22a2 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_FIFO_THD_2             ((0x22a3 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_FIFO_AVG               ((0x22a4 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_FIFO_DLT_1STCH         ((0x22a5 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_BITSGAP_THD_0          ((0x22a6 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_BITSGAP_THD_1          ((0x22a7 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RC_QP_MARGIN_3         ((0x22a8 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RC_QP_MARGIN_4         ((0x22a9 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RC_QP_MARGIN_5         ((0x22aa << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_LUMA                   ((0x22ab << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_LUMA_TH                ((0x22ac << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_DEBUG                  ((0x22ad << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RO_MAX_ERROR           ((0x22ae << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RO_SQUARE_L            ((0x22af << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RO_SQUARE_H            ((0x22b0 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RO_BIT_LEN_H_0         ((0x22b1 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RO_BIT_LEN_L_0         ((0x22b2 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RO_BIT_LEN_H_1         ((0x22b3 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RO_BIT_LEN_L_1         ((0x22b4 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RO_BIT_LEN_H_2         ((0x22b5 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RO_BIT_LEN_L_2         ((0x22b6 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RO_BIT_LEN_H_3         ((0x22b7 << 2) + ISP_BASE)
#define ISP_LOSSD_MIX_RO_BIT_LEN_L_3         ((0x22b8 << 2) + ISP_BASE)
#else
#define ISP_BASE                 0
#define ISP_TOP_INPUT_SIZE       (0x0 << 2)
#define ISP_TOP_FRM_SIZE         (0x1 << 2)
#define ISP_TOP_HOLD_SIZE        (0x2 << 2)
#define ISP_TOP_CTRL0            (0x3 << 2)
#define ISP_TOP_PATH_EN          (0x4 << 2)
#define ISP_TOP_PATH_SEL         (0x5 << 2)
#define ISP_TOP_DISPIN_SEL       (0x6 << 2)
#define ISP_TOP_LS_INV           (0x9 << 2)
#define ISP_TOP_MEAS             (0xa << 2)
#define ISP_TOP_SYN_CTRL         (0xb << 2)
#define ISP_TOP_TIMGEN           (0xc << 2)
#define ISP_TOP_TIMGEN_REF       (0xd << 2)
#define ISP_TOP_TIMEGEN_RO_DBG   (0xe << 2)
#define ISP_TOP_DBGPATH          (0xf << 2)
#define ISP_TOP_SYN_VS           (0x10 << 2)
#define ISP_PROB_CTRL            (0x11 << 2)
#define ISP_HILT_COLOR           (0x12 << 2)
#define ISP_PROB_POS             (0x13 << 2)
#define ISP_PROB_RO_DAT_0        (0x14 << 2)
#define ISP_PROB_RO_DAT_1        (0x15 << 2)
#define ISP_TOP_IRQ_ABN_EN       (0x1f << 2)
#define ISP_TOP_IRQ_EN           (0x20 << 2)
#define ISP_TOP_IRQ_CLR          (0x21 << 2)
#define ISP_TOP_IRQ_LINE_THRD    (0x22 << 2)
#define ISP_TOP_RAW_MODE_SEL     (0x23 << 2)
#define ISP_TOP_ABN_RDMA         (0x24 << 2)
#define ISP_TOP_RDMA_CTRL        (0x25 << 2)
#define ISP_TOP_GCLK_CTRL        (0x26 << 2)
#define ISP_TOP_SRCDIF_CTRL      (0x27 << 2)
#define ISP_TOP_SRCDIF_START     (0x28 << 2)
#define ISP_TOP_SRCDIF_SIZE      (0x29 << 2)
#define ISP_TOP_SRCDIF_RO_CNT    (0x2a << 2)
#define ISP_TOP_IRQ_LINE_THRD1   (0x2b << 2)
#define ISP_DMA_CHN_EN           (0x2c << 2)
#define ISP_FRM_CNT_CTRL         (0x2d << 2)
#define ISP_TOP_CORE_CTRL0       (0x30 << 2)
#define ISP_TOP_CORE_CTRL1       (0x31 << 2)
#define ISP_TOP_FRM_END_MASK     (0x35 << 2)
#define ISP_TOP_AXI_CNT_ID       (0x36 << 2)
#define ISP_TOP_OFFLINE_CTRL     (0x38 << 2)
#define ISP_TOP_SLICE_TOTAL_SIZE  (0x39 << 2)
#define ISP_TOP_SLICE_HSCOPE0    (0x3a << 2)
#define ISP_TOP_SLICE_VSCOPE0    (0x3b << 2)
#define ISP_TOP_SLICE_HSCOPE1    (0x3c << 2)
#define ISP_TOP_SLICE_VSCOPE1    (0x3d << 2)
#define ISP_CHECKSUM_RO_DAT_0    (0x40 << 2)
#define ISP_CHECKSUM_RO_DAT_1    (0x41 << 2)
#define ISP_CHECKSUM_RO_DAT_2    (0x42 << 2)
#define ISP_CHECKSUM_RO_DAT_3    (0x43 << 2)
#define ISP_CHECKSUM_RO_DAT_4    (0x44 << 2)
#define ISP_CHECKSUM_RO_DAT_5    (0x45 << 2)
#define ISP_CHECKSUM_RO_DAT_6    (0x46 << 2)
#define ISP_CHECKSUM_RO_DAT_7    (0x47 << 2)
#define ISP_CHECKSUM_RO_DAT_8    (0x48 << 2)
#define ISP_CHECKSUM_RO_DAT_9    (0x49 << 2)
#define ISP_TOP_RO_DBG_STAT0     (0x70 << 2)
#define ISP_TOP_RO_IRQ_STAT      (0x71 << 2)
#define ISP_TOP_RO_MEAS          (0x72 << 2)
#define ISP_TOP_AXI_RO_RD0_STAT  (0x73 << 2)
#define ISP_TOP_AXI_RO_WR0_STAT  (0x74 << 2)
#define ISP_TOP_AXI_RO_WR1_STAT  (0x75 << 2)
#define ISP_TOP_AXI_RO_WR0_RSP   (0x76 << 2)
#define ISP_TOP_AXI_RO_WR1_RSP   (0x77 << 2)

#define ISP_TOP_MODE_CTRL	(0x100 << 2)
#define ISP_TOP_RAW_PHS_0	(0x101 << 2)
#define ISP_TOP_RAW_PHS_1	(0x102 << 2)
#define ISP_TOP_FEO_CTRL0	(0x103 << 2)
#define ISP_TOP_FEO_CTRL1_0	(0x104 << 2)
#define ISP_TOP_FEO_CTRL1_1	(0x105 << 2)
#define ISP_TOP_FED_CTRL	(0x106 << 2)
#define ISP_TOP_BEO_CTRL	(0x107 << 2)
#define ISP_TOP_BED_CTRL	(0x108 << 2)
#define ISP_TOP_3A_STAT_CRTL	(0x109 << 2)
#define ISP_TOP_BYPASS	        (0x10a << 2)
#define ISP_TOP_STITCH_CTRL	(0x10b << 2)

#define ISP_GE0_CTRL	        (0x200 << 2)
#define ISP_GE0_STAT	        (0x201 << 2)
#define ISP_GE0_COMM	        (0x202 << 2)
#define ISP_GE0_HV_RATIO	(0x203 << 2)
#define ISP_GE0_HV_WT2	        (0x204 << 2)
#define ISP_GE0_GI_LUT0	        (0x205 << 2)
#define ISP_GE0_GI_LUT1	        (0x206 << 2)
#define ISP_GE0_DLT_CTRL1	(0x207 << 2)
#define ISP_GE0_DLT_CTRL2	(0x208 << 2)
#define ISP_GE0_CORE	        (0x209 << 2)
#define ISP_OG0_OFST0	        (0x20a << 2)
#define ISP_OG0_OFST12	        (0x20b << 2)
#define ISP_OG0_OFST34	        (0x20c << 2)
#define ISP_OG0_GAIN_PST	(0x20d << 2)
#define ISP_OG0_GAIN1	        (0x20e << 2)
#define ISP_OG0_GAIN2	        (0x20f << 2)
#define ISP_FPNR0_CTRL_CORR	(0x210 << 2)
#define ISP_FPNR0_CORR_GAIN_0	(0x211 << 2)
#define ISP_FPNR0_CORR_GAIN_1	(0x212 << 2)
#define ISP_FPNR0_CORR_GAIN_2	(0x213 << 2)
#define ISP_FPNR0_CORR_GAIN_3	(0x214 << 2)
#define ISP_FPNR0_CORR_GAIN_4	(0x215 << 2)
#define ISP_FPNR0_CORR_OFST_0	(0x216 << 2)
#define ISP_FPNR0_CORR_OFST_1	(0x217 << 2)
#define ISP_FPNR0_CORR_OFST_2	(0x218 << 2)
#define ISP_FPNR0_CORR_OFST_3	(0x219 << 2)
#define ISP_FPNR0_CORR_OFST_4	(0x21a << 2)
#define ISP_FPNR0_LUT_ADDR	(0x21e << 2)
#define ISP_FPNR0_LUT_DATA	(0x21f << 2)

#define ISP_PAT0_CTRL	        (0x220 << 2)
#define ISP_PAT0_IDX_SCL	(0x221 << 2)
#define ISP_PAT0_IDX_OFST	(0x222 << 2)
#define ISP_PAT0_FWIN_R	        (0x223 << 2)
#define ISP_PAT0_FWIN_GB	(0x224 << 2)
#define ISP_PAT0_FWIN_START	(0x225 << 2)
#define ISP_PAT0_FWIN_SIZE	(0x226 << 2)
#define ISP_PAT0_FWIN_BLK_SIZE	(0x227 << 2)
#define ISP_PAT0_IR_MODE	(0x228 << 2)
#define ISP_PAT0_XRMP_SRGB	(0x229 << 2)
#define ISP_PAT0_YRMP_SRGB	(0x22a << 2)
#define ISP_PAT0_BAR24_R01	(0x22b << 2)
#define ISP_PAT0_BAR24_R23	(0x22c << 2)
#define ISP_PAT0_BAR24_R45	(0x22d << 2)
#define ISP_PAT0_BAR24_R67	(0x22e << 2)
#define ISP_PAT0_BAR24_R89	(0x22f << 2)
#define ISP_PAT0_BAR24_R1011	(0x230 << 2)
#define ISP_PAT0_BAR24_R1213	(0x231 << 2)
#define ISP_PAT0_BAR24_R1415	(0x232 << 2)
#define ISP_PAT0_BAR24_R1617	(0x233 << 2)
#define ISP_PAT0_BAR24_R1819	(0x234 << 2)
#define ISP_PAT0_BAR24_R2021	(0x235 << 2)
#define ISP_PAT0_BAR24_R2223	(0x236 << 2)
#define ISP_PAT0_BAR24_G01	(0x237 << 2)
#define ISP_PAT0_BAR24_G23	(0x238 << 2)
#define ISP_PAT0_BAR24_G45	(0x239 << 2)
#define ISP_PAT0_BAR24_G67	(0x23a << 2)
#define ISP_PAT0_BAR24_G89	(0x23b << 2)
#define ISP_PAT0_BAR24_G1011	(0x23c << 2)
#define ISP_PAT0_BAR24_G1213	(0x23d << 2)
#define ISP_PAT0_BAR24_G1415	(0x23e << 2)
#define ISP_PAT0_BAR24_G1617	(0x23f << 2)
#define ISP_PAT0_BAR24_G1819	(0x240 << 2)
#define ISP_PAT0_BAR24_G2021	(0x241 << 2)
#define ISP_PAT0_BAR24_G2223	(0x242 << 2)
#define ISP_PAT0_BAR24_B01	(0x243 << 2)
#define ISP_PAT0_BAR24_B23	(0x244 << 2)
#define ISP_PAT0_BAR24_B45	(0x245 << 2)
#define ISP_PAT0_BAR24_B67	(0x246 << 2)
#define ISP_PAT0_BAR24_B89	(0x247 << 2)
#define ISP_PAT0_BAR24_B1011	(0x248 << 2)
#define ISP_PAT0_BAR24_B1213	(0x249 << 2)
#define ISP_PAT0_BAR24_B1415	(0x24a << 2)
#define ISP_PAT0_BAR24_B1617	(0x24b << 2)
#define ISP_PAT0_BAR24_B1819	(0x24c << 2)
#define ISP_PAT0_BAR24_B2021	(0x24d << 2)
#define ISP_PAT0_BAR24_B2223	(0x24e << 2)
#define ISP_PAT0_DFT_XIDX	(0x24f << 2)
#define ISP_PAT0_DFT_YIDX	(0x250 << 2)
#define ISP_PAT0_DFT_GAIN	(0x251 << 2)

#define ISP_DPC0_CNTL           (0x260 << 2)
#define ISP_DPC0_AVG_GAIN0      (0x261 << 2)
#define ISP_DPC0_AVG_GAIN1      (0x262 << 2)
#define ISP_DPC0_AVG_GAIN2      (0x263 << 2)
#define ISP_DPC0_VAR_THD        (0x264 << 2)
#define ISP_DPC0_AVG_SFT_CTRL   (0x265 << 2)
#define ISP_DPC0_VAR_GAIN       (0x266 << 2)
#define ISP_DPC0_STD_GAIN       (0x267 << 2)
#define ISP_DPC0_AVG_MOD        (0x268 << 2)
#define ISP_DPC0_AVG_DEV        (0x269 << 2)
#define ISP_DPC0_DEV_DP         (0x26a << 2)
#define ISP_DPC0_X1_2_CTRL      (0x26b << 2)
#define ISP_DPC0_X6_CTRL        (0x26c << 2)
#define ISP_DPC0_COR_CTRL       (0x26d << 2)
#define ISP_DPC0_BLEND          (0x26e << 2)
#define ISP_DPC0_LUT_CTRL       (0x26f << 2)
#define ISP_DPC0_SDP_NUM        (0x270 << 2)
#define ISP_DPC0_DDP_NUM        (0x271 << 2)

#define ISP_DPC0_LUT1024_ADDR	(0x280 << 2)
#define ISP_DPC0_LUT1024_DATA	(0x281 << 2)

#define ISP_GE1_CTRL	        (0x300 << 2)
#define ISP_GE1_STAT	        (0x301 << 2)
#define ISP_GE1_COMM	        (0x302 << 2)
#define ISP_GE1_HV_RATIO	(0x303 << 2)
#define ISP_GE1_HV_WT2	        (0x304 << 2)
#define ISP_GE1_GI_LUT0	        (0x305 << 2)
#define ISP_GE1_GI_LUT1	        (0x306 << 2)
#define ISP_GE1_DLT_CTRL1	(0x307 << 2)
#define ISP_GE1_DLT_CTRL2	(0x308 << 2)
#define ISP_GE1_CORE	        (0x309 << 2)
#define ISP_OG1_OFST0	        (0x30a << 2)
#define ISP_OG1_OFST12	        (0x30b << 2)
#define ISP_OG1_OFST34	        (0x30c << 2)
#define ISP_OG1_GAIN_PST	(0x30d << 2)
#define ISP_OG1_GAIN1	        (0x30e << 2)
#define ISP_OG1_GAIN2	        (0x30f << 2)
#define ISP_FPNR1_CTRL_CORR	(0x310 << 2)
#define ISP_FPNR1_CORR_GAIN_0	(0x311 << 2)
#define ISP_FPNR1_CORR_GAIN_1	(0x312 << 2)
#define ISP_FPNR1_CORR_GAIN_2	(0x313 << 2)
#define ISP_FPNR1_CORR_GAIN_3	(0x314 << 2)
#define ISP_FPNR1_CORR_GAIN_4	(0x315 << 2)
#define ISP_FPNR1_CORR_OFST_0	(0x316 << 2)
#define ISP_FPNR1_CORR_OFST_1	(0x317 << 2)
#define ISP_FPNR1_CORR_OFST_2	(0x318 << 2)
#define ISP_FPNR1_CORR_OFST_3	(0x319 << 2)
#define ISP_FPNR1_CORR_OFST_4	(0x31a << 2)
#define ISP_FPNR1_LUT_ADDR	(0x31e << 2)
#define ISP_FPNR1_LUT_DATA	(0x31f << 2)


#define ISP_PAT1_CTRL	        (0x320 << 2)
#define ISP_PAT1_IDX_SCL	(0x321 << 2)
#define ISP_PAT1_IDX_OFST	(0x322 << 2)
#define ISP_PAT1_FWIN_R	        (0x323 << 2)
#define ISP_PAT1_FWIN_GB	(0x324 << 2)
#define ISP_PAT1_FWIN_START	(0x325 << 2)
#define ISP_PAT1_FWIN_SIZE	(0x326 << 2)
#define ISP_PAT1_FWIN_BLK_SIZE	(0x327 << 2)
#define ISP_PAT1_IR_MODE	(0x328 << 2)
#define ISP_PAT1_XRMP_SRGB	(0x329 << 2)
#define ISP_PAT1_YRMP_SRGB	(0x32a << 2)
#define ISP_PAT1_BAR24_R01	(0x32b << 2)
#define ISP_PAT1_BAR24_R23	(0x32c << 2)
#define ISP_PAT1_BAR24_R45	(0x32d << 2)
#define ISP_PAT1_BAR24_R67	(0x32e << 2)
#define ISP_PAT1_BAR24_R89	(0x32f << 2)
#define ISP_PAT1_BAR24_R1011	(0x330 << 2)
#define ISP_PAT1_BAR24_R1213	(0x331 << 2)
#define ISP_PAT1_BAR24_R1415	(0x332 << 2)
#define ISP_PAT1_BAR24_R1617	(0x333 << 2)
#define ISP_PAT1_BAR24_R1819	(0x334 << 2)
#define ISP_PAT1_BAR24_R2021	(0x335 << 2)
#define ISP_PAT1_BAR24_R2223	(0x336 << 2)
#define ISP_PAT1_BAR24_G01	(0x337 << 2)
#define ISP_PAT1_BAR24_G23	(0x338 << 2)
#define ISP_PAT1_BAR24_G45	(0x339 << 2)
#define ISP_PAT1_BAR24_G67	(0x33a << 2)
#define ISP_PAT1_BAR24_G89	(0x33b << 2)
#define ISP_PAT1_BAR24_G1011	(0x33c << 2)
#define ISP_PAT1_BAR24_G1213	(0x33d << 2)
#define ISP_PAT1_BAR24_G1415	(0x33e << 2)
#define ISP_PAT1_BAR24_G1617	(0x33f << 2)
#define ISP_PAT1_BAR24_G1819	(0x340 << 2)
#define ISP_PAT1_BAR24_G2021	(0x341 << 2)
#define ISP_PAT1_BAR24_G2223	(0x342 << 2)
#define ISP_PAT1_BAR24_B01	(0x343 << 2)
#define ISP_PAT1_BAR24_B23	(0x344 << 2)
#define ISP_PAT1_BAR24_B45	(0x345 << 2)
#define ISP_PAT1_BAR24_B67	(0x346 << 2)
#define ISP_PAT1_BAR24_B89	(0x347 << 2)
#define ISP_PAT1_BAR24_B1011	(0x348 << 2)
#define ISP_PAT1_BAR24_B1213	(0x349 << 2)
#define ISP_PAT1_BAR24_B1415	(0x34a << 2)
#define ISP_PAT1_BAR24_B1617	(0x34b << 2)
#define ISP_PAT1_BAR24_B1819	(0x34c << 2)
#define ISP_PAT1_BAR24_B2021	(0x34d << 2)
#define ISP_PAT1_BAR24_B2223	(0x34e << 2)
#define ISP_PAT1_DFT_XIDX	(0x34f << 2)
#define ISP_PAT1_DFT_YIDX	(0x350 << 2)
#define ISP_PAT1_DFT_GAIN	(0x351 << 2)


#define ISP_DPC1_CNTL	        (0x360 << 2)
#define ISP_DPC1_AVG_GAIN0	(0x361 << 2)
#define ISP_DPC1_AVG_GAIN1	(0x362 << 2)
#define ISP_DPC1_AVG_GAIN2	(0x363 << 2)
#define ISP_DPC1_VAR_THD	(0x364 << 2)
#define ISP_DPC1_AVG_SFT_CTRL	(0x365 << 2)
#define ISP_DPC1_VAR_GAIN	(0x366 << 2)
#define ISP_DPC1_STD_GAIN	(0x367 << 2)
#define ISP_DPC1_AVG_MOD	(0x368 << 2)
#define ISP_DPC1_AVG_DEV	(0x369 << 2)
#define ISP_DPC1_DEV_DP	        (0x36a << 2)
#define ISP_DPC1_X1_2_CTRL	(0x36b << 2)
#define ISP_DPC1_X6_CTRL	(0x36c << 2)
#define ISP_DPC1_COR_CTRL	(0x36d << 2)
#define ISP_DPC1_BLEND	        (0x36e << 2)
#define ISP_DPC1_LUT_CTRL	(0x36f << 2)
#define ISP_DPC1_SDP_NUM	(0x370 << 2)
#define ISP_DPC1_DDP_NUM	(0x371 << 2)

#define ISP_DPC1_LUT1024_ADDR	(0x380 << 2)
#define ISP_DPC1_LUT1024_DATA	(0x381 << 2)

#define ISP_CROP_START	        (0x400 << 2)
#define ISP_CROP_SIZE	        (0x401 << 2)
#define ISP_DECOMP_CTRL	        (0x402 << 2)
#define ISP_DECOMP1_STP	        (0x403 << 2)
#define ISP_DECOMP1_NUM	        (0x404 << 2)
#define ISP_INPFMT_KPTS_01	(0x405 << 2)
#define ISP_INPFMT_KPTS2_SLP	(0x406 << 2)
#define ISP_INPFMT_SPLT	        (0x407 << 2)
#define ISP_INPFMT_MOD_BD_0	(0x408 << 2)
#define ISP_INPFMT_MOD_BD_1	(0x409 << 2)
#define ISP_BIN_BAC_CTRL	(0x40a << 2)
#define ISP_BAC_HCOEF	        (0x40b << 2)
#define ISP_BAC_VCOEF	        (0x40c << 2)
#define ISP_FPNR_CTRL	        (0x40d << 2)
#define ISP_BAC_PRCT	        (0x40e << 2)


#define ISP_OFE_DECMP0_LUT_ADDR	(0x4f0 << 2)
#define ISP_OFE_DECMP0_LUT_DATA	(0x4f1 << 2)
#define ISP_OFE_DECMP1_LUT_ADDR	(0x4f2 << 2)
#define ISP_OFE_DECMP1_LUT_DATA	(0x4f3 << 2)
#define ISP_OFE_GCLK_CTRL0	(0x4f4 << 2)
#define ISP_OFE_GCLK_CTRL1	(0x4f5 << 2)
#define ISP_OFE_HW_CTRL0	(0x4f6 << 2)
#define ISP_DPC_GCLK_CTRL	(0x4f7 << 2)
#define ISP_OFE_SW_RST	        (0x4f8 << 2)
#define ISP_OFE_FPNR_CALI_STAT	(0x4f9 << 2)

#define ISP_WDR_COM_BLC0	(0x500 << 2)
#define ISP_WDR_COM_BLC1	(0x501 << 2)
#define ISP_WDR_COM_BLC2	(0x502 << 2)
#define ISP_WDR_COM_PARAM0	(0x503 << 2)
#define ISP_WDR_COM_AWBGAIN2	(0x504 << 2)
#define ISP_WDR_COM_AWBGAIN1	(0x505 << 2)
#define ISP_WDR_COM_AWBGAIN0	(0x506 << 2)
#define ISP_WDR_GEN_EXPRATIO1	(0x507 << 2)
#define ISP_WDR_GEN_EXPRARIO0	(0x508 << 2)
#define ISP_WDR_GEN_MAPRATIO2	(0x509 << 2)
#define ISP_WDR_GEN_MAPRATIO1	(0x50a << 2)
#define ISP_WDR_GEN_MAPRATIO0	(0x50b << 2)
#define ISP_WDR_GEN_LEXPCOMP0	(0x50c << 2)
#define ISP_WDR_GEN_LEXPCOMP1	(0x50d << 2)
#define ISP_WDR_GEN_LEXPCOMP2	(0x50e << 2)
#define ISP_WDR_GEN_LEXPCOMP3	(0x50f << 2)
#define ISP_WDR_GEN_LEXPCOMP4	(0x510 << 2)
#define ISP_WDR_GEN_MEXPCOMP0	(0x511 << 2)
#define ISP_WDR_GEN_MEXPCOMP1	(0x512 << 2)
#define ISP_WDR_GEN_MEXPCOMP2	(0x513 << 2)
#define ISP_WDR_GEN_MEXPCOMP3	(0x514 << 2)
#define ISP_WDR_GEN_MEXPCOMP4	(0x515 << 2)
#define ISP_WDR_GEN_SEXPCOMP0	(0x516 << 2)
#define ISP_WDR_GEN_SEXPCOMP1	(0x517 << 2)
#define ISP_WDR_GEN_SEXPCOMP2	(0x518 << 2)
#define ISP_WDR_GEN_SEXPCOMP3	(0x519 << 2)
#define ISP_WDR_GEN_SEXPCOMP4	(0x51a << 2)
#define ISP_WDR_MDETC_MODE	(0x51b << 2)
#define ISP_WDR_MDETC_WEIGHT1	(0x51c << 2)
#define ISP_WDR_MDETC_WEIGHT0	(0x51d << 2)
#define ISP_WDR_MDETC_SATTHD0	(0x51e << 2)
#define ISP_WDR_MDETC_SATTHD1	(0x51f << 2)
#define ISP_WDR_MDETC_SATTHD2	(0x520 << 2)
#define ISP_WDR_MDETC_SQRT_AGAIN	(0x521 << 2)
#define ISP_WDR_MDETC_SQRT_DGAIN	(0x522 << 2)
#define ISP_WDR_MDETC_GNOISEFLOOR	(0x523 << 2)
#define ISP_WDR_MDETC_RNOISEFLOOR	(0x524 << 2)
#define ISP_WDR_MDETC_BNOISEFLOOR	(0x525 << 2)
#define ISP_WDR_MDETC_IRNOISEFLOOR	(0x526 << 2)
#define ISP_WDR_MDECI_PARAM	        (0x527 << 2)
#define ISP_WDR_MDECI_LSTHD0	        (0x528 << 2)
#define ISP_WDR_MDECI_LSTHD1	        (0x529 << 2)
#define ISP_WDR_MDECI_LSTHD2	        (0x52a << 2)
#define ISP_WDR_MDECI_LSTHD3	        (0x52b << 2)
#define ISP_WDR_MDECI_LSTHD4	        (0x52c << 2)
#define ISP_WDR_MDECI_LSTHD5	        (0x52d << 2)
#define ISP_WDR_MDECI_LSTHD6	        (0x52e << 2)
#define ISP_WDR_MDECI_LSTHD7	        (0x52f << 2)
#define ISP_WDR_FLONG_PARAM	        (0x530 << 2)
#define ISP_WDR_FLONG_MASKTHD	        (0x531 << 2)
#define ISP_WDR_FLONG_THD0	        (0x532 << 2)
#define ISP_WDR_FLONG_THD1	        (0x533 << 2)
#define ISP_WDR_FLONG_THD2	        (0x534 << 2)
#define ISP_WDR_FLONG1_THD	        (0x535 << 2)
#define ISP_WDR_EXPCOMB_PARAM	        (0x536 << 2)
#define ISP_WDR_EXPCOMB_SATTHD0	        (0x537 << 2)
#define ISP_WDR_EXPCOMB_SATTHD1	        (0x538 << 2)
#define ISP_WDR_EXPCOMB_SATTHD2	        (0x539 << 2)
#define ISP_WDR_EXPCOMB_BLDTHD	        (0x53a << 2)
#define ISP_WDR_EXPCOMB_IRBLDTHD	(0x53b << 2)
#define ISP_WDR_EXPCOMB_IRPARAM	        (0x53c << 2)
#define ISP_WDR_EXPCOMB_MAXRATIO	(0x53d << 2)
#define ISP_WDR_SEXPNR_PARAM0	        (0x53e << 2)
#define ISP_WDR_SEXPNR_LPWEIGHT_0	(0x53f << 2)
#define ISP_WDR_SEXPNR_LPWEIGHT_1	(0x540 << 2)
#define ISP_WDR_SEXPNR_LPWEIGHT_2	(0x541 << 2)
#define ISP_WDR_SEXPNR_LPWEIGHT_3	(0x542 << 2)
#define ISP_WDR_SEXPNR_LPWEIGHT_4	(0x543 << 2)
#define ISP_WDR_SEXPNR_LPWEIGHT_5	(0x544 << 2)
#define ISP_WDR_SEXPNR_LPWEIGHT_6	(0x545 << 2)
#define ISP_WDR_SEXPNR_GWEIGHT	        (0x546 << 2)
#define ISP_WDR_SEXPNR_CWEIGHT	        (0x547 << 2)
#define ISP_WDR_SEXPNR_PARAM1	        (0x548 << 2)
#define ISP_WDR_SEXPNR_PARAM2	        (0x549 << 2)
#define ISP_WDR_STAT_SUM_0	        (0x54a << 2)
#define ISP_WDR_STAT_CNT_0	        (0x54b << 2)
#define ISP_WDR_STAT_SUM_1	        (0x54c << 2)
#define ISP_WDR_STAT_CNT_1	        (0x54d << 2)
#define ISP_WDR_STAT_PARAM	        (0x54e << 2)
#define ISP_COMB_PARAM	                (0x54f << 2)
#define ISP_COMB_LSBARRIER0_0	        (0x550 << 2)
#define ISP_COMB_LSBARRIER1_0	        (0x551 << 2)
#define ISP_COMB_LSBARRIER0_1	        (0x552 << 2)
#define ISP_COMB_LSBARRIER1_1	        (0x553 << 2)
#define ISP_COMB_LSBARRIER0_2	        (0x554 << 2)
#define ISP_COMB_LSBARRIER1_2	        (0x555 << 2)
#define ISP_COMB_LSBARRIER0_3	        (0x556 << 2)
#define ISP_COMB_LSBARRIER1_3	        (0x557 << 2)
#define ISP_COMB_EXPRAT_01	        (0x558 << 2)
#define ISP_COMB_EXPRAT_2	        (0x559 << 2)
#define ISP_COMB_RECIPROCAL_EXPRAT_RLTV_0	(0x55a << 2)
#define ISP_COMB_RECIPROCAL_EXPRAT_RLTV_1	(0x55b << 2)
#define ISP_COMB_RECIPROCAL_EXPRAT_RLTV_2	(0x55c << 2)
#define ISP_WDR_HW_CTRL	                (0x590 << 2)
#define ISP_WDR_HW_STATUS	        (0x598 << 2)
#define ISP_WDR_GSIGMA_LUT_ADDR	        (0x5a0 << 2)
#define ISP_WDR_GSIGMA_LUT_DATA         (0x5a1 << 2)
#define ISP_WDR_RSIGMA_LUT_ADDR	        (0x5a2 << 2)
#define ISP_WDR_RSIGMA_LUT_DATA	        (0x5a3 << 2)
#define ISP_WDR_BSIGMA_LUT_ADDR         (0x5a4 << 2)
#define ISP_WDR_BSIGMA_LUT_DATA	        (0x5a5 << 2)
#define ISP_CH0_RO_WDR_STAT_FLT_ADDR	(0x5b0 << 2)
#define ISP_CH0_RO_WDR_STAT_FLT_DATA	(0x5b1 << 2)
#define ISP_CH1_RO_WDR_STAT_FLT_ADDR	(0x5b2 << 2)
#define ISP_CH1_RO_WDR_STAT_FLT_DATA	(0x5b3 << 2)
#define ISP_CH2_RO_WDR_STAT_FLT_ADDR	(0x5b4 << 2)
#define ISP_CH2_RO_WDR_STAT_FLT_DATA	(0x5b5 << 2)


#define ISP_FED_DG_PHS_OFST	(0x800 << 2)
#define ISP_FED_DG_GAIN01	(0x801 << 2)
#define ISP_FED_DG_GAIN23	(0x802 << 2)
#define ISP_FED_DG_GAIN4	(0x803 << 2)
#define ISP_FED_DG_OFST	        (0x804 << 2)
#define ISP_FED_BL_PHS	        (0x805 << 2)
#define ISP_FED_BL_OFST_GR	(0x806 << 2)
#define ISP_FED_BL_OFST_R	(0x807 << 2)
#define ISP_FED_BL_OFST_B	(0x808 << 2)
#define ISP_FED_BL_OFST_GB	(0x809 << 2)
#define ISP_FED_BL_OFST_IR	(0x80a << 2)
#define ISP_FED_SQRT_PRE_OFST	(0x80b << 2)
#define ISP_FED_SQRT_PST_OFST	(0x80c << 2)
#define ISP_FED_SQRT_EN_MODE	(0x80d << 2)
#define ISP_FED_SQRT_STP	(0x80e << 2)
#define ISP_FED_SQRT_NUM	(0x80f << 2)
#define ISP_FED_SQRT0_ADDR	(0x81a << 2)
#define ISP_FED_SQRT0_DATA	(0x81b << 2)
#define ISP_FED_SQRT1_ADDR	(0x81c << 2)
#define ISP_FED_SQRT1_DATA	(0x81d << 2)
#define ISP_FED_GCLK	        (0x81e << 2)

#define ISP_CUBIC_CS_COMMON	(0x880 << 2)
#define ISP_CUBIC_CS_CRTL	(0x881 << 2)
#define ISP_CUBIC_CS_DRT	(0x882 << 2)
#define ISP_CUBIC_CSI_DRT	(0x883 << 2)
#define ISP_CUBIC_CS_POWER	(0x884 << 2)
#define ISP_CUBIC_RAD_CRTL	(0x885 << 2)
#define ISP_CUBIC_RAD_SCL0	(0x886 << 2)
#define ISP_CUBIC_RAD_CENTER	(0x887 << 2)
#define ISP_CUBIC_RAD_SCL1	(0x888 << 2)
#define ISP_CUBIC_LUT65_ADDR	(0x890 << 2)
#define ISP_CUBIC_LUT65_DATA	(0x891 << 2)
#define ISP_CUBIC_GCLK	        (0x892 << 2)
#define ISP_TNR_GCLK_CTRL	(0x893 << 2)
#define ISP_MCNR_GCLK_CTRL	(0x894 << 2)
#define ISP_SNR_GCLK_CTRL	(0x895 << 2)
#define ISP_RCNR_GCLK_CTRL	(0x896 << 2)
#define ISP_NR_TOP_GCLK_CTRL	(0x897 << 2)
#define ISP_NR_DBG_PATH_CTRL	(0x898 << 2)

#define ISP_CAC_CNTL	        (0x900 << 2)
#define ISP_CAC_CNTL0	        (0x901 << 2)
#define ISP_CAC_CNTL1	        (0x902 << 2)
#define ISP_CAC_COL_OFFSET	(0x903 << 2)
#define ISP_CAC_FILTER_COEF0	(0x904 << 2)
#define ISP_CAC_FILTER_COEF1	(0x905 << 2)
#define ISP_CAC_FILTER_COEF2	(0x906 << 2)
#define ISP_CAC_FILTER_COEF3	(0x907 << 2)
#define ISP_CAC_FILTER_COEF4	(0x908 << 2)
#define ISP_CAC_FILTER_COEF5	(0x909 << 2)
#define ISP_CAC_FILTER_COEF6	(0x90a << 2)
#define ISP_CAC_FILTER_COEF7	(0x90b << 2)
#define ISP_CAC_FILTER_COEF8	(0x90c << 2)
#define ISP_CAC_FILTER_COEF9	(0x90d << 2)
#define ISP_CAC_FILTER_COEF10	(0x90e << 2)
#define ISP_CAC_FILTER_COEF11	(0x90f << 2)
#define ISP_CAC_FILTER_COEF12	(0x910 << 2)
#define ISP_CAC_FILTER_COEF13	(0x911 << 2)
#define ISP_CAC_FILTER_COEF14	(0x912 << 2)
#define ISP_CAC_FILTER_COEF15	(0x913 << 2)
#define ISP_CAC_FILTER_COEF16	(0x914 << 2)
#define ISP_CAC_FILTER_COEF17	(0x915 << 2)
#define ISP_CAC_FILTER_COEF18	(0x916 << 2)
#define ISP_CAC_FILTER_COEF19	(0x917 << 2)
#define ISP_CAC_FILTER_COEF20	(0x918 << 2)
#define ISP_CAC_FILTER_COEF21	(0x919 << 2)
#define ISP_CAC_FILTER_COEF22	(0x91a << 2)
#define ISP_CAC_FILTER_COEF23	(0x91b << 2)
#define ISP_CAC_FILTER_COEF24	(0x91c << 2)
#define ISP_CAC_FILTER_COEF25	(0x91d << 2)
#define ISP_CAC_FILTER_COEF26	(0x91e << 2)
#define ISP_CAC_FILTER_COEF27	(0x91f << 2)
#define ISP_CAC_FILTER_COEF28	(0x920 << 2)
#define ISP_CAC_FILTER_COEF29	(0x921 << 2)
#define ISP_CAC_FILTER_COEF30	(0x922 << 2)
#define ISP_CAC_FILTER_COEF31	(0x923 << 2)
#define ISP_PDPC_CNTL	        (0x924 << 2)
#define ISP_PDPC_THRD0	        (0x925 << 2)
#define ISP_PDPC_RATIO_CTRL	(0x926 << 2)
#define ISP_PDPC_THR_CTRL	(0x927 << 2)
#define ISP_LCGE_EN	        (0x928 << 2)
#define ISP_LCGE_FLAT_TH_MIN_MAX	(0x929 << 2)
#define ISP_LCGE_FLAT_RATIO_0	(0x92a << 2)
#define ISP_LCGE_FLAT_RATIO_1	(0x92b << 2)
#define ISP_LCGE_FLAT_RATIO_2	(0x92c << 2)
#define ISP_LCGE_FLAT_RATIO_3	(0x92d << 2)
#define ISP_LCGE_FLAT_RATIO_4	(0x92e << 2)
#define ISP_LCGE_FLAT_RATIO_5	(0x92f << 2)
#define ISP_LCGE_FLAT_RATIO_6	(0x930 << 2)
#define ISP_LCGE_FLAT_RATIO_7	(0x931 << 2)
#define ISP_LCGE_ALPHA	        (0x932 << 2)
#define ISP_LCGE_HV_LINE_DIFF_TH	(0x933 << 2)


#define ISP_CAC_GCLK_CTRL	(0x970 << 2)
#define ISP_CAC_COL_ALPHA	(0x971 << 2)
#define ISP_CAC_TAB_DATA	(0x980 << 2)
#define ISP_CAC_TAB_ADDR	(0x981 << 2)
#define ISP_CAC_TAB_CTRL	(0x982 << 2)
#define ISP_CAC_TAB_INT	        (0x983 << 2)

#define ISP_SNR_CTRL	        (0xa00 << 2)
#define ISP_SNR_RATIO0	        (0xa01 << 2)
#define ISP_SNR_RATIO1	        (0xa02 << 2)
#define ISP_SNR_WT_LUT_0	(0xa03 << 2)
#define ISP_SNR_WT_LUT_1	(0xa04 << 2)
#define ISP_SNR_WT_LUT_2	(0xa05 << 2)
#define ISP_SNR_WT_LUT_3	(0xa06 << 2)
#define ISP_APL_BLACK_LEVEL	(0xa07 << 2)
#define ISP_SNR_SAD_CURV	(0xa08 << 2)
#define ISP_SNR_META_LUT0	(0xa09 << 2)
#define ISP_SNR_META_LUT1	(0xa0a << 2)
#define ISP_SNR_META_LUT2	(0xa0b << 2)
#define ISP_SNR_MASK_LUT0	(0xa0c << 2)
#define ISP_SNR_MASK_LUT1	(0xa0d << 2)
#define ISP_SNR_MASK_LUT2	(0xa0e << 2)
#define ISP_SNR_PROFILE_ADJ	(0xa0f << 2)
#define ISP_SNR_SAD_META_RATIO	(0xa10 << 2)
#define ISP_SNR_SAD_META_BND	(0xa11 << 2)
#define ISP_SNR_CORING	        (0xa12 << 2)
#define ISP_SNR_CORING_1	(0xa13 << 2)
#define ISP_SNR_CORING_2	(0xa14 << 2)
#define ISP_SNR_CORING_META2ALP_0	(0xa15 << 2)
#define ISP_SNR_CORING_META2ALP_1	(0xa16 << 2)
#define ISP_SNR_MB_APL	        (0xa17 << 2)
#define ISP_SNR_MB_META	        (0xa18 << 2)
#define ISP_SNR_CORING_GRAD	(0xa19 << 2)
#define ISP_SNR_CORING_GRAD_RATIO	(0xa1a << 2)
#define ISP_SNR_CORING_GRAD_GAIN	(0xa1b << 2)
#define ISP_SNR_CORING_MASK	(0xa1c << 2)
#define ISP_SNR_WT_LUMA_ADJ	(0xa1d << 2)
#define ISP_SNR_WT_LUMA_SCAL_0	(0xa1e << 2)
#define ISP_SNR_WT_LUMA_SCAL_1	(0xa1f << 2)
#define ISP_SNR_WT_IDX_RATIO	(0xa20 << 2)
#define ISP_SNR_SAD_IDX_RATIO	(0xa21 << 2)
#define ISP_SNR_SAD_IDX_OFFSET	(0xa22 << 2)
#define ISP_SNR_VARIANCE_FLAT	(0xa23 << 2)
#define ISP_SNR_VARIANCE_FLAT_GAIN	(0xa24 << 2)
#define ISP_SNR_VARIANCE_EDGE	(0xa25 << 2)
#define ISP_SNR_VARIANCE_EDGE_GAIN	(0xa26 << 2)
#define ISP_SNR_VARIANCE_BL	(0xa27 << 2)
#define ISP_SNR_CUR_WT_0	(0xa28 << 2)
#define ISP_SNR_CUR_WT_1	(0xa29 << 2)
#define ISP_SNR_CUR_WT_2	(0xa2a << 2)
#define ISP_SNR_CUR_WT_3	(0xa2b << 2)
#define ISP_SNR_CUR_BLEND_RATIO	(0xa2c << 2)
#define ISP_SNR_LPF0	        (0xa2d << 2)
#define ISP_SNR_LPF1	        (0xa2e << 2)
#define ISP_SNR_STRENGHT	(0xa2f << 2)
#define ISP_SNR_VAR_FLAT_LUMA_SCAL_0	(0xa30 << 2)
#define ISP_SNR_VAR_FLAT_LUMA_SCAL_1	(0xa31 << 2)
#define ISP_SNR_VAR_EDGE_LUMA_SCAL_0	(0xa32 << 2)
#define ISP_SNR_VAR_EDGE_LUMA_SCAL_1	(0xa33 << 2)
#define ISP_SNR_VAR_LUMA_RS	(0xa34 << 2)
#define ISP_SNR_WT_VAR_ADJ_X	(0xa35 << 2)
#define ISP_SNR_WT_VAR_ADJ_Y	(0xa36 << 2)
#define ISP_SNR_NP_LUT0_0	(0xa37 << 2)
#define ISP_SNR_NP_LUT0_1	(0xa38 << 2)
#define ISP_SNR_NP_LUT0_2	(0xa39 << 2)
#define ISP_SNR_NP_LUT0_3	(0xa3a << 2)
#define ISP_SNR_NP_LUT0_4	(0xa3b << 2)
#define ISP_SNR_NP_LUT0_5	(0xa3c << 2)
#define ISP_SNR_NP_LUT0_6	(0xa3d << 2)
#define ISP_SNR_NP_LUT0_7	(0xa3e << 2)
#define ISP_SNR_LPF_PHS_DIFF	(0xa3f << 2)
#define ISP_SNR_LPF_PHS_DIFF_RATEOFSET	(0xa40 << 2)
#define ISP_SNR_LPF_PHS_DIFF_XRATEOFSET	(0xa41 << 2)
#define ISP_SNR_WT_ADJ	        (0xa42 << 2)
#define ISP_SNR_SAD_MAP_FLAT_TH	(0xa43 << 2)
#define ISP_SNR_SAD_MAP_EDGE_TH	(0xa44 << 2)
#define ISP_SNR_SAD_MAP_EDGE_TH1	(0xa45 << 2)
#define ISP_SNR_SAD_MAP_TXT_TH	(0xa46 << 2)
#define ISP_SNR_WT_ADJ_SUM_TH	(0xa47 << 2)
#define ISP_SNR_MV_CORING_GAIN	(0xa48 << 2)
#define ISP_SNR_MV_WT_GAIN	(0xa49 << 2)
#define ISP_SNR_PHS_SEL_ADDR	(0xa50 << 2)
#define ISP_SNR_PHS_SEL_DATA	(0xa51 << 2)

#define ISP_CUBICT_CTRL	                (0xb00 << 2)
#define ISP_CUBICT_MIX_CTRL	        (0xb01 << 2)
#define ISP_CUBICT_CHNMIXGAIN_LUT_0	(0xb02 << 2)
#define ISP_CUBICT_CHNMIXGAIN_LUT_1	(0xb03 << 2)
#define ISP_CUBICT_CHNMIXGAIN_LUT_2	(0xb04 << 2)
#define ISP_CUBICT_CHNMIXGAIN_LUT_3	(0xb05 << 2)
#define ISP_CUBICT_CHNMIXGAIN_LUT_4	(0xb06 << 2)

#define ISP_CUBICT_BW_MODE	        (0xb07 << 2)
#define ISP_CUBICT_TNR_WINS_CRTL	(0xb08 << 2)
#define ISP_CUBICT_HIGH_MIX_THRD_Y	(0xb09 << 2)
#define ISP_CUBICT_MIX_THRD_X	        (0xb0a << 2)
#define ISP_CUBICT_LOW_MIX_THRD_Y	(0xb0b << 2)
#define ISP_CUBICT_ERR_MIX_RATIO	(0xb0c << 2)
#define ISP_CUBICT_SAD_LUMA_GAIN_X	(0xb0d << 2)
#define ISP_CUBICT_SAD_LUMA_GAIN_Y	(0xb0e << 2)
#define ISP_CUBICT_SAD_CORING_NP_CRTL	(0xb0f << 2)
#define ISP_CUBICT_SAD_CORING_MANUAL_CURV_Y0	(0xb10 << 2)
#define ISP_CUBICT_SAD_CORING_MANUAL_CURV_Y1	(0xb11 << 2)
#define ISP_CUBICT_SAD_CORING_MANUAL_CURV_Y2	(0xb12 << 2)
#define ISP_CUBICT_SAD_CORING_MANUAL_CURV_X	(0xb13 << 2)
#define ISP_CUBICT_MASK_GAIN_0	        (0xb14 << 2)
#define ISP_CUBICT_MASK_GAIN_1	        (0xb15 << 2)
#define ISP_CUBICT_MASK_GAIN_2	        (0xb16 << 2)
#define ISP_CUBICT_MASK_GAIN_3	        (0xb17 << 2)
#define ISP_CUBICT_MIX_THD_MASK_GAIN_0	(0xb18 << 2)
#define ISP_CUBICT_MIX_THD_MASK_GAIN_1	(0xb19 << 2)
#define ISP_CUBICT_MIX_THD_MASK_GAIN_2	(0xb1a << 2)
#define ISP_CUBICT_MIX_THD_MASK_GAIN_3	(0xb1b << 2)
#define ISP_CUBICT_SAD_VAR_GAIN_X	(0xb1c << 2)
#define ISP_CUBICT_SAD_VAR_GAIN_Y	(0xb1d << 2)
#define ISP_CUBICT_DETAIL_CORING	(0xb1e << 2)
#define ISP_CUBICT_DETAIL_CURV_X	(0xb1f << 2)
#define ISP_CUBICT_DETAIL_CURV_Y	(0xb20 << 2)
#define ISP_CUBICT_ZMV_CURV_X	        (0xb21 << 2)
#define ISP_CUBICT_ZMV_CURV_Y	        (0xb22 << 2)
#define ISP_CUBICT_WTSAD_CRTL	        (0xb23 << 2)
#define ISP_CUBICT_ALPHA_LUMA_GAIN_BLC	(0xb24 << 2)
#define ISP_CUBICT_META_PP0	        (0xb25 << 2)
#define ISP_CUBICT_META_PP1	        (0xb26 << 2)
#define ISP_CUBICT_META_PP2	        (0xb27 << 2)
#define ISP_CUBICT_GLOBAL_INFO	        (0xb28 << 2)
#define ISP_CUBICT_GLOBAL_STL_SAD_INFO	(0xb29 << 2)
#define ISP_CUBICT_GLOBAL_MV_SAD_INFO	(0xb2a << 2)
#define ISP_CUBICT_GLOBAL_MV_CNT	(0xb2b << 2)
#define ISP_CUBICT_GLOBAL_STL_CNT	(0xb2c << 2)
#define ISP_CUBICT_GLOBAL_STAT_WINDOW	(0xb2d << 2)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_0	(0xb2e << 2)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_1	(0xb2f << 2)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_2	(0xb30 << 2)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_3	(0xb31 << 2)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_4	(0xb32 << 2)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_5	(0xb33 << 2)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_6	(0xb34 << 2)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_7	(0xb35 << 2)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_8	(0xb36 << 2)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_9	(0xb37 << 2)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_10	(0xb38 << 2)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_11	(0xb39 << 2)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_12	(0xb3a << 2)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_13	(0xb3b << 2)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_14	(0xb3c << 2)
#define ISP_CUBICT_SAD_SUM_IN_SECTION_15	(0xb3d << 2)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_0	(0xb3e << 2)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_1	(0xb3f << 2)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_2	(0xb40 << 2)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_3	(0xb41 << 2)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_4	(0xb42 << 2)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_5	(0xb43 << 2)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_6	(0xb44 << 2)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_7	(0xb45 << 2)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_8	(0xb46 << 2)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_9	(0xb47 << 2)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_10	(0xb48 << 2)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_11	(0xb49 << 2)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_12	(0xb4a << 2)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_13	(0xb4b << 2)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_14	(0xb4c << 2)
#define ISP_CUBICT_SAD_CNT_IN_SECTION_15	(0xb4d << 2)
#define ISP_CUBICT_GLOBAL_RATIO	        (0xb4e << 2)
#define ISP_CUBICT_ADP_GLOBAL_MIX_THD	(0xb4f << 2)
#define ISP_CUBICT_ADP_DTL_NFL	        (0xb50 << 2)
#define ISP_CUBICT_MIX_H_GAIN	        (0xb51 << 2)
#define ISP_CUBICT_MIX_L_GAIN	        (0xb52 << 2)
#define ISP_CUBICT_DELTA_STEP	        (0xb53 << 2)
#define ISP_CUBICT_MIX_P1_SEL	        (0xb54 << 2)
#define ISP_TNR_NP_LUT_0	        (0xb55 << 2)
#define ISP_TNR_NP_LUT_1	        (0xb56 << 2)
#define ISP_TNR_NP_LUT_2	        (0xb57 << 2)
#define ISP_TNR_NP_LUT_3	        (0xb58 << 2)
#define ISP_TNR_NP_LUT_4	        (0xb59 << 2)
#define ISP_TNR_NP_LUT_5	        (0xb5a << 2)
#define ISP_TNR_NP_LUT_6	        (0xb5b << 2)
#define ISP_TNR_NP_LUT_7	        (0xb5c << 2)
#define ISP_LOSS_CORING_META2ALP_0	(0xb5d << 2)
#define ISP_LOSS_CORING_META2ALP_1	(0xb5e << 2)

#define ISP_CUBICT_ALPHA0_LUT_ADDR	(0xb6d << 2)
#define ISP_CUBICT_ALPHA0_LUT_DATA	(0xb6e << 2)
#define ISP_CUBICT_TOP_HW_CTRL	        (0xb7f << 2)

#define ISP_MCNR_DS	                (0xc00 << 2)
#define ISP_MCNR_ST_CMV_0	        (0xc01 << 2)
#define ISP_MCNR_ST_CMV_1	        (0xc02 << 2)
#define ISP_MCNR_ST_CMV_2	        (0xc03 << 2)
#define ISP_MCNR_ST_CMV_3	        (0xc04 << 2)
#define ISP_MCNR_ST_CMV_4	        (0xc05 << 2)
#define ISP_MCNR_ST_CMV_5	        (0xc06 << 2)
#define ISP_MCNR_ST_CMV_6	        (0xc07 << 2)
#define ISP_MCNR_RAND_CMV_0	        (0xc08 << 2)
#define ISP_MCNR_RAND_CMV_1	        (0xc09 << 2)
#define ISP_MCNR_RAND_SEED_INT	        (0xc0a << 2)
#define ISP_MCNR_RAND_SEED_FRAC	        (0xc0b << 2)
#define ISP_MCNR_ZMV	                (0xc0c << 2)
#define ISP_MCNR_ZMV_DETAIL	        (0xc0d << 2)
#define ISP_MCNR_ZMV_SAD	        (0xc0e << 2)
#define ISP_MCNR_PURE_DETAIL	        (0xc0f << 2)
#define ISP_MCNR_PURE_DETAIL_GAIN	(0xc10 << 2)
#define ISP_MCNR_PURE_SAD	        (0xc11 << 2)
#define ISP_MCNR_MAXTRAN_CURVE	        (0xc12 << 2)
#define ISP_MCNR_PURE_SAD_TH0	        (0xc13 << 2)
#define ISP_MCNR_PURE_SAD_TH1	        (0xc14 << 2)
#define ISP_MCNR_PURE_SAD_NP_GAIN	(0xc15 << 2)
#define ISP_MCNR_PURE_SAD_NP_LUT_0	(0xc16 << 2)
#define ISP_MCNR_PURE_SAD_NP_LUT_1	(0xc17 << 2)
#define ISP_MCNR_PURE_SAD_NP_LUT_2	(0xc18 << 2)
#define ISP_MCNR_PURE_SAD_NP_LUT_3	(0xc19 << 2)
#define ISP_MCNR_PURE_SAD_NP_LUT_4	(0xc1a << 2)
#define ISP_MCNR_PURE_SAD_NP_LUT_5	(0xc1b << 2)
#define ISP_MCNR_PURE_SAD_NP_LUT_6	(0xc1c << 2)
#define ISP_MCNR_PURE_SAD_NP_LUT_7	(0xc1d << 2)
#define ISP_MCNR_PURE_SAD_NP_LUT_8	(0xc1e << 2)
#define ISP_MCNR_PURE_SAD_NP_LUT_9	(0xc1f << 2)
#define ISP_MCNR_PURE_SAD_NP_LUT_10	(0xc20 << 2)
#define ISP_MCNR_PURE_SAD_NP_LUT_11	(0xc21 << 2)
#define ISP_MCNR_PURE_SAD_NP_LUT_12	(0xc22 << 2)
#define ISP_MCNR_PURE_SAD_NP_LUT_13	(0xc23 << 2)
#define ISP_MCNR_PURE_SAD_NP_LUT_14	(0xc24 << 2)
#define ISP_MCNR_PURE_SAD_NP_LUT_15	(0xc25 << 2)
#define ISP_MCNR_PURE_SAD_TH_MASK_0	(0xc26 << 2)
#define ISP_MCNR_PURE_SAD_TH_MASK_1	(0xc27 << 2)
#define ISP_MCNR_PURE_SAD_TH_MASK_2	(0xc28 << 2)
#define ISP_MCNR_PURE_SAD_TH_MASK_3	(0xc29 << 2)
#define ISP_MCNR_MVDIFF	                (0xc2a << 2)
#define ISP_MCNR_WEIGTH_SAD	        (0xc2b << 2)
#define ISP_MCNR_SMOOTH_PROC_0	        (0xc2c << 2)
#define ISP_MCNR_SMOOTH_PROC_1	        (0xc2d << 2)
#define ISP_MCNR_SMOOTH_PROC_2	        (0xc2e << 2)
#define ISP_MCNR_ZMV_PATCH_EN	        (0xc2f << 2)
#define ISP_MCNR_ZMV_PATCH_PENALTY	(0xc30 << 2)
#define ISP_MCNR_SSAD_DETAIL	        (0xc31 << 2)
#define ISP_MCNR_MSAD_DETAIL	        (0xc32 << 2)
#define ISP_MCNR_MVDIFF_GAIN	        (0xc33 << 2)
#define ISP_MCNR_META_SAD_TH0	        (0xc34 << 2)
#define ISP_MCNR_META_DELTA_STEP0	(0xc35 << 2)
#define ISP_MCNR_META_SAD_TH1	        (0xc36 << 2)
#define ISP_MCNR_META_DELTA_STEP1	(0xc37 << 2)
#define ISP_MCNR_META_POST_PROC	        (0xc38 << 2)
#define ISP_MCNR_OBMC_0	                (0xc39 << 2)
#define ISP_MCNR_OBMC_1                 (0xc3a << 2)
#define ISP_MCNR_OBMC_2	                (0xc3b << 2)
#define ISP_MCNR_OBMC_3	                (0xc3c << 2)
#define ISP_MCNR_ALPHA_0_0	        (0xc3d << 2)
#define ISP_MCNR_ALPHA_0_1	        (0xc3e << 2)
#define ISP_MCNR_ALPHA_0_2	        (0xc3f << 2)
#define ISP_MCNR_ALPHA_0_3	        (0xc40 << 2)
#define ISP_MCNR_ALPHA_0_4	        (0xc41 << 2)
#define ISP_MCNR_ALPHA_0_5	        (0xc42 << 2)
#define ISP_MCNR_ALPHA_0_6	        (0xc43 << 2)
#define ISP_MCNR_ALPHA_0_7	        (0xc44 << 2)
#define ISP_MCNR_ALPHA_1_0	        (0xc45 << 2)
#define ISP_MCNR_ALPHA_1_1	        (0xc46 << 2)
#define ISP_MCNR_ALPHA_1_2	        (0xc47 << 2)
#define ISP_MCNR_ALPHA_1_3	        (0xc48 << 2)
#define ISP_MCNR_ALPHA_1_4	        (0xc49 << 2)
#define ISP_MCNR_ALPHA_1_5	        (0xc4a << 2)
#define ISP_MCNR_ALPHA_1_6	        (0xc4b << 2)
#define ISP_MCNR_ALPHA_1_7	        (0xc4c << 2)
#define ISP_MCNR_ALPHA_2_0	        (0xc4d << 2)
#define ISP_MCNR_ALPHA_2_1	        (0xc4e << 2)
#define ISP_MCNR_ALPHA_2_2	        (0xc4f << 2)
#define ISP_MCNR_ALPHA_2_3	        (0xc50 << 2)
#define ISP_MCNR_ALPHA_2_4	        (0xc51 << 2)
#define ISP_MCNR_ALPHA_2_5	        (0xc52 << 2)
#define ISP_MCNR_ALPHA_2_6	        (0xc53 << 2)
#define ISP_MCNR_ALPHA_2_7	        (0xc54 << 2)
#define ISP_MCNR_ALPHA_3_0	        (0xc55 << 2)
#define ISP_MCNR_ALPHA_3_1	        (0xc56 << 2)
#define ISP_MCNR_ALPHA_3_2	        (0xc57 << 2)
#define ISP_MCNR_ALPHA_3_3	        (0xc58 << 2)
#define ISP_MCNR_ALPHA_3_4	        (0xc59 << 2)
#define ISP_MCNR_ALPHA_3_5	        (0xc5a << 2)
#define ISP_MCNR_ALPHA_3_6	        (0xc5b << 2)
#define ISP_MCNR_ALPHA_3_7	        (0xc5c << 2)
#define ISP_MCNR_ALPHA_4_0	        (0xc5d << 2)
#define ISP_MCNR_ALPHA_4_1	        (0xc5e << 2)
#define ISP_MCNR_ALPHA_4_2	        (0xc5f << 2)
#define ISP_MCNR_ALPHA_4_3	        (0xc60 << 2)
#define ISP_MCNR_ALPHA_4_4	        (0xc61 << 2)
#define ISP_MCNR_ALPHA_4_5	        (0xc62 << 2)
#define ISP_MCNR_ALPHA_4_6	        (0xc63 << 2)
#define ISP_MCNR_ALPHA_4_7	        (0xc64 << 2)
#define ISP_MCNR_ALPHA_5_0	        (0xc65 << 2)
#define ISP_MCNR_ALPHA_5_1	        (0xc66 << 2)
#define ISP_MCNR_ALPHA_5_2	        (0xc67 << 2)
#define ISP_MCNR_ALPHA_5_3	        (0xc68 << 2)
#define ISP_MCNR_ALPHA_5_4	        (0xc69 << 2)
#define ISP_MCNR_ALPHA_5_5	        (0xc6a << 2)
#define ISP_MCNR_ALPHA_5_6	        (0xc6b << 2)
#define ISP_MCNR_ALPHA_5_7	        (0xc6c << 2)
#define ISP_MCNR_ALPHA_6_0	        (0xc6d << 2)
#define ISP_MCNR_ALPHA_6_1	        (0xc6e << 2)
#define ISP_MCNR_ALPHA_6_2	        (0xc6f << 2)
#define ISP_MCNR_ALPHA_6_3	        (0xc70 << 2)
#define ISP_MCNR_ALPHA_6_4	        (0xc71 << 2)
#define ISP_MCNR_ALPHA_6_5	        (0xc72 << 2)
#define ISP_MCNR_ALPHA_6_6	        (0xc73 << 2)
#define ISP_MCNR_ALPHA_6_7	        (0xc74 << 2)
#define ISP_MCNR_ALPHA_7_0	        (0xc75 << 2)
#define ISP_MCNR_ALPHA_7_1	        (0xc76 << 2)
#define ISP_MCNR_ALPHA_7_2	        (0xc77 << 2)
#define ISP_MCNR_ALPHA_7_3	        (0xc78 << 2)
#define ISP_MCNR_ALPHA_7_4	        (0xc79 << 2)
#define ISP_MCNR_ALPHA_7_5	        (0xc7a << 2)
#define ISP_MCNR_ALPHA_7_6	        (0xc7b << 2)
#define ISP_MCNR_ALPHA_7_7	        (0xc7c << 2)
#define ISP_MCNR_ZMV_ALPHA	        (0xc7d << 2)
#define ISP_MCNR_PRE_ALPHA	        (0xc7e << 2)

#define ISP_MCNR_TOP_GCLK_CTRL	       (0xcf0 << 2)
#define ISP_MCNR_HW_CTRL0	       (0xcf1 << 2)
#define ISP_MCNR_DBG0	               (0xcf2 << 2)
#define ISP_MCNR_DBG1	               (0xcf3 << 2)
#define ISP_MCNR_MV_DBG0	       (0xcf4 << 2)
#define ISP_MCNR_MV_DBG1	       (0xcf5 << 2)


#define ISP_RAWCNR_CTRL	                        (0xd00 << 2)
#define ISP_RAWCNR_META_ADP_LUT_0	        (0xd01 << 2)
#define ISP_RAWCNR_META_ADP_LUT_1	        (0xd02 << 2)
#define ISP_RAWCNR_LUMA_CHROMA_GAIN_LUT_0	(0xd03 << 2)
#define ISP_RAWCNR_LUMA_CHROMA_GAIN_LUT_1	(0xd04 << 2)
#define ISP_RAWCNR_LUMA_CHROMA_GAIN_LUT_2	(0xd05 << 2)
#define ISP_RAWCNR_LUMA_CHROMA_GAIN_LUT_3	(0xd06 << 2)
#define ISP_RAWCNR_LUMA_CHROMA_GAIN_LUT_4	(0xd07 << 2)
#define ISP_RAWCNR_LUMA_CHROMA_GAIN_LUT_5	(0xd08 << 2)
#define ISP_RAWCNR_LUMA_CHROMA_GAIN_LUT_6	(0xd09 << 2)
#define ISP_RAWCNR_LUMA_CHROMA_GAIN_LUT_7	(0xd0a << 2)
#define ISP_RAWCNR_CSIG_WEIGHT5X5_LUT_0	        (0xd0b << 2)
#define ISP_RAWCNR_CSIG_WEIGHT5X5_LUT_1	        (0xd0c << 2)
#define ISP_RAWCNR_CSIG_WEIGHT5X5_LUT_2	        (0xd0d << 2)
#define ISP_RAWCNR_NP_0	                        (0xd0e << 2)
#define ISP_RAWCNR_NP_1	                        (0xd0f << 2)
#define ISP_RAWCNR_NP_2	                        (0xd10 << 2)
#define ISP_RAWCNR_NP_3	                        (0xd11 << 2)
#define ISP_RAWCNR_NP_4	                        (0xd12 << 2)
#define ISP_RAWCNR_NP_5	                        (0xd13 << 2)
#define ISP_RAWCNR_NP_6	                        (0xd14 << 2)
#define ISP_RAWCNR_NP_7	                        (0xd15 << 2)
#define ISP_RAWCNR_NP_CTRL	                (0xd16 << 2)
#define ISP_RAWCNR_SNRFLAG_GAIN	                (0xd17 << 2)
#define ISP_RAWCNR_UCOR_SUM_DIF_THD	        (0xd18 << 2)
#define ISP_RAWCNR_MISC_CTRL0	                (0xd19 << 2)
#define ISP_RAWCNR_CURBLK_SUM_THD	        (0xd1a << 2)
#define ISP_RAWCNR_CHROMA_MAX_MIN_THD	        (0xd1b << 2)
#define ISP_RAWCNR_LUMA_MAX_MIN_THD	        (0xd1c << 2)
#define ISP_RAWCNR_SUBLK_SNR_FLAG_GAIN_LUT	(0xd1d << 2)



#define ISP_LSWB_EOTF_OFST0	(0x1000 << 2)
#define ISP_LSWB_EOTF_OFST1	(0x1001 << 2)
#define ISP_LSWB_EOTF_PARAM	(0x1002 << 2)
#define ISP_LSWB_EOTF_NUM	(0x1003 << 2)
#define ISP_LSWB_EOTF_STP	(0x1004 << 2)
#define ISP_LSWB_IDG_GAIN0	(0x1005 << 2)
#define ISP_LSWB_IDG_GAIN1	(0x1006 << 2)
#define ISP_LSWB_IDG_GAIN2	(0x1007 << 2)
#define ISP_LSWB_IDG_OFST	(0x1008 << 2)
#define ISP_LSWB_BLC_MODE	(0x1009 << 2)
#define ISP_LSWB_BLC_OFST0	(0x100a << 2)
#define ISP_LSWB_BLC_OFST1	(0x100b << 2)
#define ISP_LSWB_BLC_OFST2	(0x100c << 2)
#define ISP_LSWB_BLC_PHSOFST	(0x100d << 2)
#define ISP_LSWB_WB_GAIN0	(0x100e << 2)
#define ISP_LSWB_WB_GAIN1	(0x100f << 2)
#define ISP_LSWB_WB_GAIN2	(0x1010 << 2)
#define ISP_LSWB_WB_LIMIT0	(0x1011 << 2)
#define ISP_LSWB_WB_LIMIT1	(0x1012 << 2)
#define ISP_LSWB_WB_LIMIT2	(0x1013 << 2)
#define ISP_LSWB_WB_PHSOFST	(0x1014 << 2)
#define ISP_LSWB_LNS_PHSOFST	(0x1015 << 2)
#define ISP_LSWB_RS_PARAM	(0x1016 << 2)
#define ISP_LSWB_RS_XSCALE	(0x1017 << 2)
#define ISP_LSWB_RS_YSCALE	(0x1018 << 2)
#define ISP_LSWB_RS_CENTER	(0x1019 << 2)
#define ISP_LSWB_RS_CENTEROFST_0	(0x101a << 2)
#define ISP_LSWB_RS_CENTEROFST_1	(0x101b << 2)
#define ISP_LSWB_RS_CENTEROFST_2	(0x101c << 2)
#define ISP_LSWB_RS_CENTEROFST_3	(0x101d << 2)
#define ISP_LSWB_MS_PARAM	(0x101e << 2)
#define ISP_LSWB_MS_LUTNORM_0	(0x101f << 2)
#define ISP_LSWB_MS_LUTNORM_1	(0x1020 << 2)
#define ISP_LSWB_MS_LUTNORM_2	(0x1021 << 2)
#define ISP_LSWB_MS_LUTNORM_3	(0x1022 << 2)
#define ISP_LSWB_MS_ALP	        (0x1023 << 2)
#define ISP_LSWB_MS_XSHIFT	(0x1024 << 2)
#define ISP_LSWB_MS_YSHIFT	(0x1025 << 2)
#define ISP_LSWB_MS_NUM         (0x1026 << 2)
#define ISP_LSWB_MS_XSCALE	(0x1027 << 2)
#define ISP_LSWB_MS_YSCALE	(0x1028 << 2)
#define ISP_LSWB_MS_LIMIT	(0x1029 << 2)
#define ISP_EOTF_DEBUG_IN_CHECKSUM	   (0x102a << 2)
#define ISP_EOTF_DEBUG_OUT_CHECKSUM	   (0x102b << 2)
#define ISP_IDG_DEBUG_IN_CHECKSUM	   (0x102c << 2)
#define ISP_IDG_DEBUG_OUT_CHECKSUM	   (0x102d << 2)
#define ISP_BL_DEBUG_IN_CHECKSUM	   (0x102e << 2)
#define ISP_BL_DEBUG_OUT_CHECKSUM	   (0x102f << 2)
#define ISP_WB_DEBUG_IN_CHECKSUM	   (0x1030 << 2)
#define ISP_WB_DEBUG_OUT_CHECKSUM	   (0x1031 << 2)
#define ISP_LSN_RAD_DEBUG_IN_CHECKSUM	   (0x1032 << 2)
#define ISP_LSN_RAD_DEBUG_OUT_CHECKSUM	   (0x1033 << 2)
#define ISP_LSN_MESH_DEBUG_IN_CHECKSUM	   (0x1034 << 2)
#define ISP_LSN_MESH_DEBUG_OUT_CHECKSUM	 (0x1035 << 2)

#define ISP_LNS_RAD_LUT_ADDR	(0x10f0 << 2)
#define ISP_LNS_RAD_LUT_DATA	(0x10f1 << 2)
#define ISP_LNS_MESH_LUT_ADDR	(0x10f2 << 2)
#define ISP_LNS_MESH_LUT_DATA	(0x10f3 << 2)
#define ISP_LNS_EOTF0_LUT_ADDR	(0x10f4 << 2)
#define ISP_LNS_EOTF0_LUT_DATA	(0x10f5 << 2)
#define ISP_LNS_EOTF1_LUT_ADDR	(0x10f6 << 2)
#define ISP_LNS_EOTF1_LUT_DATA	(0x10f7 << 2)
#define ISP_LNS_GCLK_CTRL	(0x10f8 << 2)

#define ISP_GTM_GAIN	        (0x1100 << 2)
#define ISP_GTM_OFST	        (0x1101 << 2)
#define ISP_GTM_LUT_NUM	        (0x1102 << 2)
#define ISP_GTM_LUT_STP	        (0x1103 << 2)
#define ISP_GTM_LUT129_ADDR	(0x1110 << 2)
#define ISP_GTM_LUT129_DATA	(0x1111 << 2)
#define ISP_GTM_GLK_CTRL	(0x1112 << 2)

#define ISP_LTM_HIST_POW_Y	(0x1200 << 2)
#define ISP_LTM_GLBWIN_H	(0x1201 << 2)
#define ISP_LTM_GLBWIN_V	(0x1202 << 2)
#define ISP_LTM_HIST_POW_DIVISOR	(0x1203 << 2)
#define ISP_LTM_STA_FLOOR	(0x1204 << 2)
#define ISP_LTM_STAT_BIN	(0x1205 << 2)
#define ISP_LTM_STA_DARK_NOISE	(0x1206 << 2)
#define ISP_LTM_STA_GMIN_TOTAL	(0x1207 << 2)
#define ISP_LTM_STA_GMAX_TOTAL	(0x1208 << 2)
#define ISP_LTM_STA_LOC_PERC	(0x1209 << 2)
#define ISP_LTM_POW_CRTL	(0x120a << 2)
#define ISP_LTM_SHRP_CRTL	(0x120b << 2)
#define ISP_LTM_SHRP_NOISE	(0x120c << 2)
#define ISP_LTM_SHRP_EXP_THD	(0x120d << 2)
#define ISP_LTM_LOG_KEY	        (0x120e << 2)
#define ISP_LTM_WHITE_LEVEL	(0x120f << 2)
#define ISP_LTM_BLACK_LEVEL	(0x1210 << 2)
#define ISP_LTM_FINAL_CTRL	(0x1211 << 2)
#define ISP_LTM_FLT_CTRL	(0x1212 << 2)
#define ISP_LTM_STA_LPF_CTRL	(0x1213 << 2)
#define ISP_LTM_STA_HIDX_0_1	(0x1214 << 2)
#define ISP_LTM_STA_HIDX_2_3	(0x1215 << 2)
#define ISP_LTM_STA_HIDX_4_5	(0x1216 << 2)
#define ISP_LTM_STA_HIDX_6_7	(0x1217 << 2)
#define ISP_LTM_STA_HIDX_8_9	(0x1218 << 2)
#define ISP_LTM_STA_HIDX_10_11	(0x1219 << 2)
#define ISP_LTM_STA_HIDX_12	(0x121a << 2)
#define ISP_LTM_STA_VIDX_0_1	(0x121b << 2)
#define ISP_LTM_STA_VIDX_2_3	(0x121c << 2)
#define ISP_LTM_STA_VIDX_4_5	(0x121d << 2)
#define ISP_LTM_STA_VIDX_6_7	(0x121e << 2)
#define ISP_LTM_STA_VIDX_8	(0x121f << 2)
#define ISP_LTM_STA_HST_SUM_GLBL	(0x1220 << 2)
#define ISP_LTM_STA_HST_SUM_GLBH	(0x1221 << 2)
#define ISP_LTM_STA_GLB	                (0x1222 << 2)

#define ISP_LTM_STA_THD_ADDR	(0x1230 << 2)
#define ISP_LTM_STA_THD_DATA	(0x1231 << 2)
#define ISP_LTM_BLK_STA_ADDR	(0x1232 << 2)
#define ISP_LTM_BLK_STA_DATA	(0x1233 << 2)
#define ISP_LTM_CCRAT_ADDR	(0x1234 << 2)
#define ISP_LTM_CCRAT_DATA	(0x1235 << 2)
#define ISP_LTM_CCALP_ADDR	(0x1236 << 2)
#define ISP_LTM_CCALP_DATA	(0x1237 << 2)
#define ISP_LTM_RO_LMIN_ADDR	(0x1238 << 2)
#define ISP_LTM_RO_LMIN_DATA	(0x1239 << 2)
#define ISP_LTM_RO_LMAX_ADDR	(0x123a << 2)
#define ISP_LTM_RO_LMAX_DATA	(0x123b << 2)
#define ISP_LTM_RO_BLK_SUM_ADDR	(0x123c << 2)
#define ISP_LTM_RO_BLK_SUM_DATA	(0x123d << 2)
#define ISP_LTM_RO_GLB_ADDR	(0x123e << 2)
#define ISP_LTM_RO_GLB_DATA	(0x123f << 2)
#define ISP_LTM_RO_BIN_ADDR	(0x1240 << 2)
#define ISP_LTM_RO_BIN_DATA	(0x1241 << 2)
#define ISP_TM_GCLK	        (0x1242 << 2)
#define ISP_LTM_DBGINFO_RST	(0x1243 << 2)
#define ISP_LTM_DBG_RO_0	(0x1244 << 2)
#define ISP_LTM_DBG_RO_1	(0x1245 << 2)
#define ISP_LTM_DBG_RO_2	(0x1246 << 2)
#define ISP_LTM_DBG_RO_3	(0x1247 << 2)
#define ISP_LTM_DBG_RO_4	(0x1248 << 2)


#define ISP_DMS_COMMON_PARAM0	(0x1400 << 2)
#define ISP_DMS_COMMON_PARAM1	(0x1401 << 2)
#define ISP_DMS_CDM_GRN	        (0x1402 << 2)
#define ISP_DMS_GRN_REF0	(0x1403 << 2)
#define ISP_DMS_GRN_REF1	(0x1404 << 2)
#define ISP_DMS_PRE_PARAM	(0x1405 << 2)
#define ISP_DMS_CT_PARAM0	(0x1406 << 2)
#define ISP_DMS_CT_PARAM1	(0x1407 << 2)
#define ISP_DMS_CT_PARAM2	(0x1408 << 2)
#define ISP_DMS_CT_PARAM3	(0x1409 << 2)
#define ISP_DMS_DRT_GRAD	(0x140a << 2)
#define ISP_DMS_DRT_MAXERR	(0x140b << 2)
#define ISP_DMS_DRT_PARAM	(0x140c << 2)
#define ISP_DMS_DRT_HFRQ0	(0x140d << 2)
#define ISP_DMS_DRT_HFRQ1	(0x140e << 2)
#define ISP_DMS_DRT_HFRQ2	(0x140f << 2)
#define ISP_DMS_DRT_AMBG0	(0x1410 << 2)
#define ISP_DMS_DRT_AMBG1	(0x1411 << 2)
#define ISP_DMS_DRT_AMBG2	(0x1412 << 2)
#define ISP_DMS_DRT_AMBG3	(0x1413 << 2)
#define ISP_DMS_DRT_AMBG4	(0x1414 << 2)
#define ISP_DMS_AMBG_SQR_LUT_0	(0x1415 << 2)
#define ISP_DMS_AMBG_SQR_LUT_1	(0x1416 << 2)
#define ISP_DMS_AMBG_SQR_LUT_2	(0x1417 << 2)
#define ISP_DMS_AMBG_SQR_LUT_3	(0x1418 << 2)
#define ISP_DMS_PP_EN	        (0x1419 << 2)


#define ISP_DMS_CORE_GCLK_CTRL	(0x1470 << 2)
#define ISP_DMS_PP_GCLK_CTRL	(0x1471 << 2)


#define ISP_POST_TOP_MISC	(0x1800 << 2)
#define ISP_POST_TOP_GCLK_CTRL0	(0x1801 << 2)
#define ISP_POST_TOP_GCLK_CTRL1	(0x1802 << 2)
#define ISP_POST_TOP_SYNC_CTRL0	(0x1803 << 2)
#define ISP_POST_TOP_SYNC_CTRL1	(0x1804 << 2)
#define ISP_POST_STATS_RAM_ADDR	(0x1805 << 2)
#define ISP_POST_RO_STATS_RAM_DATA	(0x1806 << 2)
#define ISP_POST_INT_EN	        (0x1807 << 2)
#define ISP_POST_INT_STATUS	(0x1808 << 2)
#define ISP_POST_RO_DBG_STATE	(0x1809 << 2)
#define ISP_POST_C422_MODE	(0x180f << 2)
#define ISP_CM0_INP_OFST01	(0x1810 << 2)
#define ISP_CM0_INP_OFST2	(0x1811 << 2)
#define ISP_CM0_COEF00_01	(0x1812 << 2)
#define ISP_CM0_COEF02_10	(0x1813 << 2)
#define ISP_CM0_COEF11_12	(0x1814 << 2)
#define ISP_CM0_COEF20_21	(0x1815 << 2)
#define ISP_CM0_COEF22_OUP_OFST0	(0x1816 << 2)
#define ISP_CM0_OUP_OFST12_RS	(0x1817 << 2)
#define ISP_CM1_INP_OFST01	(0x181e << 2)
#define ISP_CM1_INP_OFST2	(0x181f << 2)
#define ISP_CM1_COEF00_01	(0x1820 << 2)
#define ISP_CM1_COEF02_10	(0x1821 << 2)
#define ISP_CM1_COEF11_12	(0x1822 << 2)
#define ISP_CM1_COEF20_21	(0x1823 << 2)
#define ISP_CM1_COEF22_OUP_OFST0	(0x1824 << 2)
#define ISP_CM1_OUP_OFST12_RS	(0x1825 << 2)
#define ISP_CCM_MTX_00_01	(0x1826 << 2)
#define ISP_CCM_MTX_02_03	(0x1827 << 2)
#define ISP_CCM_MTX_10_11	(0x1828 << 2)
#define ISP_CCM_MTX_12_13	(0x1829 << 2)
#define ISP_CCM_MTX_20_21	(0x182a << 2)
#define ISP_CCM_MTX_22_23_RS	(0x182b << 2)
#define ISP_CCM_MTX_GAIN01	(0x182c << 2)
#define ISP_CCM_MTX_GAIN23	(0x182d << 2)
#define ISP_CCM_MTX_OFST01	(0x182e << 2)
#define ISP_CCM_MTX_OFST23	(0x182f << 2)
#define ISP_PST_GAMMA_MODE	(0x1830 << 2)
#define ISP_PST_GAMMA_STP	(0x1831 << 2)
#define ISP_PST_GAMMA_NUM	(0x1832 << 2)
#define ISP_PST_GAMMA_LUT_ADDR	(0x1833 << 2)
#define ISP_PST_GAMMA_LUT_DATA	(0x1834 << 2)
#define ISP_CVR_RECT_EN	        (0x1839 << 2)
#define ISP_CVR_RECT_HVSTART_0	(0x183a << 2)
#define ISP_CVR_RECT_HVSIZE_0	(0x183b << 2)
#define ISP_CVR_RECT_YUV_0	(0x183c << 2)
#define ISP_CVR_RECT_HVSTART_1	(0x183d << 2)
#define ISP_CVR_RECT_HVSIZE_1	(0x183e << 2)
#define ISP_CVR_RECT_YUV_1	(0x183f << 2)
#define ISP_CVR_RECT_HVSTART_2	(0x1840 << 2)
#define ISP_CVR_RECT_HVSIZE_2	(0x1841 << 2)
#define ISP_CVR_RECT_YUV_2	(0x1842 << 2)
#define ISP_CVR_RECT_HVSTART_3	(0x1843 << 2)
#define ISP_CVR_RECT_HVSIZE_3	(0x1844 << 2)
#define ISP_CVR_RECT_YUV_3	(0x1845 << 2)
#define ISP_CVR_RECT_HVSTART_4	(0x1846 << 2)
#define ISP_CVR_RECT_HVSIZE_4	(0x1847 << 2)
#define ISP_CVR_RECT_YUV_4	(0x1848 << 2)
#define ISP_CVR_RECT_HVSTART_5	(0x1849 << 2)
#define ISP_CVR_RECT_HVSIZE_5	(0x184a << 2)
#define ISP_CVR_RECT_YUV_5	(0x184b << 2)
#define ISP_CVR_RECT_HVSTART_6	(0x184c << 2)
#define ISP_CVR_RECT_HVSIZE_6	(0x184d << 2)
#define ISP_CVR_RECT_YUV_6	(0x184e << 2)
#define ISP_CVR_RECT_HVSTART_7	(0x184f << 2)
#define ISP_CVR_RECT_HVSIZE_7	(0x1850 << 2)
#define ISP_CVR_RECT_YUV_7	(0x1851 << 2)

#define ISP_CM2_ADDR_PORT	(0x1852 << 2)
#define ISP_CM2_DATA_PORT	(0x1853 << 2)
#define ISP_CM2_SAT_GLB_GAIN_0	(0x1854 << 2)
#define ISP_CM2_SAT_GLB_GAIN_1	(0x1855 << 2)
#define ISP_CM2_SAT_GLB_GAIN_2	(0x1856 << 2)
#define ISP_CM2_EN	        (0x1857 << 2)
#define ISP_CM2_LUMA_MIN_MAX	(0x1858 << 2)
#define ISP_CM2_CHRM_U_MIN_MAX	(0x1859 << 2)
#define ISP_CM2_CHRM_V_MIN_MAX	(0x185a << 2)
#define ISP_CM2_ADJ_LUMA_VIA_HUE	(0x185b << 2)
#define ISP_CM2_ADJ_HUE_VIA_HUE	(0x185c << 2)
#define ISP_CM2_BEFORE_UV_OFFSET	(0x185d << 2)
#define ISP_CM2_AFTER_UV_OFFSET	(0x185e << 2)
#define ISP_CM2_HUE_ADJ_MISC	(0x185f << 2)
#define ISP_CM2_ADJ_SAT_VIA_HS	(0x1860 << 2)
#define ISP_CM2_LUMA_BC	        (0x1861 << 2)
#define ISP_CM2_LUMA_BL	        (0x1862 << 2)
#define ISP_CM2_DEMO_ROI_START	(0x1863 << 2)
#define ISP_CM2_DEMO_ROI_END	(0x1864 << 2)
#define ISP_CM2_DEMO_POI	(0x1865 << 2)
#define ISP_CM2_DEMO_OWR	(0x1866 << 2)
#define ISP_CM2_DEMO_COI_START	(0x1867 << 2)
#define ISP_CM2_DEMO_COI_END	(0x1868 << 2)
#define ISP_CM2_DEMO_SPLIT_CTR	(0x1869 << 2)
#define ISP_CM2_DEMO_SPLIT_CHN	(0x186a << 2)
#define ISP_CM2_STA_WIN_01	(0x186b << 2)
#define ISP_CM2_STA_WIN_23	(0x186c << 2)
#define ISP_CM2_STA_SAT_HIST_MODE	(0x186d << 2)
#define ISP_CM2_STA_SAT_HIST_RANG_HTRD	(0x186e << 2)
#define ISP_CM2_STA_MISC	(0x186f << 2)
#define FRAME_SIZE_REG	        (0x1870 << 2)
#define RO_FRAME_REG	        (0x1871 << 2)
#define ISP_RO_CM2_HUE_HIST_0	(0x1872 << 2)
#define ISP_RO_CM2_SAT_HIST_0	(0x1873 << 2)
#define ISP_RO_CM2_HUE_HIST_1	(0x1874 << 2)
#define ISP_RO_CM2_SAT_HIST_1	(0x1875 << 2)
#define ISP_RO_CM2_HUE_HIST_2	(0x1876 << 2)
#define ISP_RO_CM2_SAT_HIST_2	(0x1877 << 2)
#define ISP_RO_CM2_HUE_HIST_3	(0x1878 << 2)
#define ISP_RO_CM2_SAT_HIST_3	(0x1879 << 2)
#define ISP_RO_CM2_HUE_HIST_4	(0x187a << 2)
#define ISP_RO_CM2_SAT_HIST_4	(0x187b << 2)
#define ISP_RO_CM2_HUE_HIST_5	(0x187c << 2)
#define ISP_RO_CM2_SAT_HIST_5	(0x187d << 2)
#define ISP_RO_CM2_HUE_HIST_6	(0x187e << 2)
#define ISP_RO_CM2_SAT_HIST_6	(0x187f << 2)
#define ISP_RO_CM2_HUE_HIST_7	(0x1880 << 2)
#define ISP_RO_CM2_SAT_HIST_7	(0x1881 << 2)
#define ISP_RO_CM2_HUE_HIST_8	(0x1882 << 2)
#define ISP_RO_CM2_SAT_HIST_8	(0x1883 << 2)
#define ISP_RO_CM2_HUE_HIST_9	(0x1884 << 2)
#define ISP_RO_CM2_SAT_HIST_9	(0x1885 << 2)
#define ISP_RO_CM2_HUE_HIST_10	(0x1886 << 2)
#define ISP_RO_CM2_SAT_HIST_10	(0x1887 << 2)
#define ISP_RO_CM2_HUE_HIST_11	(0x1888 << 2)
#define ISP_RO_CM2_SAT_HIST_11	(0x1889 << 2)
#define ISP_RO_CM2_HUE_HIST_12	(0x188a << 2)
#define ISP_RO_CM2_SAT_HIST_12	(0x188b << 2)
#define ISP_RO_CM2_HUE_HIST_13	(0x188c << 2)
#define ISP_RO_CM2_SAT_HIST_13	(0x188d << 2)
#define ISP_RO_CM2_HUE_HIST_14	(0x188e << 2)
#define ISP_RO_CM2_SAT_HIST_14	(0x188f << 2)
#define ISP_RO_CM2_HUE_HIST_15	(0x1890 << 2)
#define ISP_RO_CM2_SAT_HIST_15	(0x1891 << 2)
#define ISP_RO_CM2_HUE_HIST_16	(0x1892 << 2)
#define ISP_RO_CM2_SAT_HIST_16	(0x1893 << 2)
#define ISP_RO_CM2_HUE_HIST_17	(0x1894 << 2)
#define ISP_RO_CM2_SAT_HIST_17	(0x1895 << 2)
#define ISP_RO_CM2_HUE_HIST_18	(0x1896 << 2)
#define ISP_RO_CM2_SAT_HIST_18	(0x1897 << 2)
#define ISP_RO_CM2_HUE_HIST_19	(0x1898 << 2)
#define ISP_RO_CM2_SAT_HIST_19	(0x1899 << 2)
#define ISP_RO_CM2_HUE_HIST_20	(0x189a << 2)
#define ISP_RO_CM2_SAT_HIST_20	(0x189b << 2)
#define ISP_RO_CM2_HUE_HIST_21	(0x189c << 2)
#define ISP_RO_CM2_SAT_HIST_21	(0x189d << 2)
#define ISP_RO_CM2_HUE_HIST_22	(0x189e << 2)
#define ISP_RO_CM2_SAT_HIST_22	(0x189f << 2)
#define ISP_RO_CM2_HUE_HIST_23	(0x18a0 << 2)
#define ISP_RO_CM2_SAT_HIST_23	(0x18a1 << 2)
#define ISP_RO_CM2_HUE_HIST_24	(0x18a2 << 2)
#define ISP_RO_CM2_SAT_HIST_24	(0x18a3 << 2)
#define ISP_RO_CM2_HUE_HIST_25	(0x18a4 << 2)
#define ISP_RO_CM2_SAT_HIST_25	(0x18a5 << 2)
#define ISP_RO_CM2_HUE_HIST_26	(0x18a6 << 2)
#define ISP_RO_CM2_SAT_HIST_26	(0x18a7 << 2)
#define ISP_RO_CM2_HUE_HIST_27	(0x18a8 << 2)
#define ISP_RO_CM2_SAT_HIST_27	(0x18a9 << 2)
#define ISP_RO_CM2_HUE_HIST_28	(0x18aa << 2)
#define ISP_RO_CM2_SAT_HIST_28	(0x18ab << 2)
#define ISP_RO_CM2_HUE_HIST_29	(0x18ac << 2)
#define ISP_RO_CM2_SAT_HIST_29	(0x18ad << 2)
#define ISP_RO_CM2_HUE_HIST_30	(0x18ae << 2)
#define ISP_RO_CM2_SAT_HIST_30	(0x18af << 2)
#define ISP_RO_CM2_HUE_HIST_31	(0x18b0 << 2)
#define ISP_RO_CM2_SAT_HIST_31	(0x18b1 << 2)
#define ISP_RO_CM2_BLK_BIN	(0x18b2 << 2)
#define ISP_RO_CM2_BRT_BIN	(0x18b3 << 2)

#define ISP_LC_STA_CTRL	        (0x18c0 << 2)
#define ISP_PST_DNLP_STA_CTRL	(0x18c1 << 2)
#define ISP_PST_GLBWIN_H	(0x18c2 << 2)
#define ISP_PST_GLBWIN_V	(0x18c3 << 2)
#define ISP_DNLP_GLBWIN_H	(0x18c4 << 2)
#define ISP_DNLP_GLBWIN_V	(0x18c5 << 2)
#define ISP_LC_STA_HV_NUM	(0x18c6 << 2)
#define ISP_LC_STA_HIDX_0	(0x18c7 << 2)
#define ISP_LC_STA_HIDX_1	(0x18c8 << 2)
#define ISP_LC_STA_HIDX_2	(0x18c9 << 2)
#define ISP_LC_STA_HIDX_3	(0x18ca << 2)
#define ISP_LC_STA_HIDX_4	(0x18cb << 2)
#define ISP_LC_STA_HIDX_5	(0x18cc << 2)
#define ISP_LC_STA_HIDX_12	(0x18cd << 2)
#define ISP_LC_STA_VIDX_0	(0x18ce << 2)
#define ISP_LC_STA_VIDX_1	(0x18cf << 2)
#define ISP_LC_STA_VIDX_2	(0x18d0 << 2)
#define ISP_LC_STA_VIDX_3	(0x18d1 << 2)
#define ISP_LC_STA_VIDX_8	(0x18d2 << 2)
#define ISP_LC_STA_CSC_PREOFST_BLK	(0x18d3 << 2)
#define ISP_LC_STA_CSC_PSTOFST_BLK	(0x18d4 << 2)
#define ISP_LC_STA_CSC_CLIP_BLK	        (0x18d5 << 2)
#define ISP_LC_STA_CSC_PREOFST_GLB	(0x18d6 << 2)
#define ISP_LC_STA_CSC_PSTOFST_GLB	(0x18d7 << 2)
#define ISP_LC_STA_CSC_CLIP_GLB	        (0x18d8 << 2)
#define ISP_LC_STA_BLK_BRT_THRD	        (0x18d9 << 2)
#define ISP_RO_LC_STA_BLK_NUM	        (0x18da << 2)
#define ISP_RO_LC_STA_BRT_NUM	        (0x18db << 2)
#define ISP_RO_PST_STA	                (0x18dc << 2)
#define ISP_LC_SKIN_HUE_SAT_CTRL	(0x18dd << 2)
#define ISP_LC_SKIN_LUMA_CTRL	        (0x18de << 2)


#define ISP_LC_HIST_BLK_MISC	        (0x18f6 << 2)
#define ISP_POST_STA_GLB_MISC	        (0x18f7 << 2)
#define ISP_POST_STA_GLB_RD	        (0x18f8 << 2)
#define ISP_POST_STA_BLK_DMA_CNT	(0x18f9 << 2)

#define ISP_POST_PK_GCLK_CTRL	        (0x1900 << 2)
#define ISP_POST_PK_MISC	        (0x1901 << 2)
#define ISP_POST_PK_SYNC_CTRL	        (0x1902 << 2)
#define ISP_POST_DPS_CTL	        (0x1904 << 2)
#define ISP_POST_NRY_GAU_FILTER	        (0x1905 << 2)
#define ISP_POST_NRY_SIGMA_LUT	        (0x1906 << 2)
#define ISP_POST_NRY_SIGMA_BURST	(0x1907 << 2)
#define ISP_POST_NRY_ALPHA_MAX_LUT	(0x1908 << 2)
#define ISP_POST_NRC_GAU_FILTER	        (0x1909 << 2)
#define ISP_POST_PK_SAD_GAIN	        (0x190d << 2)
#define ISP_POST_PK_SAD_RATE	        (0x190e << 2)
#define ISP_POST_PK_CIR_HP_GAIN	        (0x190f << 2)
#define ISP_POST_PK_CIR_HP_GAIN_1	(0x1910 << 2)
#define ISP_POST_PK_CIR_BP_GAIN	        (0x1911 << 2)
#define ISP_POST_PK_CIR_BP_GAIN_1	(0x1912 << 2)
#define ISP_POST_PK_DRT_HP_GAIN	        (0x1913 << 2)
#define ISP_POST_PK_DRT_HP_GAIN_1	(0x1914 << 2)
#define ISP_POST_PK_DRT_BP_GAIN	        (0x1915 << 2)
#define ISP_POST_PK_DRT_BP_GAIN_1	(0x1916 << 2)
#define ISP_POST_PK_CIR_FILT_GAIN	(0x1917 << 2)
#define ISP_POST_PK_CIR_FILTER_BPLUT_0	(0x1918 << 2)
#define ISP_POST_PK_CIR_FILTER_BPLUT_1	(0x1919 << 2)
#define ISP_POST_PK_CIR_FILTER_BPLUT_2	(0x191a << 2)
#define ISP_POST_PK_CIR_FILT_HPLUT_0	(0x191b << 2)
#define ISP_POST_PK_CIR_FILT_HPLUT_1	(0x191c << 2)
#define ISP_POST_PK_CIR_FILT_HPLUT_2	(0x191d << 2)
#define ISP_POST_PK_DRT_FILT_GAIN	(0x191e << 2)
#define ISP_POST_PK_DRT_FILT_BP_LUT	(0x191f << 2)
#define ISP_POST_PK_DRT_FILT_HP_LUT	(0x1920 << 2)
#define ISP_POST_PK_DRT_FILT_BP_LUT_1	(0x1921 << 2)
#define ISP_POST_PK_DRT_FILT_HP_LUT_1	(0x1922 << 2)
#define ISP_POST_PK_FILT_CORING	        (0x1923 << 2)
#define ISP_POST_PK_DRT_FILT_MODE	(0x1924 << 2)
#define ISP_POST_PK_BLEND	        (0x1925 << 2)
#define ISP_POST_PK_BLEND_ALP_LUT_0	(0x1926 << 2)
#define ISP_POST_PK_BLEND_ALP_LUT_1	(0x1927 << 2)
#define ISP_POST_PK_BLEND_ALP_LUT_2	(0x1928 << 2)
#define ISP_POST_PK_BLEND_ALP_LUT_3	(0x1929 << 2)
#define ISP_POST_PK_BLEND_DRT_EDG_LUT_0	(0x192b << 2)
#define ISP_POST_PK_BLEND_DRT_EDG_LUT_1	(0x192c << 2)
#define ISP_POST_PK_BLEND_DRT_EDG_LUT_2	(0x192d << 2)
#define ISP_POST_PK_BLEND_DRT_EDG_LUT_3	(0x192e << 2)
#define ISP_POST_PK_FILT_BLEND	        (0x1930 << 2)
#define ISP_POST_PK_LUMA_GAIN_LUT	(0x1931 << 2)
#define ISP_POST_PK_LUMA_GAIN_LUT_1	(0x1932 << 2)
#define ISP_POST_PK_LUMA_OSHT_LUT	(0x1933 << 2)
#define ISP_POST_PK_LUMA_OSHT_LUT_1	(0x1934 << 2)
#define ISP_POST_PK_FINAL_GAIN	        (0x1935 << 2)
#define ISP_POST_PK_OSHT	        (0x1936 << 2)
#define ISP_POST_PK_DEBUG	        (0x1937 << 2)
#define ISP_POST_PK_DEBUG_DRT_FORCE	(0x1938 << 2)
#define ISP_SDE_MODE	                (0x1939 << 2)
#define ISP_SDE_RPLC_PKGAIN	        (0x193a << 2)
#define ISP_SDE_YUVRPLC01	        (0x193b << 2)
#define ISP_SDE_YUV_POS	                (0x193d << 2)
#define ISP_SDE_YUV_NEG	                (0x193e << 2)
#define ISP_POST_DRT_EN_CTL	        (0x193f << 2)
#define ISP_POST_SR3_DRTLPF_DIFF_CTL	(0x1940 << 2)
#define ISP_POST_SR3_DRTLPF_ALP0_0	(0x1941 << 2)
#define ISP_POST_SR3_DRTLPF_ALP0_1	(0x1942 << 2)
#define ISP_POST_SR3_DRTLPF_ALP0_2	(0x1943 << 2)
#define ISP_POST_SR3_DRTLPF_ALP0_OFST	(0x1944 << 2)
#define ISP_POST_SR3_DRTLPF_THETA	(0x1945 << 2)
#define ISP_POST_SR3_DRTLPF_BETA	(0x1946 << 2)
#define ISP_POST_SR3_DRTLPF_EDGE_0	(0x1947 << 2)
#define ISP_POST_SR3_DRTLPF_EDGE_1	(0x1948 << 2)
#define ISP_POST_ADA_GAIN_EN	        (0x1949 << 2)
#define ISP_POST_PK_ADA_GIAN_LUT_0	(0x194a << 2)
#define ISP_POST_PK_ADA_GIAN_LUT_1	(0x194b << 2)
#define ISP_POST_PK_ADA_GIAN_LUT_2	(0x194c << 2)
#define ISP_POST_PK_ADA_GIAN_LUT_3	(0x194d << 2)
#define ISP_POST_PK_ADA_GIAN_LUT_4	(0x194e << 2)
#define ISP_POST_PK_ADA_GIAN_LUT_5	(0x194f << 2)
#define ISP_POST_PK_ADA_GIAN_LUT_6	(0x1950 << 2)
#define ISP_POST_PK_ADA_GIAN_LUT_7	(0x1951 << 2)
#define ISP_POST_PK_ADA_GIAN_LUT_8	(0x1952 << 2)
#define ISP_POST_PK_ADA_GIAN_LUT_9	(0x1953 << 2)
#define ISP_POST_PK_ADA_GIAN_LUT_10	(0x1954 << 2)
#define ISP_POST_PK_ADA_GIAN_LUT_11	(0x1955 << 2)
#define ISP_POST_PK_ADA_GIAN_LUT_12	(0x1956 << 2)
#define ISP_POST_NR_ADA_GIAN_LUT_0	(0x1957 << 2)
#define ISP_POST_NR_ADA_GIAN_LUT_1	(0x1958 << 2)
#define ISP_POST_NR_ADA_GIAN_LUT_2	(0x1959 << 2)
#define ISP_POST_NR_ADA_GIAN_LUT_3	(0x195a << 2)
#define ISP_POST_NR_ADA_GIAN_LUT_4	(0x195b << 2)
#define ISP_POST_NR_ADA_GIAN_LUT_5	(0x195c << 2)
#define ISP_POST_NR_ADA_GIAN_LUT_6	(0x195d << 2)
#define ISP_POST_NR_ADA_GIAN_LUT_7	(0x195e << 2)
#define ISP_POST_NR_ADA_GIAN_LUT_8	(0x195f << 2)
#define ISP_POST_NR_ADA_GIAN_LUT_9	(0x1960 << 2)
#define ISP_POST_NR_ADA_GIAN_LUT_10	(0x1961 << 2)
#define ISP_POST_NR_ADA_GIAN_LUT_11	(0x1962 << 2)
#define ISP_POST_NR_ADA_GIAN_LUT_12	(0x1963 << 2)
#define ISP_PK_MOTION_ADP_CTRL	        (0x1964 << 2)
#define ISP_NRY_MOTION_ADP_LUT_0	(0x1965 << 2)
#define ISP_NRY_MOTION_ADP_LUT_1	(0x1966 << 2)
#define ISP_BP_MOTION_ADP_GAIN_LUT_0	(0x1967 << 2)
#define ISP_BP_MOTION_ADP_GAIN_LUT_1	(0x1968 << 2)
#define ISP_HP_MOTION_ADP_GAIN_LUT_0	(0x1969 << 2)
#define ISP_HP_MOTION_ADP_GAIN_LUT_1	(0x196a << 2)
#define ISP_PST_PRE_CTRL	        (0x1980 << 2)
#define ISP_PST_PRE_STRENGTH	        (0x1981 << 2)
#define ISP_PST_PRE_BPC_THRD_MARGIN	(0x1982 << 2)
#define ISP_PST_PRE_BPC_CTRL	        (0x1983 << 2)
#define ISP_PST_PRE_CBC_THRD0	        (0x1984 << 2)
#define ISP_PST_PRE_CBC_THRD1	        (0x1985 << 2)
#define ISP_PST_PRE_SLINE_THRD01	(0x1986 << 2)
#define ISP_POST_YRND_CRTL	        (0x1990 << 2)
#define ISP_POST_YRND_APRCT	        (0x1991 << 2)
#define ISP_POST_LUMA_THRD46	        (0x1992 << 2)
#define ISP_POST_LUMA_THRD03	        (0x1993 << 2)
#define ISP_POST_YRND_MAX_MARGIN_LUT1	(0x1994 << 2)
#define ISP_POST_YRND_MAX_MARGIN_LUT2	(0x1995 << 2)
#define ISP_POST_YRND_MIN_MARGIN_LUT1	(0x1996 << 2)
#define ISP_POST_YRND_MIN_MARGIN_LUT2	(0x1997 << 2)
#define ISP_POST_YRND_LUT	        (0x1998 << 2)
#define ISP_POST_YRND_SEED	        (0x1999 << 2)
#define ISP_POST_UV_COMPENSATION1	(0x199a << 2)
#define ISP_POST_UV_COMPENSATION2	(0x199b << 2)
#define CNR_GCLK_CTRL	                (0x19a0 << 2)
#define CNR_MISC	        (0x19a1 << 2)
#define CNR_CTRL	        (0x19a2 << 2)
#define CNR_HVDIF_COR_SFT	(0x19a3 << 2)
#define CNR_HVDIF_THRD	        (0x19a4 << 2)
#define CNR_HDIF_GAIN	        (0x19a5 << 2)
#define CNR_VDIF_GAIN	        (0x19a6 << 2)
#define CNR_HVBLD_CTRL	        (0x19a7 << 2)
#define CNR_HVBLD_ALP_MIMX	(0x19a8 << 2)
#define CNR_HVADD_GAIN	        (0x19a9 << 2)
#define CNR_ADPT_PRCT	        (0x19aa << 2)
#define CNR_UMARGIN	        (0x19ab << 2)
#define CNR_VMARGIN	        (0x19ac << 2)
#define CNR_TDIF_RNG_LUT_0	(0x19ad << 2)
#define CNR_TDIF_RNG_LUT_1	(0x19ae << 2)
#define CNR_TDIF_RNG_LUT_2	(0x19af << 2)
#define CNR_TDIF_RNG_LUT_3	(0x19b0 << 2)
#define CNR_YDIF_RNG_LUT_0	(0x19b1 << 2)
#define CNR_YDIF_RNG_LUT_1	(0x19b2 << 2)
#define CNR_YDIF_RNG_LUT_2	(0x19b3 << 2)
#define CNR_YDIF_RNG_LUT_3	(0x19b4 << 2)
#define CNR_FRG_CENT_RAD	(0x19b5 << 2)
#define CNR_CTRST_XTH_K	        (0x19b6 << 2)
#define CNR_CTRST_YTH_NRM	(0x19b7 << 2)
#define CNR_HMAP0_XTH	        (0x19b8 << 2)
#define CNR_HMAP0_K	        (0x19b9 << 2)
#define CNR_HMAP0_YTH_NRM	(0x19ba << 2)
#define CNR_HMAP1_XTH	        (0x19bb << 2)
#define CNR_HMAP1_K	        (0x19bc << 2)
#define CNR_HMAP1_YTH_NRM	(0x19bd << 2)
#define CNR_RAD_CENT	        (0x19be << 2)
#define CNR_RAD_XTH_K	        (0x19bf << 2)
#define CNR_RAD_YTH_NRM         (0x19c0 << 2)
#define CNR_LUMA_XTH_K	        (0x19c1 << 2)
#define CNR_LUMA_YTH_NRM	(0x19c2 << 2)
#define CNR_SAT0_XTH_K	        (0x19c3 << 2)
#define CNR_SAT0_YTH_NRM	(0x19c4 << 2)
#define CNR_SAT1_XTH_K	        (0x19c5 << 2)
#define CNR_SAT1_YTH	        (0x19c6 << 2)
#define CNR_ALP_XTH_K	        (0x19c7 << 2)
#define CNR_ALP_YTH_NRM	        (0x19c8 << 2)
#define CNR_FRG_HVWT_BLD	(0x19c9 << 2)
#define CNR_HUE_PRT_LUT_0	(0x19ca << 2)
#define CNR_HUE_PRT_LUT_1	(0x19cb << 2)
#define CNR_HUE_PRT_LUT_2	(0x19cc << 2)
#define CNR_HUE_PRT_LUT_3	(0x19cd << 2)
#define CNR_HUE_PRT_LUT_4	(0x19ce << 2)
#define CNR_HUE_PRT_LUT_5	(0x19cf << 2)
#define CNR_HUE_PRT_LUT_6	(0x19d0 << 2)
#define CNR_HUE_PRT_LUT_7	(0x19d1 << 2)
#define CNR_SATUR_BLK_NUM	(0x19d2 << 2)
#define CNR_SATUR_BLK_XSCL	(0x19d3 << 2)
#define CNR_SATUR_BLK_YSCL	(0x19d4 << 2)
#define CNR_SATUR_BLK_LUT_IDX	(0x19d5 << 2)
#define CNR_SATUR_BLK_LUT_DATA	(0x19d6 << 2)
#define CNR_CTRST_FRG_ALP	(0x19d7 << 2)
#define CNR_HS_DBG_MISC	        (0x19d8 << 2)


#define ISP_PST_TNR_ALP_LUT_0	(0x19f0 << 2)
#define ISP_PST_TNR_ALP_LUT_1	(0x19f1 << 2)
#define ISP_PST_TNR_CTRL	(0x19f2 << 2)
#define ISP_PST_TNR_HW	        (0x19f6 << 2)



#define ISP_CNTRST_MISC	        (0x1a00 << 2)
#define ISP_CNTRST_DNLP_CTRL	(0x1a04 << 2)
#define ISP_CNTRST_DNLP_YGRID_0	(0x1a05 << 2)
#define ISP_CNTRST_DNLP_YGRID_1	(0x1a06 << 2)
#define ISP_CNTRST_DNLP_YGRID_2	(0x1a07 << 2)
#define ISP_CNTRST_DNLP_YGRID_3	(0x1a08 << 2)
#define ISP_CNTRST_DNLP_YGRID_4	(0x1a09 << 2)
#define ISP_CNTRST_DNLP_YGRID_5	(0x1a0a << 2)
#define ISP_CNTRST_DNLP_YGRID_6	(0x1a0b << 2)
#define ISP_CNTRST_DNLP_YGRID_7	(0x1a0c << 2)
#define ISP_CNTRST_DNLP_YGRID_8	(0x1a0d << 2)
#define ISP_CNTRST_DNLP_YGRID_9	(0x1a0e << 2)
#define ISP_CNTRST_DNLP_YGRID_10	(0x1a0f << 2)
#define ISP_CNTRST_DNLP_YGRID_11	(0x1a10 << 2)
#define ISP_CNTRST_DNLP_YGRID_12	(0x1a11 << 2)
#define ISP_CNTRST_DNLP_YGRID_13	(0x1a12 << 2)
#define ISP_CNTRST_DNLP_YGRID_14	(0x1a13 << 2)
#define ISP_CNTRST_DNLP_YGRID_15	(0x1a14 << 2)
#define ISP_CNTRST_DNLP_YGRID_16	(0x1a15 << 2)
#define ISP_CNTRST_DNLP_YGRID_17	(0x1a16 << 2)
#define ISP_CNTRST_DNLP_YGRID_18	(0x1a17 << 2)
#define ISP_CNTRST_DNLP_YGRID_19	(0x1a18 << 2)
#define ISP_CNTRST_DNLP_YGRID_20	(0x1a19 << 2)
#define ISP_CNTRST_DNLP_YGRID_21	(0x1a1a << 2)
#define ISP_CNTRST_DNLP_YGRID_22	(0x1a1b << 2)
#define ISP_CNTRST_DNLP_YGRID_23	(0x1a1c << 2)
#define ISP_CNTRST_DNLP_YGRID_24	(0x1a1d << 2)
#define ISP_CNTRST_DNLP_YGRID_25	(0x1a1e << 2)
#define ISP_CNTRST_DNLP_YGRID_26	(0x1a1f << 2)
#define ISP_CNTRST_DNLP_YGRID_27	(0x1a20 << 2)
#define ISP_CNTRST_DNLP_YGRID_28	(0x1a21 << 2)
#define ISP_CNTRST_DNLP_YGRID_29	(0x1a22 << 2)
#define ISP_CNTRST_DNLP_YGRID_30	(0x1a23 << 2)
#define ISP_CNTRST_DNLP_YGRID_31	(0x1a24 << 2)
#define ISP_CNTRST_SAT_PRT_CRTL	        (0x1a25 << 2)
#define ISP_CNTRST_SAT_PRT_DIV_M	(0x1a26 << 2)
#define ISP_CNTRST_SAT_PRT_LMT_0_1	(0x1a27 << 2)
#define ISP_CNTRST_SAT_PRT_LMT_2	(0x1a28 << 2)
#define ISP_CNTRST_LC_INPUT_MUX	        (0x1a29 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_CTL	(0x1a2a << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_0	(0x1a2b << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_1	(0x1a2c << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_2	(0x1a2d << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_3	(0x1a2e << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_4	(0x1a2f << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_5	(0x1a30 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_6	(0x1a31 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_7	(0x1a32 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_8	(0x1a33 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_9	(0x1a34 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_10	(0x1a35 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_11	(0x1a36 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_12	(0x1a37 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_13	(0x1a38 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_14	(0x1a39 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_15	(0x1a3a << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_16	(0x1a3b << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_17	(0x1a3c << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_18	(0x1a3d << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_19	(0x1a3e << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_20	(0x1a3f << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_21	(0x1a40 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_22	(0x1a41 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_23	(0x1a42 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_24	(0x1a43 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_25	(0x1a44 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_26	(0x1a45 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_27	(0x1a46 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_28	(0x1a47 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_29	(0x1a48 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_30	(0x1a49 << 2)
#define ISP_CNTRST_PK_CLR_PRCT_LUT_31	(0x1a4a << 2)
#define ISP_CNTRST_PK_CLR_PRCT_GAIN	(0x1a4b << 2)
#define ISP_CNTRST_PK_CC_CTRL	        (0x1a4c << 2)
#define ISP_CNTRST_PK_CC_LUT_0	        (0x1a4d << 2)
#define ISP_CNTRST_PK_CC_LUT_1	        (0x1a4e << 2)
#define ISP_CNTRST_PK_CC_LUT_2	        (0x1a4f << 2)
#define ISP_CNTRST_PK_CC_LUT_3	        (0x1a50 << 2)
#define ISP_CNTRST_PK_CC_LUT_4	        (0x1a51 << 2)
#define ISP_CNTRST_PK_CC_LUT_5_6_7	(0x1a52 << 2)
#define ISP_LC_TOP_CTRL	                (0x1a60 << 2)
#define ISP_LC_DHZ_SKY_PROT0	        (0x1a61 << 2)
#define ISP_LC_DHZ_SKY_PROT1	        (0x1a62 << 2)
#define ISP_LC_DHZ_SKY_TRANS_COEF	(0x1a63 << 2)
#define ISP_LC_HV_NUM	                (0x1a64 << 2)
#define ISP_LC_SAT_LUT_IDX	        (0x1a65 << 2)
#define ISP_LC_SAT_LUT_DATA	        (0x1a66 << 2)
#define ISP_LC_DHZ_SKY_PROT_LUT_IDX	(0x1a67 << 2)
#define ISP_LC_DHZ_SKY_PROT_LUT_DATA	(0x1a68 << 2)
#define ISP_LC_CURVE_BLK_HIDX_0	        (0x1a69 << 2)
#define ISP_LC_CURVE_BLK_HIDX_1	        (0x1a6a << 2)
#define ISP_LC_CURVE_BLK_HIDX_2	        (0x1a6b << 2)
#define ISP_LC_CURVE_BLK_HIDX_3	        (0x1a6c << 2)
#define ISP_LC_CURVE_BLK_HIDX_4	        (0x1a6d << 2)
#define ISP_LC_CURVE_BLK_HIDX_5	        (0x1a6e << 2)
#define ISP_LC_CURVE_BLK_HIDX_12	(0x1a6f << 2)
#define ISP_LC_CURVE_BLK_VIDX_0	        (0x1a70 << 2)
#define ISP_LC_CURVE_BLK_VIDX_1	        (0x1a71 << 2)
#define ISP_LC_CURVE_BLK_VIDX_2	        (0x1a72 << 2)
#define ISP_LC_CURVE_BLK_VIDX_3	        (0x1a73 << 2)
#define ISP_LC_CURVE_BLK_VIDX_8	        (0x1a74 << 2)
#define ISP_LC_YUV2RGB_MAT_0	        (0x1a75 << 2)
#define ISP_LC_YUV2RGB_MAT_1	        (0x1a76 << 2)
#define ISP_LC_YUV2RGB_MAT_2	        (0x1a77 << 2)
#define ISP_LC_YUV2RGB_MAT_3	        (0x1a78 << 2)
#define ISP_LC_YUV2RGB_MAT_8	        (0x1a79 << 2)
#define ISP_LC_RGB2YUV_MAT_0	        (0x1a7a << 2)
#define ISP_LC_RGB2YUV_MAT_1	        (0x1a7b << 2)
#define ISP_LC_RGB2YUV_MAT_2	        (0x1a7c << 2)
#define ISP_LC_RGB2YUV_MAT_3	        (0x1a7d << 2)
#define ISP_LC_RGB2YUV_MAT_8	        (0x1a7e << 2)
#define ISP_LC_YUV2RGB_OFST	        (0x1a7f << 2)
#define ISP_LC_YUV2RGB_CLIP	        (0x1a80 << 2)
#define ISP_LC_RGB2YUV_OFST	        (0x1a81 << 2)
#define ISP_LC_RGB2YUV_CLIP	        (0x1a82 << 2)
#define ISP_LC_MAP_RAM_CTRL	        (0x1a83 << 2)
#define ISP_LC_MAP_RAM_ADDR	        (0x1a84 << 2)
#define ISP_LC_MAP_RAM_DATA	        (0x1a85 << 2)
#define ISP_LC_CURVE_CTRL	        (0x1aa0 << 2)
#define ISP_LC_CURVE_RAM_ADDR	        (0x1aa1 << 2)
#define ISP_LC_CURVE_RO_RAM_DATA	(0x1aa2 << 2)
#define ISP_LC_CURVE_YMINVAL_LMT_0	(0x1aa4 << 2)
#define ISP_LC_CURVE_YMINVAL_LMT_1	(0x1aa5 << 2)
#define ISP_LC_CURVE_YMINVAL_LMT_2	(0x1aa6 << 2)
#define ISP_LC_CURVE_YMINVAL_LMT_3	(0x1aa7 << 2)
#define ISP_LC_CURVE_YMINVAL_LMT_4	(0x1aa8 << 2)
#define ISP_LC_CURVE_YMINVAL_LMT_5	(0x1aa9 << 2)
#define ISP_LC_CURVE_YMINVAL_LMT_6	(0x1aaa << 2)
#define ISP_LC_CURVE_YMINVAL_LMT_7	(0x1aab << 2)
#define ISP_LC_CURVE_YPKBV_LMT_0	(0x1aac << 2)
#define ISP_LC_CURVE_YPKBV_LMT_1	(0x1aad << 2)
#define ISP_LC_CURVE_YPKBV_LMT_2	(0x1aae << 2)
#define ISP_LC_CURVE_YPKBV_LMT_3	(0x1aaf << 2)
#define ISP_LC_CURVE_YPKBV_LMT_4	(0x1ab0 << 2)
#define ISP_LC_CURVE_YPKBV_LMT_5	(0x1ab1 << 2)
#define ISP_LC_CURVE_YPKBV_LMT_6	(0x1ab2 << 2)
#define ISP_LC_CURVE_YPKBV_LMT_7	(0x1ab3 << 2)
#define ISP_LC_CURVE_YMAXVAL_LMT_0	(0x1ab4 << 2)
#define ISP_LC_CURVE_YMAXVAL_LMT_1	(0x1ab5 << 2)
#define ISP_LC_CURVE_YMAXVAL_LMT_2	(0x1ab6 << 2)
#define ISP_LC_CURVE_YMAXVAL_LMT_3	(0x1ab7 << 2)
#define ISP_LC_CURVE_YMAXVAL_LMT_4	(0x1ab8 << 2)
#define ISP_LC_CURVE_YMAXVAL_LMT_5	(0x1ab9 << 2)
#define ISP_LC_CURVE_YMAXVAL_LMT_6	(0x1aba << 2)
#define ISP_LC_CURVE_YMAXVAL_LMT_7	(0x1abb << 2)
#define ISP_LC_CURVE_LPF_MOD_TAPS	(0x1abc << 2)
#define ISP_LC_CURVE_HV_NUM	        (0x1abd << 2)
#define ISP_LC_CURVE_LMT_RAT	        (0x1abe << 2)
#define ISP_LC_CURVE_CONTRAST_LH	(0x1abf << 2)
#define ISP_LC_CURVE_CONTRAST_LMT_LH	(0x1ac0 << 2)
#define ISP_LC_CURVE_CONTRAST_SCL_LH	(0x1ac1 << 2)
#define ISP_LC_CURVE_CONTRAST_BVN_LH	(0x1ac2 << 2)
#define ISP_LC_CURVE_MISC0	        (0x1ac3 << 2)
#define ISP_LC_CURVE_YPKBV_RAT	        (0x1ac4 << 2)
#define ISP_LC_CURVE_YPKBV_SLP_LMT	(0x1ac5 << 2)
#define ISP_LC_CURVE_HISTVLD_THRD	(0x1ac6 << 2)
#define ISP_LC_CURVE_BB_MUTE_THRD	(0x1ac7 << 2)
#define ISP_LC_PK_1STB_TH	        (0x1ac8 << 2)
#define ISP_LC_DB_VLD	                (0x1ac9 << 2)
#define ISP_LC_DB_TRD_MRGN	        (0x1aca << 2)
#define ISP_LC_PK_ADP_TH_0	        (0x1acb << 2)
#define ISP_LC_PK_ADP_TH_1	        (0x1acc << 2)
#define ISP_LC_PK_ADP_TH_2	        (0x1acd << 2)
#define ISP_LC_PK_ADP_TH_3	        (0x1ace << 2)
#define ISP_DHZ_CURVE_CUT	        (0x1ad0 << 2)
#define ISP_DHZ_CURVE_RAT	        (0x1ad1 << 2)
#define ISP_DHZ_CURVE_DLT_RAT	        (0x1ad2 << 2)
#define ISP_DHZ_CURVE_MIN_LMT_0	        (0x1ad3 << 2)
#define ISP_DHZ_CURVE_MIN_LMT_1	        (0x1ad4 << 2)
#define ISP_DHZ_CURVE_MIN_LMT_2	        (0x1ad5 << 2)
#define ISP_DHZ_CURVE_MIN_LMT_3	        (0x1ad6 << 2)
#define ISP_DHZ_CURVE_MIN_LMT_4	        (0x1ad7 << 2)
#define ISP_DHZ_CURVE_MIN_LMT_5	        (0x1ad8 << 2)
#define ISP_DHZ_CURVE_MIN_LMT_6	        (0x1ad9 << 2)
#define ISP_DHZ_CURVE_MIN_LMT_7	        (0x1ada << 2)
#define ISP_DHZ_CURVE_MAX_LMT_0	        (0x1adb << 2)
#define ISP_DHZ_CURVE_MAX_LMT_1	        (0x1adc << 2)
#define ISP_DHZ_CURVE_MAX_LMT_2         (0x1add << 2)
#define ISP_DHZ_CURVE_MAX_LMT_3	        (0x1ade << 2)
#define ISP_DHZ_CURVE_MAX_LMT_4         (0x1adf << 2)
#define ISP_DHZ_CURVE_MAX_LMT_5	        (0x1ae0 << 2)
#define ISP_DHZ_CURVE_MAX_LMT_6	        (0x1ae1 << 2)
#define ISP_DHZ_CURVE_MAX_LMT_7	        (0x1ae2 << 2)
#define ISP_DHZ_CURVE_LPF_MOD_TAPS	(0x1ae3 << 2)


#define DISP0_TOP_TOP_CTRL	        (0x2000 << 2)
#define DISP0_TOP_CRP2_START	        (0x2001 << 2)
#define DISP0_TOP_CRP2_SIZE	        (0x2002 << 2)
#define DISP0_TOP_OUT_SIZE	        (0x2003 << 2)
#define DISP0_TOP_DITHER_EN	        (0x2004 << 2)
#define DISP0_TOP_UV_DS_MODE	        (0x2005 << 2)
#define ISP_DISP0_TOP_DTH_DATA	        (0x2010 << 2)
#define ISP_DISP0_TOP_DTH_ADDR	        (0x2011 << 2)
#define ISP_DISP0_TOP_TOP_REG	        (0x2012 << 2)
#define ISP_DISP0_TOP_IN_SIZE	        (0x2013 << 2)
#define ISP_DISP0_TOP_TOP_GLK	        (0x2014 << 2)
#define ISP_DISP0_TOP_PPS_CLR	        (0x2015 << 2)
#define ISP_DISP0_TOP_PPS_DBG_RO	(0x2016 << 2)
#define ISP_DISP0_TOP_SW_RST	        (0x2017 << 2)
#define ISP_DISP0_TOP_HW_RE	        (0x2018 << 2)

#define DISP0_CSC2_OFFSET_INP01	        (0x2040 << 2)
#define DISP0_CSC2_OFFSET_INP2	        (0x2041 << 2)
#define DISP0_CSC2_COEF_00_01	        (0x2042 << 2)
#define DISP0_CSC2_COEF_02_10	        (0x2043 << 2)
#define DISP0_CSC2_COEF_11_12	        (0x2044 << 2)
#define DISP0_CSC2_COEF_20_21	        (0x2045 << 2)
#define DISP0_CSC2_COEF_22	        (0x2046 << 2)
#define DISP0_CSC2_OFFSET_OUP01	        (0x2047 << 2)
#define DISP0_CSC2_OFFSET_OUP2	        (0x2048 << 2)


#define DISP0_PPS_SCALE_EN	        (0x2080 << 2)
#define DISP0_PPS_PRE_HSCALE_COEF_0	(0x2081 << 2)
#define DISP0_PPS_PRE_HSCALE_COEF_1	(0x2082 << 2)
#define DISP0_PPS_PRE_HSCALE_COEF_2	(0x2083 << 2)
#define DISP0_PPS_PRE_HSCALE_COEF_3	(0x2084 << 2)
#define DISP0_PPS_PRE_VSCALE_COEF_0	(0x2085 << 2)
#define DISP0_PPS_PRE_VSCALE_COEF_1	(0x2086 << 2)
#define DISP0_PPS_PRE_VSCALE_COEF_2	(0x2087 << 2)
#define DISP0_PPS_PRE_VSCALE_COEF_3	(0x2088 << 2)
#define DISP0_PPS_VSC_START_PHASE_STEP	(0x2089 << 2)
#define DISP0_PPS_VSC_LUMA_TOP_FIELD	(0x208a << 2)
#define DISP0_PPS_VSC_CHROMA_TOP_FIELD	(0x208b << 2)
#define DISP0_PPS_HSC_START_PHASE_STEP	(0x208c << 2)
#define DISP0_PPS_HSC_LUMA_PHASE_CTRL	(0x208d << 2)
#define DISP0_PPS_HSC_CHROMA_PHASE_CTRL	(0x208e << 2)
#define DISP0_PPS_444TO422	         (0x208f << 2)
#define ISP_SCALE0_COEF_IDX_LUMA	 (0x2090 << 2)
#define ISP_SCALE0_COEF_LUMA	         (0x2091 << 2)
#define ISP_SCALE0_COEF_IDX_CHRO	 (0x2092 << 2)
#define ISP_SCALE0_COEF_CHRO	         (0x2093 << 2)


#define DISP1_TOP_TOP_CTRL	        (0x2100 << 2)
#define DISP1_TOP_CRP2_START	        (0x2101 << 2)
#define DISP1_TOP_CRP2_SIZE	        (0x2102 << 2)
#define DISP1_TOP_OUT_SIZE	        (0x2103 << 2)
#define DISP1_TOP_DITHER_EN	        (0x2104 << 2)
#define DISP1_TOP_UV_DS_MODE	        (0x2105 << 2)
#define ISP_DISP1_TOP_DTH_DATA	        (0x2110 << 2)
#define ISP_DISP1_TOP_DTH_ADDR	        (0x2111 << 2)
#define ISP_DISP1_TOP_TOP_REG	        (0x2112 << 2)
#define ISP_DISP1_TOP_IN_SIZE	        (0x2113 << 2)
#define ISP_DISP1_TOP_TOP_GLK	        (0x2114 << 2)
#define ISP_DISP1_TOP_PPS_CLR	        (0x2115 << 2)
#define ISP_DISP1_TOP_PPS_DBG_RO	(0x2116 << 2)
#define ISP_DISP1_TOP_SW_RST	        (0x2117 << 2)
#define ISP_DISP1_TOP_HW_RE	        (0x2118 << 2)


#define DISP1_PPS_SCALE_EN	        (0x2180 << 2)
#define DISP1_PPS_PRE_HSCALE_COEF_0	(0x2181 << 2)
#define DISP1_PPS_PRE_HSCALE_COEF_1	(0x2182 << 2)
#define DISP1_PPS_PRE_HSCALE_COEF_2	(0x2183 << 2)
#define DISP1_PPS_PRE_HSCALE_COEF_3	(0x2184 << 2)
#define DISP1_PPS_PRE_VSCALE_COEF_0	(0x2185 << 2)
#define DISP1_PPS_PRE_VSCALE_COEF_1	(0x2186 << 2)
#define DISP1_PPS_PRE_VSCALE_COEF_2	(0x2187 << 2)
#define DISP1_PPS_PRE_VSCALE_COEF_3	(0x2188 << 2)
#define DISP1_PPS_VSC_START_PHASE_STEP	(0x2189 << 2)
#define DISP1_PPS_VSC_LUMA_TOP_FIELD	(0x218a << 2)
#define DISP1_PPS_VSC_CHROMA_TOP_FIELD	(0x218b << 2)
#define DISP1_PPS_HSC_START_PHASE_STEP	(0x218c << 2)
#define DISP1_PPS_HSC_LUMA_PHASE_CTRL	(0x218d << 2)
#define DISP1_PPS_HSC_CHROMA_PHASE_CTRL	(0x218e << 2)
#define DISP1_PPS_444TO422	         (0x218f << 2)
#define ISP_SCALE1_COEF_IDX_LUMA	 (0x2190 << 2)
#define ISP_SCALE1_COEF_LUMA	         (0x2191 << 2)
#define ISP_SCALE1_COEF_IDX_CHRO	 (0x2192 << 2)
#define ISP_SCALE1_COEF_CHRO	         (0x2193 << 2)


#define DISP2_TOP_TOP_CTRL	        (0x2200 << 2)
#define DISP2_TOP_CRP2_START	        (0x2201 << 2)
#define DISP2_TOP_CRP2_SIZE	        (0x2202 << 2)
#define DISP2_TOP_OUT_SIZE	        (0x2203 << 2)
#define DISP2_TOP_DITHER_EN	        (0x2204 << 2)
#define DISP2_TOP_UV_DS_MODE	        (0x2205 << 2)
#define ISP_DISP2_TOP_DTH_DATA	        (0x2210 << 2)
#define ISP_DISP2_TOP_DTH_ADDR	        (0x2211 << 2)
#define ISP_DISP2_TOP_TOP_REG	        (0x2212 << 2)
#define ISP_DISP2_TOP_IN_SIZE	        (0x2213 << 2)
#define ISP_DISP2_TOP_TOP_GLK	        (0x2214 << 2)
#define ISP_DISP2_TOP_PPS_CLR	        (0x2215 << 2)
#define ISP_DISP2_TOP_PPS_DBG_RO	(0x2216 << 2)
#define ISP_DISP2_TOP_SW_RST	        (0x2217 << 2)
#define ISP_DISP2_TOP_HW_RE	        (0x2218 << 2)


#define DISP2_PPS_SCALE_EN	        (0x2280 << 2)
#define DISP2_PPS_PRE_HSCALE_COEF_0	(0x2281 << 2)
#define DISP2_PPS_PRE_HSCALE_COEF_1	(0x2282 << 2)
#define DISP2_PPS_PRE_HSCALE_COEF_2	(0x2283 << 2)
#define DISP2_PPS_PRE_HSCALE_COEF_3	(0x2284 << 2)
#define DISP2_PPS_PRE_VSCALE_COEF_0	(0x2285 << 2)
#define DISP2_PPS_PRE_VSCALE_COEF_1	(0x2286 << 2)
#define DISP2_PPS_PRE_VSCALE_COEF_2	(0x2287 << 2)
#define DISP2_PPS_PRE_VSCALE_COEF_3	(0x2288 << 2)
#define DISP2_PPS_VSC_START_PHASE_STEP	(0x2289 << 2)
#define DISP2_PPS_VSC_LUMA_TOP_FIELD	(0x228a << 2)
#define DISP2_PPS_VSC_CHROMA_TOP_FIELD	(0x228b << 2)
#define DISP2_PPS_HSC_START_PHASE_STEP	(0x228c << 2)
#define DISP2_PPS_HSC_LUMA_PHASE_CTRL	(0x228d << 2)
#define DISP2_PPS_HSC_CHROMA_PHASE_CTRL	(0x228e << 2)
#define DISP2_PPS_444TO422	         (0x228f << 2)
#define ISP_SCALE2_COEF_IDX_LUMA	 (0x2290 << 2)
#define ISP_SCALE2_COEF_LUMA	         (0x2291 << 2)
#define ISP_SCALE2_COEF_IDX_CHRO	 (0x2292 << 2)
#define ISP_SCALE2_COEF_CHRO	         (0x2293 << 2)


#define ISP_AF_ROI01	                (0x2800 << 2)
#define ISP_AF_ROI23	                (0x2801 << 2)
#define ISP_AF_ROI45	                (0x2802 << 2)
#define ISP_AF_ROI0_WIN01	        (0x2803 << 2)
#define ISP_AF_ROI1_WIN01	        (0x2804 << 2)
#define ISP_AF_ROI0_WIN23	        (0x2805 << 2)
#define ISP_AF_ROI1_WIN23	        (0x2806 << 2)
#define ISP_AF_ROI_EN_0	                (0x2807 << 2)
#define ISP_RO_AF_ROI_STAT_PCK0_0	(0x2808 << 2)
#define ISP_RO_AF_ROI_STAT_PCK1_0	(0x2809 << 2)
#define ISP_RO_AF_ROI_STAT_PCK2_0	(0x280a << 2)
#define ISP_RO_AF_ROI_STAT_PCK3_0	(0x280b << 2)
#define ISP_AF_ROI_EN_1	                (0x280c << 2)
#define ISP_RO_AF_ROI_STAT_PCK0_1	(0x280d << 2)
#define ISP_RO_AF_ROI_STAT_PCK1_1	(0x280e << 2)
#define ISP_RO_AF_ROI_STAT_PCK2_1	(0x280f << 2)
#define ISP_RO_AF_ROI_STAT_PCK3_1	(0x2810 << 2)
#define ISP_AF_CTRL	                (0x2811 << 2)
#define ISP_AF_HV_START	                (0x2812 << 2)
#define ISP_AF_HV_SIZE	                (0x2813 << 2)
#define ISP_AF_HV_BLKNUM	        (0x2814 << 2)
#define ISP_AF_EN_CTRL	                (0x2815 << 2)
#define ISP_AF_IIR0_0_COEF	        (0x2816 << 2)
#define ISP_AF_IIR0_1_COEF	        (0x2817 << 2)
#define ISP_AF_IIR0_2_COEF	        (0x2818 << 2)
#define ISP_AF_IIR1_0_COEF	        (0x2819 << 2)
#define ISP_AF_IIR1_1_COEF	        (0x281a << 2)
#define ISP_AF_IIR1_2_COEF	        (0x281b << 2)
#define ISP_AF_IIR_INOUT_SHIFT	        (0x281c << 2)
#define ISP_AF_IIR_SHIFT	        (0x281d << 2)
#define ISP_AF_IIR_GAIN	                (0x281e << 2)
#define ISP_AF_FIR0_COEF	        (0x281f << 2)
#define ISP_AF_FIR1_COEF	        (0x2820 << 2)
#define ISP_AF_IIR0_LDG	                (0x2821 << 2)
#define ISP_AF_IIR1_LDG	                (0x2822 << 2)
#define ISP_AF_IIR_LDG_SLP	        (0x2823 << 2)
#define ISP_AF_IIR0_CORING	        (0x2824 << 2)
#define ISP_AF_IIR1_CORING	        (0x2825 << 2)
#define ISP_AF_FIR0_LDG	                (0x2826 << 2)
#define ISP_AF_FIR1_LDG	                (0x2827 << 2)
#define ISP_AF_FIR_LDG_SLOPE	        (0x2828 << 2)
#define ISP_AF_FIR0_CORING	        (0x2829 << 2)
#define ISP_AF_FIR1_CORING	        (0x282a << 2)
#define ISP_AF_HOR_THD	                (0x282b << 2)
#define ISP_AF_VER_THD	                (0x282c << 2)
#define ISP_AF_STA_SHIFT	        (0x282d << 2)
#define ISP_AF_STA_Y	                (0x282e << 2)
#define ISP_AF_ROI0_STA_SHIFT	        (0x282f << 2)
#define ISP_AF_ROI0_STA_Y_SFT	        (0x2830 << 2)
#define ISP_AF_ROI1_STA_SHIFT	        (0x2831 << 2)
#define ISP_AF_ROI1_STA_Y_SFT	        (0x2832 << 2)
#define ISP_AF_DEBUG_IN_CHECKSUM	(0x2833 << 2)
#define ISP_AF_DEBUG_PACK0_CHECKSUM	(0x2834 << 2)
#define ISP_AF_DEBUG_PACK1_CHECKSUM	(0x2835 << 2)
#define ISP_AF_DEBUG_PACK2_CHECKSUM	(0x2836 << 2)
#define ISP_AF_DEBUG_PACK3_CHECKSUM	(0x2837 << 2)
#define ISP_RO_AF_GLB_STAT_PCK0	        (0x2838 << 2)
#define ISP_RO_AF_GLB_STAT_PCK1	        (0x2839 << 2)
#define ISP_RO_AF_GLB_STAT_PCK2	        (0x283a << 2)
#define ISP_RO_AF_GLB_STAT_PCK3	        (0x283b << 2)
#define ISP_RO_AF_GLB_STAT_PCK4	        (0x283c << 2)
#define ISP_RO_AF_GLB_STAT_PCK5	        (0x283d << 2)
#define ISP_RO_AF_GLB_STAT_PCK6	        (0x283e << 2)
#define ISP_RO_AF_GLB_STAT_PCK7	        (0x283f << 2)
#define ISP_RO_AF_GLB_STAT_PCK8	        (0x2840 << 2)
#define ISP_RO_AF_GLB_STAT_PCK9	        (0x2841 << 2)
#define ISP_AF_IDX_ADDR	                (0x2870 << 2)
#define ISP_AF_IDX_DATA	                (0x2871 << 2)

#define ISP_DEFLICKER_OFST	        (0x2880 << 2)
#define ISP_DEFLICKER_STAT_YPOSITION	(0x2881 << 2)
#define ISP_DEFLICKER_STAT_XPOSITION	(0x2882 << 2)
#define ISP_DEFLICKER_DIV_COEF	        (0x2883 << 2)
#define ISP_DEFLICKER_WDR_RATIO	        (0x2884 << 2)
#define ISP_DEFLICKER_CNTL	        (0x2885 << 2)
#define ISP_DEFLICKER_RO_IN_CHECKSUM0	(0x2886 << 2)
#define ISP_DEFLICKER_RO_IN_CHECKSUM1	(0x2887 << 2)
#define ISP_DEFLICKER_RO_OUT_CHECKSUM	(0x2888 << 2)

#define ISP_3A_GCLK_CTRL	(0x28c0 << 2)
#define ISP_3A_DBGRO_CTRL	(0x28c1 << 2)
#define ISP_3A_WATDOG_CTRL	(0x28c2 << 2)
#define ISP_3A_DBGPATH_SEL	(0x28d0 << 2)
#define ISP_3A_DBG_CNT_EN	(0x28d1 << 2)
#define ISP_3A_DBG_SIZE_0	(0x28d2 << 2)
#define ISP_3A_DBG_SIZE_1	(0x28d3 << 2)
#define ISP_3A_RO_STAT	        (0x28e0 << 2)
#define ISP_3A_RO_DBGPATH0	(0x28e1 << 2)
#define ISP_3A_RO_DBGPATH1	(0x28e2 << 2)
#define ISP_3A_RO_DBGPATH2	(0x28e3 << 2)
#define ISP_3A_RO_DBGPATH3	(0x28e4 << 2)
#define ISP_3A_RO_FRM_END	(0x28e5 << 2)


#define ISP_AE_ROI01	                (0x2900 << 2)
#define ISP_AE_ROI23	                (0x2901 << 2)
#define ISP_AE_ROI45	                (0x2902 << 2)
#define ISP_AE_ROI0_WIN01	        (0x2903 << 2)
#define ISP_AE_ROI1_WIN01	        (0x2904 << 2)
#define ISP_AE_ROI0_WIN23	        (0x2905 << 2)
#define ISP_AE_ROI1_WIN23	        (0x2906 << 2)
#define ISP_AE_ROI_EN_0	                (0x2907 << 2)
#define ISP_AE_ROI_EN_1	                (0x2908 << 2)
#define ISP_RO_AE_ROI_STAT_PCK0_0	(0x2909 << 2)
#define ISP_RO_AE_ROI_STAT_PCK1_0	(0x290a << 2)
#define ISP_RO_AE_ROI_STAT_PCK0_1	(0x290b << 2)
#define ISP_RO_AE_ROI_STAT_PCK1_1	(0x290c << 2)
#define ISP_RO_AE_ROI_STAT_PCK0_2	(0x290d << 2)
#define ISP_RO_AE_ROI_STAT_PCK1_2	(0x290e << 2)
#define ISP_RO_AE_ROI_STAT_PCK0_3	(0x290f << 2)
#define ISP_RO_AE_ROI_STAT_PCK1_3	(0x2910 << 2)
#define ISP_AE_SATUR_THRD	        (0x2911 << 2)
#define ISP_AE_CTRL	                (0x2912 << 2)
#define ISP_AE_CRTL2_0	                (0x2913 << 2)
#define ISP_AE_CRTL2_1	                (0x2914 << 2)
#define ISP_AE_CRTL2_2	                (0x2915 << 2)
#define ISP_AE_CRTL2_3	                (0x2916 << 2)
#define ISP_AE_CRTL2_4	                (0x2917 << 2)
#define ISP_AE_HV_START	                (0x2918 << 2)
#define ISP_AE_HV_SIZE	                (0x2919 << 2)
#define ISP_AE_HV_BLKNUM	        (0x291a << 2)
#define ISP_AE_STAT_THD01	        (0x291b << 2)
#define ISP_AE_STAT_THD23	        (0x291c << 2)
#define ISP_AE_DEBUG_IN0_CHECKSUM	(0x291d << 2)
#define ISP_AE_DEBUG_IN1_CHECKSUM	(0x291e << 2)
#define ISP_AE_DEBUG_PACK0_CHECKSUM	(0x291f << 2)
#define ISP_AE_DEBUG_PACK1_CHECKSUM	(0x2920 << 2)
#define ISP_AE_DEBUG_PACK2_CHECKSUM	(0x2921 << 2)
#define ISP_AE_DEBUG_PACK3_CHECKSUM	(0x2922 << 2)
#define ISP_RO_AE_GLB_STAT_PCK0_0	(0x2923 << 2)
#define ISP_RO_AE_GLB_STAT_PCK1_0	(0x2924 << 2)
#define ISP_RO_AE_GLB_STAT_PCK0_1	(0x2925 << 2)
#define ISP_RO_AE_GLB_STAT_PCK1_1	(0x2926 << 2)
#define ISP_RO_AE_STAT_GPNUM	        (0x2927 << 2)
#define ISP_AE_IDX_ADDR	                (0x2980 << 2)
#define ISP_AE_IDX_DATA	                (0x2981 << 2)
#define ISP_AE_BLK_WT_ADDR	        (0x2982 << 2)
#define ISP_AE_BLK_WT_DATA	        (0x2983 << 2)

#define ISP_AWB_STAT_ROI01	        (0x2a00 << 2)
#define ISP_AWB_STAT_ROI23	        (0x2a01 << 2)
#define ISP_AWB_STAT_ROI45	        (0x2a02 << 2)
#define ISP_AWB_STAT_ROI0_WIN01	        (0x2a03 << 2)
#define ISP_AWB_STAT_ROI1_WIN01	        (0x2a04 << 2)
#define ISP_AWB_STAT_ROI0_WIN23         (0x2a05 << 2)
#define ISP_AWB_STAT_ROI1_WIN23	        (0x2a06 << 2)
#define ISP_AWB_STAT_ROI_EN_0	        (0x2a07 << 2)
#define ISP_RO_AWB_ROI_STAT_PCK0_0	(0x2a08 << 2)
#define ISP_RO_AWB_ROI_STAT_PCK1_0	(0x2a09 << 2)
#define ISP_AWB_STAT_ROI_EN_1	        (0x2a0a << 2)
#define ISP_RO_AWB_ROI_STAT_PCK0_1	(0x2a0b << 2)
#define ISP_RO_AWB_ROI_STAT_PCK1_1	(0x2a0c << 2)
#define ISP_AWB_CTRL	                (0x2a0d << 2)
#define ISP_AWB_HV_START	        (0x2a0e << 2)
#define ISP_AWB_HV_SIZE	                (0x2a0f << 2)
#define ISP_AWB_HV_BLKNUM	        (0x2a10 << 2)
#define ISP_AWB_STAT_THD	        (0x2a11 << 2)
#define ISP_AWB_STAT_RG	                (0x2a12 << 2)
#define ISP_AWB_STAT_BG	                (0x2a13 << 2)
#define ISP_AWB_STAT_RG_HL	        (0x2a14 << 2)
#define ISP_AWB_STAT_BG_HL	        (0x2a15 << 2)
#define ISP_AWB_STAT_CTRL2	        (0x2a16 << 2)
#define ISP_AWB_STAT_BLC20_0	        (0x2a17 << 2)
#define ISP_AWB_STAT_BLC20_1	        (0x2a18 << 2)
#define ISP_AWB_STAT_BLC20_2	        (0x2a19 << 2)
#define ISP_AWB_STAT_BLC20_3	        (0x2a1a << 2)
#define ISP_AWB_STAT_GAIN10_0	        (0x2a1b << 2)
#define ISP_AWB_STAT_GAIN10_1	        (0x2a1c << 2)
#define ISP_AWB_STAT_GAIN10_2	        (0x2a1d << 2)
#define ISP_AWB_STAT_GAIN10_3	        (0x2a1e << 2)
#define ISP_AWB_STAT_LDIV_01	        (0x2a1f << 2)
#define ISP_AWB_STAT_LDIV_2	        (0x2a20 << 2)
#define ISP_AWB_STAT_SATUR_CTRL	        (0x2a21 << 2)
#define ISP_RO_AWB_GLB_STAT_PCK0_0	(0x2a22 << 2)
#define ISP_RO_AWB_GLB_STAT_PCK1_0	(0x2a23 << 2)
#define ISP_RO_AWB_GLB_STAT_PCK0_1	(0x2a24 << 2)
#define ISP_RO_AWB_GLB_STAT_PCK1_1	(0x2a25 << 2)
#define ISP_RO_AWB_GLB_STAT_PCK0_2	(0x2a26 << 2)
#define ISP_RO_AWB_GLB_STAT_PCK1_2	(0x2a27 << 2)
#define ISP_RO_AWB_GLB_STAT_PCK0_3	(0x2a28 << 2)
#define ISP_RO_AWB_GLB_STAT_PCK1_3	(0x2a29 << 2)
#define ISP_AWB_DEBUG_IN_CHECKSUM	(0x2a2a << 2)
#define ISP_AWB_DEBUG_PACK0_CHECKSUM	(0x2a2b << 2)
#define ISP_AWB_DEBUG_PACK1_CHECKSUM	(0x2a2c << 2)
#define ISP_AWB_IDX_ADDR	        (0x2a80 << 2)
#define ISP_AWB_IDX_DATA	        (0x2a81 << 2)
#define ISP_AWB_BLK_WT_ADDR	        (0x2a82 << 2)
#define ISP_AWB_BLK_WT_DATA	        (0x2a83 << 2)

#define ISP_INTF_TOP_CTRL	        (0x3000 << 2)
#define ISP_INTF_TOP_IRQ_EN	        (0x3001 << 2)
#define ISP_INTF_TOP_IRQ_CLR	        (0x3002 << 2)
#define ISP_INTF_TOP_GCLK_CLR	        (0x3003 << 2)
#define ISP_INTF_TOP_IRQ_STATS	        (0x3004 << 2)
#define ISP_INTF_IDMAP_WRARB0_L	        (0x3005 << 2)
#define ISP_INTF_IDMAP_WRARB0_H	        (0x3006 << 2)
#define ISP_INTF_IDMAP_WRARB1_L	        (0x3007 << 2)
#define ISP_INTF_IDMAP_WRARB1_H	        (0x3008 << 2)
#define ISP_INTF_IDMAP_RDRB0_L	        (0x3009 << 2)
#define ISP_INTF_IDMAP_RDARB0_H	        (0x300a << 2)
#define ISP_INTF_IDMAP_RDRB1_L	        (0x300b << 2)
#define ISP_INTF_IDMAP_RDARB1_H	        (0x300c << 2)
#define ISP_INTF_LOSSE_CTRL	        (0x3010 << 2)
#define ISP_INTF_LOSSE0_SIZE	        (0x3011 << 2)
#define ISP_INTF_LOSSE1_SIZE	        (0x3012 << 2)
#define ISP_INTF_LOSSD_CTRL	        (0x3013 << 2)
#define ISP_INTF_LOSSD0_SIZE	        (0x3014 << 2)
#define ISP_INTF_LOSSD1_SIZE	        (0x3015 << 2)
#define ISP_INTF_LOSS_LOOP0_CTRL	(0x3016 << 2)
#define ISP_INTF_LOSS_LOOP1_CTRL	(0x3017 << 2)
#define ISP_INTF_LOSS_LOOP0_BADDR00	(0x3020 << 2)
#define ISP_INTF_LOSS_LOOP0_BADDR01	(0x3021 << 2)
#define ISP_INTF_LOSS_LOOP0_BADDR02	(0x3022 << 2)
#define ISP_INTF_LOSS_LOOP0_BADDR03	(0x3023 << 2)
#define ISP_INTF_LOSS_LOOP0_BADDR10	(0x3024 << 2)
#define ISP_INTF_LOSS_LOOP0_BADDR11	(0x3025 << 2)
#define ISP_INTF_LOSS_LOOP0_BADDR12	(0x3026 << 2)
#define ISP_INTF_LOSS_LOOP0_BADDR13	(0x3027 << 2)
#define ISP_INTF_LOSS_LOOP1_BADDR00	(0x3030 << 2)
#define ISP_INTF_LOSS_LOOP1_BADDR01	(0x3031 << 2)
#define ISP_INTF_LOSS_LOOP1_BADDR02	(0x3032 << 2)
#define ISP_INTF_LOSS_LOOP1_BADDR03	(0x3033 << 2)
#define ISP_INTF_LOSS_LOOP1_BADDR10	(0x3034 << 2)
#define ISP_INTF_LOSS_LOOP1_BADDR11	(0x3035 << 2)
#define ISP_INTF_LOSS_LOOP1_BADDR12	(0x3036 << 2)
#define ISP_INTF_LOSS_LOOP1_BADDR13	(0x3037 << 2)
#define ISP_INTF_LOSS_LOOP0_SW	        (0x3038 << 2)
#define ISP_INTF_LOSS_LOOP1_SW	        (0x3039 << 2)
#define ISP_INTF_CHECKSUM_CTRL	        (0x3040 << 2)
#define ISP_INTF_CHECKSUM_RO0	        (0x3041 << 2)
#define ISP_INTF_CHECKSUM_RO1	        (0x3042 << 2)

#define ISP_RMIF0_CTRL1	                (0x3080 << 2)
#define ISP_RMIF0_CTRL2	                (0x3081 << 2)
#define ISP_RMIF0_CTRL3	                (0x3082 << 2)
#define ISP_RMIF0_CTRL4	                (0x3083 << 2)
#define ISP_RMIF0_SCOPE_X	        (0x3084 << 2)
#define ISP_RMIF0_SCOPE_Y	        (0x3085 << 2)
#define ISP_RMIF0_RO_STAT	        (0x3086 << 2)
#define ISP_RMIF0_CTRL5	                (0x3087 << 2)

#define ISP_RDMIF1_GEN_REG	        (0x30c0 << 2)
#define ISP_RDMIF1_CANVAS0	        (0x30c1 << 2)
#define ISP_RDMIF1_LUMA_X0	        (0x30c3 << 2)
#define ISP_RDMIF1_LUMA_Y0	        (0x30c4 << 2)
#define ISP_RDMIF1_CHROMA_X0	        (0x30c5 << 2)
#define ISP_RDMIF1_CHROMA_Y0	        (0x30c6 << 2)
#define ISP_RDMIF1_RPT_LOOP	        (0x30cb << 2)
#define ISP_RDMIF1_LUMA0_RPT_PAT	(0x30cc << 2)
#define ISP_RDMIF1_CHROMA0_RPT_PAT	(0x30cd << 2)
#define ISP_RDMIF1_DUMMY_PIXEL	        (0x30d2 << 2)
#define ISP_RDMIF1_LUMA_FIFO_SIZE	(0x30d3 << 2)
#define ISP_RDMIF1_AXI_CMD_CNT	        (0x30d4 << 2)
#define ISP_RDMIF1_AXI_RDAT_CNT	        (0x30d5 << 2)
#define ISP_RDMIF1_RANGE_MAP_Y	        (0x30d6 << 2)
#define ISP_RDMIF1_RANGE_MAP_CB	        (0x30d7 << 2)
#define ISP_RDMIF1_RANGE_MAP_CR	        (0x30d8 << 2)
#define ISP_RDMIF1_GEN_REG2	        (0x30d9 << 2)
#define ISP_RDMIF1_URGENT_CTRL	        (0x30db << 2)
#define ISP_RDMIF1_GEN_REG3	        (0x30dc << 2)
#define ISP_RDMIF1_CFMT_CTRL	        (0x30dd << 2)
#define ISP_RDMIF1_CFMT_W	        (0x30de << 2)
#define ISP_RDMIF1_BADDR_Y	        (0x30e0 << 2)
#define ISP_RDMIF1_BADDR_CB	        (0x30e1 << 2)
#define ISP_RDMIF1_BADDR_CR	        (0x30e2 << 2)
#define ISP_RDMIF1_STRIDE_0	        (0x30e3 << 2)
#define ISP_RDMIF1_STRIDE_1	        (0x30e4 << 2)
#define ISP_RDMIF1_BADDR_Y_F1	        (0x30e5 << 2)
#define ISP_RDMIF1_BADDR_CB_F1	        (0x30e6 << 2)
#define ISP_RDMIF1_BADDR_CR_F1	        (0x30e7 << 2)
#define ISP_RDMIF1_STRIDE_0_F1	        (0x30e8 << 2)
#define ISP_RDMIF1_STRIDE_1_F1	        (0x30e9 << 2)


#define ISP_WRMIFX3_0_CH0_CTRL0	        (0x3100 << 2)
#define ISP_WRMIFX3_0_CH0_CTRL1	        (0x3101 << 2)
#define ISP_WRMIFX3_0_CH1_CTRL0	        (0x3102 << 2)
#define ISP_WRMIFX3_0_CH1_CTRL1	        (0x3103 << 2)
#define ISP_WRMIFX3_0_CH2_CTRL0	        (0x3104 << 2)
#define ISP_WRMIFX3_0_CH2_CTRL1	        (0x3105 << 2)
#define ISP_WRMIFX3_0_BIT_FORCE	        (0x3106 << 2)
#define ISP_WRMIFX3_0_WIN_LUMA_H	(0x3108 << 2)
#define ISP_WRMIFX3_0_WIN_LUMA_V	(0x3109 << 2)
#define ISP_WRMIFX3_0_WIN_CHROM_H	(0x310a << 2)
#define ISP_WRMIFX3_0_WIN_CHROM_V	(0x310b << 2)
#define ISP_WRMIFX3_0_CH0_BADDR	        (0x3110 << 2)
#define ISP_WRMIFX3_0_CH1_BADDR	        (0x3111 << 2)
#define ISP_WRMIFX3_0_CH2_BADDR	        (0x3112 << 2)
#define ISP_WRMIFX3_0_CH0_BADDR_OFST	(0x3113 << 2)
#define ISP_WRMIFX3_0_CH1_BADDR_OFST	(0x3114 << 2)
#define ISP_WRMIFX3_0_CH2_BADDR_OFST	(0x3115 << 2)
#define ISP_WRMIFX3_0_BADDR_OFSTEN	(0x3116 << 2)
#define ISP_WRMIFX3_0_TIMCTRL	        (0x3117 << 2)
#define ISP_WRMIFX3_0_FMT_SIZE	        (0x3119 << 2)
#define ISP_WRMIFX3_0_FMT_CTRL	        (0x311a << 2)
#define ISP_WRMIFX3_0_GCLK	        (0x311d << 2)
#define ISP_WRMIFX3_0_RO_STAT	        (0x311e << 2)
#define ISP_WRMIFX3_0_RO_CH01	        (0x3120 << 2)
#define ISP_WRMIFX3_0_RO_CH2	        (0x3121 << 2)
#define ISP_WRMIFX3_0_CRP_CTR	        (0x3122 << 2)
#define ISP_WRMIFX3_0_CRP_HSIZE	        (0x3123 << 2)
#define ISP_WRMIFX3_0_CRP_VSIZE	        (0x3124 << 2)

#define ISP_WRMIFX3_1_CH0_CTRL0	        (0x3140 << 2)
#define ISP_WRMIFX3_1_CH0_CTRL1	        (0x3141 << 2)
#define ISP_WRMIFX3_1_CH1_CTRL0	        (0x3142 << 2)
#define ISP_WRMIFX3_1_CH1_CTRL1	        (0x3143 << 2)
#define ISP_WRMIFX3_1_CH2_CTRL0	        (0x3144 << 2)
#define ISP_WRMIFX3_1_CH2_CTRL1	        (0x3145 << 2)
#define ISP_WRMIFX3_1_BIT_FORCE	        (0x3146 << 2)
#define ISP_WRMIFX3_1_WIN_LUMA_H	(0x3148 << 2)
#define ISP_WRMIFX3_1_WIN_LUMA_V	(0x3149 << 2)
#define ISP_WRMIFX3_1_WIN_CHROM_H	(0x314a << 2)
#define ISP_WRMIFX3_1_WIN_CHROM_V	(0x314b << 2)
#define ISP_WRMIFX3_1_CH0_BADDR	        (0x3150 << 2)
#define ISP_WRMIFX3_1_CH1_BADDR	        (0x3151 << 2)
#define ISP_WRMIFX3_1_CH2_BADDR	        (0x3152 << 2)
#define ISP_WRMIFX3_1_CH0_BADDR_OFST	(0x3153 << 2)
#define ISP_WRMIFX3_1_CH1_BADDR_OFST	(0x3154 << 2)
#define ISP_WRMIFX3_1_CH2_BADDR_OFST	(0x3155 << 2)
#define ISP_WRMIFX3_1_BADDR_OFSTEN	(0x3156 << 2)
#define ISP_WRMIFX3_1_TIMCTRL	        (0x3157 << 2)
#define ISP_WRMIFX3_1_FMT_SIZE	        (0x3159 << 2)
#define ISP_WRMIFX3_1_FMT_CTRL	        (0x315a << 2)
#define ISP_WRMIFX3_1_GCLK	        (0x315d << 2)
#define ISP_WRMIFX3_1_RO_STAT	        (0x315e << 2)
#define ISP_WRMIFX3_1_RO_CH01	        (0x3160 << 2)
#define ISP_WRMIFX3_1_RO_CH2	        (0x3161 << 2)
#define ISP_WRMIFX3_1_CRP_CTR	        (0x3162 << 2)
#define ISP_WRMIFX3_1_CRP_HSIZE	        (0x3163 << 2)
#define ISP_WRMIFX3_1_CRP_VSIZE	        (0x3164 << 2)

#define ISP_WRMIFX3_2_CH0_CTRL0	        (0x3180 << 2)
#define ISP_WRMIFX3_2_CH0_CTRL1	        (0x3181 << 2)
#define ISP_WRMIFX3_2_CH1_CTRL0	        (0x3182 << 2)
#define ISP_WRMIFX3_2_CH1_CTRL1	        (0x3183 << 2)
#define ISP_WRMIFX3_2_CH2_CTRL0	        (0x3184 << 2)
#define ISP_WRMIFX3_2_CH2_CTRL1	        (0x3185 << 2)
#define ISP_WRMIFX3_2_BIT_FORCE	        (0x3186 << 2)
#define ISP_WRMIFX3_2_WIN_LUMA_H	(0x3188 << 2)
#define ISP_WRMIFX3_2_WIN_LUMA_V	(0x3189 << 2)
#define ISP_WRMIFX3_2_WIN_CHROM_H	(0x318a << 2)
#define ISP_WRMIFX3_2_WIN_CHROM_V	(0x318b << 2)
#define ISP_WRMIFX3_2_CH0_BADDR	        (0x3190 << 2)
#define ISP_WRMIFX3_2_CH1_BADDR	        (0x3191 << 2)
#define ISP_WRMIFX3_2_CH2_BADDR	        (0x3192 << 2)
#define ISP_WRMIFX3_2_CH0_BADDR_OFST	(0x3193 << 2)
#define ISP_WRMIFX3_2_CH1_BADDR_OFST	(0x3194 << 2)
#define ISP_WRMIFX3_2_CH2_BADDR_OFST	(0x3195 << 2)
#define ISP_WRMIFX3_2_BADDR_OFSTEN	(0x3196 << 2)
#define ISP_WRMIFX3_2_TIMCTRL	(0x3197 << 2)
#define ISP_WRMIFX3_2_FMT_SIZE	(0x3199 << 2)
#define ISP_WRMIFX3_2_FMT_CTRL	(0x319a << 2)
#define ISP_WRMIFX3_2_GCLK	(0x319d << 2)
#define ISP_WRMIFX3_2_RO_STAT	(0x319e << 2)
#define ISP_WRMIFX3_2_RO_CH01	(0x31a0 << 2)
#define ISP_WRMIFX3_2_RO_CH2	(0x31a1 << 2)
#define ISP_WRMIFX3_2_CRP_CTR	(0x31a2 << 2)
#define ISP_WRMIFX3_2_CRP_HSIZE	(0x31a3 << 2)
#define ISP_WRMIFX3_2_CRP_VSIZE	(0x31a4 << 2)

#define VIU_DMAWR_CTRL1	        (0x3200 << 2)
#define VIU_DMAWR_CTRL2	        (0x3201 << 2)
#define VIU_DMAWR_CTRL3	        (0x3202 << 2)
#define VIU_DMAWR_SCOPE_X	(0x3204 << 2)
#define VIU_DMAWR_SCOPE_Y	(0x3205 << 2)
#define VIU_DMAWR_BADDR0	(0x3210 << 2)
#define VIU_DMAWR_BADDR1	(0x3211 << 2)
#define VIU_DMAWR_BADDR2	(0x3212 << 2)
#define VIU_DMAWR_BADDR3	(0x3213 << 2)
#define VIU_DMAWR_BADDR4	(0x3214 << 2)
#define VIU_DMAWR_SIZE0	        (0x3215 << 2)
#define VIU_DMAWR_SIZE1	        (0x3216 << 2)
#define VIU_DMAWR_SIZE2	        (0x3217 << 2)
#define VIU_DMAWR_BLKLEN0	(0x3218 << 2)
#define VIU_DMAWR_BLKLEN1	(0x3219 << 2)
#define VIU_DMAWR_BUFDEPTH0	(0x321a << 2)
#define VIU_DMAWR_BUFDEPTH1	(0x321b << 2)
#define VIU_DMAWR_RO_STAT	(0x321f << 2)

#define ISP_WMIF_NR2_CTRL1	(0x3300 << 2)
#define ISP_WMIF_NR2_CTRL2	(0x3301 << 2)
#define ISP_WMIF_NR2_CTRL3	(0x3302 << 2)
#define ISP_WMIF_NR2_CTRL4	(0x3303 << 2)
#define ISP_WMIF_NR2_SCOPE_X	(0x3304 << 2)
#define ISP_WMIF_NR2_SCOPE_Y	(0x3305 << 2)
#define ISP_WMIF_NR2_RO_STAT	(0x3306 << 2)
#define ISP_WMIF_NR2_CTRL5	(0x3307 << 2)
#define ISP_WMIF_NR2_CTRL6	(0x3308 << 2)
#define ISP_WMIF_NR2_CTRL7	(0x3309 << 2)


#define ISP_WMIF_NR3_CTRL1	(0x3320 << 2)
#define ISP_WMIF_NR3_CTRL2	(0x3321 << 2)
#define ISP_WMIF_NR3_CTRL3	(0x3322 << 2)
#define ISP_WMIF_NR3_CTRL4	(0x3323 << 2)
#define ISP_WMIF_NR3_SCOPE_X	(0x3324 << 2)
#define ISP_WMIF_NR3_SCOPE_Y	(0x3325 << 2)
#define ISP_WMIF_NR3_RO_STAT	(0x3326 << 2)
#define ISP_WMIF_NR3_CTRL5	(0x3327 << 2)
#define ISP_WMIF_NR3_CTRL6	(0x3328 << 2)
#define ISP_WMIF_NR3_CTRL7	(0x3329 << 2)


#define ISP_RMIF_NR2_CTRL1	(0x3340 << 2)
#define ISP_RMIF_NR2_CTRL2	(0x3341 << 2)
#define ISP_RMIF_NR2_CTRL3	(0x3342 << 2)
#define ISP_RMIF_NR2_CTRL4	(0x3343 << 2)
#define ISP_RMIF_NR2_SCOPE_X	(0x3344 << 2)
#define ISP_RMIF_NR2_SCOPE_Y	(0x3345 << 2)
#define ISP_RMIF_NR2_RO_STAT	(0x3346 << 2)
#define ISP_RMIF_NR2_CTRL5	(0x3347 << 2)

#define ISP_RMIF_NR3_CTRL1	(0x3360 << 2)
#define ISP_RMIF_NR3_CTRL2	(0x3361 << 2)
#define ISP_RMIF_NR3_CTRL3	(0x3362 << 2)
#define ISP_RMIF_NR3_CTRL4	(0x3363 << 2)
#define ISP_RMIF_NR3_SCOPE_X	(0x3364 << 2)
#define ISP_RMIF_NR3_SCOPE_Y	(0x3365 << 2)
#define ISP_RMIF_NR3_RO_STAT	(0x3366 << 2)
#define ISP_RMIF_NR3_CTRL5	(0x3367 << 2)


#define ISP_RMIF_PNR0_CTRL1	(0x3380 << 2)
#define ISP_RMIF_PNR0_CTRL2	(0x3381 << 2)
#define ISP_RMIF_PNR0_CTRL3	(0x3382 << 2)
#define ISP_RMIF_PNR0_CTRL4	(0x3383 << 2)
#define ISP_RMIF_PNR0_SCOPE_X	(0x3384 << 2)
#define ISP_RMIF_PNR0_SCOPE_Y	(0x3385 << 2)
#define ISP_RMIF_PNR0_RO_STAT	(0x3386 << 2)
#define ISP_RMIF_PNR0_CTRL5	(0x3387 << 2)


#define ISP_WMIF_PNR0_CTRL1	(0x33c0 << 2)
#define ISP_WMIF_PNR0_CTRL2	(0x33c1 << 2)
#define ISP_WMIF_PNR0_CTRL3	(0x33c2 << 2)
#define ISP_WMIF_PNR0_CTRL4	(0x33c3 << 2)
#define ISP_WMIF_PNR0_SCOPE_X	(0x33c4 << 2)
#define ISP_WMIF_PNR0_SCOPE_Y	(0x33c5 << 2)
#define ISP_WMIF_PNR0_RO_STAT	(0x33c6 << 2)
#define ISP_WMIF_PNR0_CTRL5	(0x33c7 << 2)
#define ISP_WMIF_PNR0_CTRL6	(0x33c8 << 2)
#define ISP_WMIF_PNR0_CTRL7	(0x33c9 << 2)


#define ISP_LOSSEM_PIX_TOP_CTRL	        (0x3400 << 2)
#define ISP_LOSSEM_PIX_CRC_SUM1	        (0x3401 << 2)
#define ISP_LOSSEM_PIX_CRC_SUM2	        (0x3402 << 2)
#define ISP_LOSSEM_PIX_CRC_SUM3	        (0x3403 << 2)
#define ISP_LOSSEM_PIX_MMU_MIF_CTRL0	(0x3404 << 2)
#define ISP_LOSSEM_PIX_MMU_MIF_CTRL1	(0x3405 << 2)
#define ISP_LOSSEM_PIX_MMU_MIF_RO_STAT	(0x3406 << 2)
#define ISP_LOSSEM_PIX_MIF_CTRL	        (0x3407 << 2)
#define ISP_LOSSEM_PIX_UGT_CTRL	        (0x3408 << 2)
#define ISP_LOSSEM_PIX_GCLK_CTRL	(0x3409 << 2)
#define ISP_LOSSEM_PIX_LUT_SIZE	        (0x340a << 2)
#define ISP_LOSSEM_PIX_RO_STAT	        (0x340b << 2)
#define ISP_LOSSEM_PIX_RO_MMU_NUM	(0x340c << 2)

#define ISP_LOSSE_PIX_CTRL	        (0x3480 << 2)
#define ISP_LOSSE_PIX_FRAME_HOLD	(0x3481 << 2)
#define ISP_LOSSE_PIX_GCLK_CTRL	        (0x3482 << 2)
#define ISP_LOSSE_PIX_RO_CODEC_STATUS	(0x3483 << 2)
#define ISP_LOSSE_PIX_MISC	        (0x3484 << 2)
#define ISP_LOSSE_PIX_BASIS	        (0x3488 << 2)
#define ISP_LOSSE_PIX_OFST_BIT_DEPTH	(0x3489 << 2)
#define ISP_LOSSE_PIX_PIC_SIZE	        (0x348a << 2)
#define ISP_LOSSE_PIX_SLICE_SIZE	(0x348b << 2)
#define ISP_LOSSE_PIX_SLICE_SIZE_1	(0x348c << 2)
#define ISP_LOSSE_PIX_SLICE_SIZE_2	(0x348d << 2)
#define ISP_LOSSE_PIX_SLICE_SIZE_3	(0x348e << 2)
#define ISP_LOSSE_PIX_PRESL_LAST_BITS	(0x348f << 2)
#define ISP_LOSSE_PIX_PRESL_FIFO_LEVEL	(0x3490 << 2)
#define ISP_LOSSE_PIX_DEBUG	        (0x3491 << 2)
#define ISP_LOSSE_PIX_REF_DATA	        (0x3492 << 2)
#define ISP_LOSSE_PIX_REF_DATA_1	(0x3493 << 2)
#define ISP_LOSSE_PIX_REF_DATA_2	(0x3494 << 2)
#define ISP_LOSSE_PIX_PRED_PROCE	(0x3495 << 2)
#define ISP_LOSSE_PIX_GLOBAL_PHASE_LUT	(0x3496 << 2)
#define ISP_LOSSE_PIX_GLOBAL_PHASE_LUT_1	(0x3497 << 2)
#define ISP_LOSSE_PIX_PHASE_LUT	        (0x3498 << 2)
#define ISP_LOSSE_PIX_FLATNESS_0	(0x3499 << 2)
#define ISP_LOSSE_PIX_FLATNESS_QP	(0x349a << 2)
#define ISP_LOSSE_PIX_FLATNESS_TH0	(0x349b << 2)
#define ISP_LOSSE_PIX_FLATNESS_TH1	(0x349c << 2)
#define ISP_LOSSE_PIX_FLATNESS_TH2	(0x349d << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN0	(0x349e << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN0_1	(0x349f << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN0_2	(0x34a0 << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN0_3	(0x34a1 << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN0_4	(0x34a2 << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN0_5	(0x34a3 << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN0_6	(0x34a4 << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN0_7	(0x34a5 << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN0_8	(0x34a6 << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN0_9	(0x34a7 << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN1	(0x34a8 << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN1_1	(0x34a9 << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN1_2	(0x34aa << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN1_3	(0x34ab << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN1_4	(0x34ac << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN1_5	(0x34ad << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN1_6	(0x34ae << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN1_7	(0x34af << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN1_8	(0x34b0 << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN1_9	(0x34b1 << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN2	(0x34b2 << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN2_1	(0x34b3 << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN2_2	(0x34b4 << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN2_3	(0x34b5 << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN2_4	(0x34b6 << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN2_5	(0x34b7 << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN2_6	(0x34b8 << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN2_7	(0x34b9 << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN2_8	(0x34ba << 2)
#define ISP_LOSSE_PIX_QP_MAP_CHN2_9	(0x34bb << 2)
#define ISP_LOSSE_PIX_RC_GROUP_2	(0x34bc << 2)
#define ISP_LOSSE_PIX_RC_BUDGET_0	(0x34bd << 2)
#define ISP_LOSSE_PIX_RC_BUDGET_1	(0x34be << 2)
#define ISP_LOSSE_PIX_RC_BUDGET_2	(0x34bf << 2)
#define ISP_LOSSE_PIX_RC_BUDGET_3	(0x34c0 << 2)
#define ISP_LOSSE_PIX_RC_BUDGET_4	(0x34c1 << 2)
#define ISP_LOSSE_PIX_RC_BUDGET_5	(0x34c2 << 2)
#define ISP_LOSSE_PIX_RC_BUDGET_6	(0x34c3 << 2)
#define ISP_LOSSE_PIX_RC_QP_MARGIN	(0x34c4 << 2)
#define ISP_LOSSE_PIX_RC_QP_MARGIN_1	(0x34c5 << 2)
#define ISP_LOSSE_PIX_RC_QP_MARGIN_2	(0x34c6 << 2)
#define ISP_LOSSE_PIX_RC_QP_MARGIN_3	(0x34c7 << 2)
#define ISP_LOSSE_PIX_RC_QP_MARGIN_4	(0x34c8 << 2)
#define ISP_LOSSE_PIX_RC_QP_MARGIN_5	(0x34c9 << 2)
#define ISP_LOSSE_PIX_FLATNESS_ADJ0	(0x34ca << 2)
#define ISP_LOSSE_PIX_FLATNESS_ADJ1	(0x34cb << 2)
#define ISP_LOSSE_PIX_FIFO_THD_0	(0x34cc << 2)
#define ISP_LOSSE_PIX_FIFO_THD_1	(0x34cd << 2)
#define ISP_LOSSE_PIX_FIFO_THD_2	(0x34ce << 2)
#define ISP_LOSSE_PIX_FIFO_AVG	        (0x34cf << 2)
#define ISP_LOSSE_PIX_FIFO_DLT	        (0x34d0 << 2)
#define ISP_LOSSE_PIX_BITSGAP_THD_0	(0x34d1 << 2)
#define ISP_LOSSE_PIX_BITSGAP_THD_1	(0x34d2 << 2)
#define ISP_LOSSE_PIX_REF_ADJ	        (0x34d3 << 2)
#define ISP_LOSSE_PIX_REF_ADJ_DLT_0	(0x34d4 << 2)
#define ISP_LOSSE_PIX_REF_ADJ_DLT_1	(0x34d5 << 2)
#define ISP_LOSSE_PIX_REF_ADJ_DLT_2	(0x34d6 << 2)
#define ISP_LOSSE_PIX_REF_ADJ_DLT_3	(0x34d7 << 2)
#define ISP_LOSSE_PIX_REF_ADJ_DLT_4	(0x34d8 << 2)
#define ISP_LOSSE_PIX_REF_REF_ADJ_DLT_5	(0x34d9 << 2)
#define ISP_LOSSE_PIX_REF_ADJ_TH_CHN0	(0x34da << 2)
#define ISP_LOSSE_PIX_REF_ADJ_TH_CHN0_1	(0x34db << 2)
#define ISP_LOSSE_PIX_REF_ADJ_TH_CHN1	(0x34dc << 2)
#define ISP_LOSSE_PIX_REF_ADJ_TH_CHN1_1	(0x34dd << 2)
#define ISP_LOSSE_PIX_REF_ADJ_TH_CHN2	(0x34de << 2)
#define ISP_LOSSE_PIX_REF_ADJ_TH_CHN2_1	(0x34df << 2)
#define ISP_LOSSE_PIX_ACCUM_OFSET_0	(0x34e0 << 2)
#define ISP_LOSSE_PIX_ACCUM_OFSET_1	(0x34e1 << 2)
#define ISP_LOSSE_PIX_ACCUM_OFSET_2	(0x34e2 << 2)
#define ISP_LOSSE_PIX_ACCUM_OFSET_3	(0x34e3 << 2)
#define ISP_LOSSE_PIX_WDR_LINE_DELAY	(0x34e4 << 2)
#define ISP_LOSSE_PIX_CORING_TH_OFST	(0x34e5 << 2)
#define ISP_LOSSE_PIX_CORING_RST	(0x34e6 << 2)
#define ISP_LOSSE_PIX_STATS_RAM_MODE	(0x34e7 << 2)
#define ISP_LOSSE_PIX_STATS_RAM_ADDR	(0x34e8 << 2)
#define ISP_LOSSE_PIX_RO_STATS_RAM_DATA	(0x34e9 << 2)

#define ISP_LOSSEM_MIX_TOP_CTRL	        (0x3500 << 2)
#define ISP_LOSSEM_MIX_CRC_SUM1	        (0x3501 << 2)
#define ISP_LOSSEM_MIX_CRC_SUM2	        (0x3502 << 2)
#define ISP_LOSSEM_MIX_CRC_SUM3	        (0x3503 << 2)
#define ISP_LOSSEM_MIX_MMU_MIF_CTRL0	(0x3504 << 2)
#define ISP_LOSSEM_MIX_MMU_MIF_CTRL1	(0x3505 << 2)
#define ISP_LOSSEM_MIX_MMU_MIF_RO_STAT	(0x3506 << 2)
#define ISP_LOSSEM_MIX_MIF_CTRL	        (0x3507 << 2)
#define ISP_LOSSEM_MIX_UGT_CTRL	        (0x3508 << 2)
#define ISP_LOSSEM_MIX_GCLK_CTRL	(0x3509 << 2)
#define ISP_LOSSEM_MIX_LUT_SIZE	        (0x350a << 2)
#define ISP_LOSSEM_MIX_RO_STAT	        (0x350b << 2)
#define ISP_LOSSEM_MIX_RO_MMU_NUM	(0x350c << 2)

#define ISP_LOSSE_MIX_CTRL	        (0x3580 << 2)
#define ISP_LOSSE_MIX_FRAME_HOLD	(0x3581 << 2)
#define ISP_LOSSE_MIX_GCLK_CTRL	        (0x3582 << 2)
#define ISP_LOSSE_MIX_RO_CODEC_STATUS	(0x3583 << 2)
#define ISP_LOSSE_MIX_MISC	        (0x3584 << 2)
#define ISP_LOSSE_MIX_BASIS	        (0x3588 << 2)
#define ISP_LOSSE_MIX_PIC_SIZE	        (0x3589 << 2)
#define ISP_LOSSE_MIX_SLICE_Y	        (0x358a << 2)
#define ISP_LOSSE_MIX_SLICE_Y_1	        (0x358b << 2)
#define ISP_LOSSE_MIX_QP_MAP_CHN0	(0x358c << 2)
#define ISP_LOSSE_MIX_QP_MAP_CHN0_1	(0x358d << 2)
#define ISP_LOSSE_MIX_QP_MAP_CHN0_2	(0x358e << 2)
#define ISP_LOSSE_MIX_QP_MAP_CHN0_3	(0x358f << 2)
#define ISP_LOSSE_MIX_QP_MAP_CHN0_4	(0x3590 << 2)
#define ISP_LOSSE_MIX_QP_MAP_CHN0_5	(0x3591 << 2)
#define ISP_LOSSE_MIX_FLATNESS_0	(0x3592 << 2)
#define ISP_LOSSE_MIX_FLATNESS_TH	(0x3593 << 2)
#define ISP_LOSSE_MIX_RC_GROUP_2	(0x3594 << 2)
#define ISP_LOSSE_MIX_RC_BUDGET_0	(0x3595 << 2)
#define ISP_LOSSE_MIX_RC_BUDGET_1	(0x3596 << 2)
#define ISP_LOSSE_MIX_RC_BUDGET_2	(0x3597 << 2)
#define ISP_LOSSE_MIX_RC_BUDGET_3	(0x3598 << 2)
#define ISP_LOSSE_MIX_RC_BUDGET_4	(0x3599 << 2)
#define ISP_LOSSE_MIX_RC_BUDGET_5	(0x359a << 2)
#define ISP_LOSSE_MIX_RC_BUDGET_6	(0x359b << 2)
#define ISP_LOSSE_MIX_RC_QP_MARGIN	(0x359c << 2)
#define ISP_LOSSE_MIX_RC_QP_MARGIN_1	(0x359d << 2)
#define ISP_LOSSE_MIX_RC_QP_MARGIN_2	(0x359e << 2)
#define ISP_LOSSE_MIX_FLATNESS_ADJ0	(0x359f << 2)
#define ISP_LOSSE_MIX_FLATNESS_ADJ1	(0x35a0 << 2)
#define ISP_LOSSE_MIX_FIFO_THD_0	(0x35a1 << 2)
#define ISP_LOSSE_MIX_FIFO_THD_1	(0x35a2 << 2)
#define ISP_LOSSE_MIX_FIFO_THD_2	(0x35a3 << 2)
#define ISP_LOSSE_MIX_FIFO_AVG	        (0x35a4 << 2)
#define ISP_LOSSE_MIX_FIFO_DLT_1STCH	(0x35a5 << 2)
#define ISP_LOSSE_MIX_BITSGAP_THD_0	(0x35a6 << 2)
#define ISP_LOSSE_MIX_BITSGAP_THD_1	(0x35a7 << 2)
#define ISP_LOSSE_MIX_RC_QP_MARGIN_3	(0x35a8 << 2)
#define ISP_LOSSE_MIX_RC_QP_MARGIN_4	(0x35a9 << 2)
#define ISP_LOSSE_MIX_RC_QP_MARGIN_5	(0x35aa << 2)
#define ISP_LOSSE_MIX_LUMA	        (0x35ab << 2)
#define ISP_LOSSE_MIX_LUMA_TH	        (0x35ac << 2)
#define ISP_LOSSE_MIX_DEBUG	        (0x35ad << 2)
#define ISP_LOSSE_MIX_RO_MAX_ERROR	(0x35ae << 2)
#define ISP_LOSSE_MIX_RO_SQUARE_L	(0x35af << 2)
#define ISP_LOSSE_MIX_RO_SQUARE_H	(0x35b0 << 2)
#define ISP_LOSSE_MIX_RO_BIT_LEN_H_0	(0x35b1 << 2)
#define ISP_LOSSE_MIX_RO_BIT_LEN_L_0	(0x35b2 << 2)
#define ISP_LOSSE_MIX_RO_BIT_LEN_H_1	(0x35b3 << 2)
#define ISP_LOSSE_MIX_RO_BIT_LEN_L_1	(0x35b4 << 2)
#define ISP_LOSSE_MIX_RO_BIT_LEN_H_2	(0x35b5 << 2)
#define ISP_LOSSE_MIX_RO_BIT_LEN_L_2	(0x35b6 << 2)
#define ISP_LOSSE_MIX_RO_BIT_LEN_H_3	(0x35b7 << 2)
#define ISP_LOSSE_MIX_RO_BIT_LEN_L_3	(0x35b8 << 2)


#define ISP_LOSSDM_PIX_MIF_CTRL	        (0x3600 << 2)
#define ISP_LOSSDM_PIX_UGT_CTRL	        (0x3601 << 2)
#define ISP_LOSSDM_PIX_GCLK_CTRL	(0x3602 << 2)
#define ISP_LOSSDM_PIX_RO_STAT	        (0x3603 << 2)
#define ISP_LOSSDM_PIX_CRC_SUM1	        (0x3604 << 2)
#define ISP_LOSSDM_PIX_CRC_SUM2	        (0x3605 << 2)


#define ISP_LOSSD_PIX_CTRL	        (0x3680 << 2)
#define ISP_LOSSD_PIX_FRAME_HOLD	(0x3681 << 2)
#define ISP_LOSSD_PIX_GCLK_CTRL	        (0x3682 << 2)
#define ISP_LOSSD_PIX_RO_CODEC_STATUS	(0x3683 << 2)
#define ISP_LOSSD_PIX_MISC	        (0x3684 << 2)
#define ISP_LOSSD_PIX_BASIS	        (0x3688 << 2)
#define ISP_LOSSD_PIX_OFST_BIT_DEPTH	(0x3689 << 2)
#define ISP_LOSSD_PIX_PIC_SIZE	        (0x368a << 2)
#define ISP_LOSSD_PIX_SLICE_SIZE	(0x368b << 2)
#define ISP_LOSSD_PIX_SLICE_SIZE_1	(0x368c << 2)
#define ISP_LOSSD_PIX_SLICE_SIZE_2	(0x368d << 2)
#define ISP_LOSSD_PIX_SLICE_SIZE_3	(0x368e << 2)
#define ISP_LOSSD_PIX_PRESL_LAST_BITS	(0x368f << 2)
#define ISP_LOSSD_PIX_PRESL_FIFO_LEVEL	(0x3690 << 2)
#define ISP_LOSSD_PIX_DEBUG	        (0x3691 << 2)
#define ISP_LOSSD_PIX_REF_DATA	        (0x3692 << 2)
#define ISP_LOSSD_PIX_REF_DATA_1	(0x3693 << 2)
#define ISP_LOSSD_PIX_REF_DATA_2	(0x3694 << 2)
#define ISP_LOSSD_PIX_PRED_PROCE	(0x3695 << 2)
#define ISP_LOSSD_PIX_GLOBAL_PHASE_LUT	(0x3696 << 2)
#define ISP_LOSSD_PIX_GLOBAL_PHASE_LUT_1	(0x3697 << 2)
#define ISP_LOSSD_PIX_PHASE_LUT	        (0x3698 << 2)
#define ISP_LOSSD_PIX_FLATNESS_0	(0x3699 << 2)
#define ISP_LOSSD_PIX_FLATNESS_QP	(0x369a << 2)
#define ISP_LOSSD_PIX_FLATNESS_TH0	(0x369b << 2)
#define ISP_LOSSD_PIX_FLATNESS_TH1	(0x369c << 2)
#define ISP_LOSSD_PIX_FLATNESS_TH2	(0x369d << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN0	(0x369e << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN0_1	(0x369f << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN0_2	(0x36a0 << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN0_3	(0x36a1 << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN0_4	(0x36a2 << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN0_5	(0x36a3 << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN0_6	(0x36a4 << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN0_7	(0x36a5 << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN0_8	(0x36a6 << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN0_9	(0x36a7 << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN1	(0x36a8 << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN1_1	(0x36a9 << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN1_2	(0x36aa << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN1_3	(0x36ab << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN1_4	(0x36ac << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN1_5	(0x36ad << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN1_6	(0x36ae << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN1_7	(0x36af << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN1_8	(0x36b0 << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN1_9	(0x36b1 << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN2	(0x36b2 << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN2_1	(0x36b3 << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN2_2	(0x36b4 << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN2_3	(0x36b5 << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN2_4	(0x36b6 << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN2_5	(0x36b7 << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN2_6	(0x36b8 << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN2_7	(0x36b9 << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN2_8	(0x36ba << 2)
#define ISP_LOSSD_PIX_QP_MAP_CHN2_9	(0x36bb << 2)
#define ISP_LOSSD_PIX_RC_GROUP_2	(0x36bc << 2)
#define ISP_LOSSD_PIX_RC_BUDGET_0	(0x36bd << 2)
#define ISP_LOSSD_PIX_RC_BUDGET_1	(0x36be << 2)
#define ISP_LOSSD_PIX_RC_BUDGET_2	(0x36bf << 2)
#define ISP_LOSSD_PIX_RC_BUDGET_3	(0x36c0 << 2)
#define ISP_LOSSD_PIX_RC_BUDGET_4	(0x36c1 << 2)
#define ISP_LOSSD_PIX_RC_BUDGET_5	(0x36c2 << 2)
#define ISP_LOSSD_PIX_RC_BUDGET_6	(0x36c3 << 2)
#define ISP_LOSSD_PIX_RC_QP_MARGIN	(0x36c4 << 2)
#define ISP_LOSSD_PIX_RC_QP_MARGIN_1	(0x36c5 << 2)
#define ISP_LOSSD_PIX_RC_QP_MARGIN_2	(0x36c6 << 2)
#define ISP_LOSSD_PIX_RC_QP_MARGIN_3	(0x36c7 << 2)
#define ISP_LOSSD_PIX_RC_QP_MARGIN_4	(0x36c8 << 2)
#define ISP_LOSSD_PIX_RC_QP_MARGIN_5	(0x36c9 << 2)
#define ISP_LOSSD_PIX_FLATNESS_ADJ0	(0x36ca << 2)
#define ISP_LOSSD_PIX_FLATNESS_ADJ1	(0x36cb << 2)
#define ISP_LOSSD_PIX_FIFO_THD_0	(0x36cc << 2)
#define ISP_LOSSD_PIX_FIFO_THD_1	(0x36cd << 2)
#define ISP_LOSSD_PIX_FIFO_THD_2	(0x36ce << 2)
#define ISP_LOSSD_PIX_FIFO_AVG	        (0x36cf << 2)
#define ISP_LOSSD_PIX_FIFO_DLT	        (0x36d0 << 2)
#define ISP_LOSSD_PIX_BITSGAP_THD_0	(0x36d1 << 2)
#define ISP_LOSSD_PIX_BITSGAP_THD_1	(0x36d2 << 2)
#define ISP_LOSSD_PIX_REF_ADJ	        (0x36d3 << 2)
#define ISP_LOSSD_PIX_REF_ADJ_DLT_0	(0x36d4 << 2)
#define ISP_LOSSD_PIX_REF_ADJ_DLT_1	(0x36d5 << 2)
#define ISP_LOSSD_PIX_REF_ADJ_DLT_2	(0x36d6 << 2)
#define ISP_LOSSD_PIX_REF_ADJ_DLT_3	(0x36d7 << 2)
#define ISP_LOSSD_PIX_REF_ADJ_DLT_4	(0x36d8 << 2)
#define ISP_LOSSD_PIX_REF_REF_ADJ_DLT_5	(0x36d9 << 2)
#define ISP_LOSSD_PIX_REF_ADJ_TH_CHN0	(0x36da << 2)
#define ISP_LOSSD_PIX_REF_ADJ_TH_CHN0_1	(0x36db << 2)
#define ISP_LOSSD_PIX_REF_ADJ_TH_CHN1	(0x36dc << 2)
#define ISP_LOSSD_PIX_REF_ADJ_TH_CHN1_1	(0x36dd << 2)
#define ISP_LOSSD_PIX_REF_ADJ_TH_CHN2	(0x36de << 2)
#define ISP_LOSSD_PIX_REF_ADJ_TH_CHN2_1	(0x36df << 2)
#define ISP_LOSSD_PIX_ACCUM_OFSET_0	(0x36e0 << 2)
#define ISP_LOSSD_PIX_ACCUM_OFSET_1	(0x36e1 << 2)
#define ISP_LOSSD_PIX_ACCUM_OFSET_2	(0x36e2 << 2)
#define ISP_LOSSD_PIX_ACCUM_OFSET_3	(0x36e3 << 2)
#define ISP_LOSSD_PIX_WDR_LINE_DELAY	(0x36e4 << 2)
#define ISP_LOSSD_PIX_CORING_TH_OFST	(0x36e5 << 2)
#define ISP_LOSSD_PIX_CORING_RST	(0x36e6 << 2)
#define ISP_LOSSD_PIX_STATS_RAM_MODE	(0x36e7 << 2)
#define ISP_LOSSD_PIX_STATS_RAM_ADDR	(0x36e8 << 2)
#define ISP_LOSSD_PIX_RO_STATS_RAM_DATA	(0x36e9 << 2)

#define ISP_LOSSDM_MIX_MIF_CTRL	        (0x3700 << 2)
#define ISP_LOSSDM_MIX_UGT_CTRL	        (0x3701 << 2)
#define ISP_LOSSDM_MIX_GCLK_CTRL	(0x3702 << 2)
#define ISP_LOSSDM_MIX_RO_STAT	        (0x3703 << 2)
#define ISP_LOSSDM_MIX_CRC_SUM1	        (0x3704 << 2)
#define ISP_LOSSDM_MIX_CRC_SUM2	        (0x3705 << 2)


#define ISP_LOSSD_MIX_CTRL	        (0x3780 << 2)
#define ISP_LOSSD_MIX_FRAME_HOLD	(0x3781 << 2)
#define ISP_LOSSD_MIX_GCLK_CTRL	        (0x3782 << 2)
#define ISP_LOSSD_MIX_RO_CODEC_STATUS	(0x3783 << 2)
#define ISP_LOSSD_MIX_MISC	        (0x3784 << 2)
#define ISP_LOSSD_MIX_BASIS	        (0x3788 << 2)
#define ISP_LOSSD_MIX_PIC_SIZE	        (0x3789 << 2)
#define ISP_LOSSD_MIX_SLICE_Y	        (0x378a << 2)
#define ISP_LOSSD_MIX_SLICE_Y_1	        (0x378b << 2)
#define ISP_LOSSD_MIX_QP_MAP_CHN0	(0x378c << 2)
#define ISP_LOSSD_MIX_QP_MAP_CHN0_1	(0x378d << 2)
#define ISP_LOSSD_MIX_QP_MAP_CHN0_2	(0x378e << 2)
#define ISP_LOSSD_MIX_QP_MAP_CHN0_3	(0x378f << 2)
#define ISP_LOSSD_MIX_QP_MAP_CHN0_4	(0x3790 << 2)
#define ISP_LOSSD_MIX_QP_MAP_CHN0_5	(0x3791 << 2)
#define ISP_LOSSD_MIX_FLATNESS_0	(0x3792 << 2)
#define ISP_LOSSD_MIX_FLATNESS_TH	(0x3793 << 2)
#define ISP_LOSSD_MIX_RC_GROUP_2	(0x3794 << 2)
#define ISP_LOSSD_MIX_RC_BUDGET_0	(0x3795 << 2)
#define ISP_LOSSD_MIX_RC_BUDGET_1	(0x3796 << 2)
#define ISP_LOSSD_MIX_RC_BUDGET_2	(0x3797 << 2)
#define ISP_LOSSD_MIX_RC_BUDGET_3	(0x3798 << 2)
#define ISP_LOSSD_MIX_RC_BUDGET_4	(0x3799 << 2)
#define ISP_LOSSD_MIX_RC_BUDGET_5	(0x379a << 2)
#define ISP_LOSSD_MIX_RC_BUDGET_6	(0x379b << 2)
#define ISP_LOSSD_MIX_RC_QP_MARGIN	(0x379c << 2)
#define ISP_LOSSD_MIX_RC_QP_MARGIN_1	(0x379d << 2)
#define ISP_LOSSD_MIX_RC_QP_MARGIN_2	(0x379e << 2)
#define ISP_LOSSD_MIX_FLATNESS_ADJ0	(0x379f << 2)
#define ISP_LOSSD_MIX_FLATNESS_ADJ1	(0x37a0 << 2)
#define ISP_LOSSD_MIX_FIFO_THD_0	(0x37a1 << 2)
#define ISP_LOSSD_MIX_FIFO_THD_1	(0x37a2 << 2)
#define ISP_LOSSD_MIX_FIFO_THD_2	(0x37a3 << 2)
#define ISP_LOSSD_MIX_FIFO_AVG	        (0x37a4 << 2)
#define ISP_LOSSD_MIX_FIFO_DLT_1STCH	(0x37a5 << 2)
#define ISP_LOSSD_MIX_BITSGAP_THD_0	(0x37a6 << 2)
#define ISP_LOSSD_MIX_BITSGAP_THD_1	(0x37a7 << 2)
#define ISP_LOSSD_MIX_RC_QP_MARGIN_3	(0x37a8 << 2)
#define ISP_LOSSD_MIX_RC_QP_MARGIN_4	(0x37a9 << 2)
#define ISP_LOSSD_MIX_RC_QP_MARGIN_5	(0x37aa << 2)
#define ISP_LOSSD_MIX_LUMA	        (0x37ab << 2)
#define ISP_LOSSD_MIX_LUMA_TH	        (0x37ac << 2)
#define ISP_LOSSD_MIX_DEBUG	        (0x37ad << 2)
#define ISP_LOSSD_MIX_RO_MAX_ERROR	(0x37ae << 2)
#define ISP_LOSSD_MIX_RO_SQUARE_L	(0x37af << 2)
#define ISP_LOSSD_MIX_RO_SQUARE_H	(0x37b0 << 2)
#define ISP_LOSSD_MIX_RO_BIT_LEN_H_0	(0x37b1 << 2)
#define ISP_LOSSD_MIX_RO_BIT_LEN_L_0	(0x37b2 << 2)
#define ISP_LOSSD_MIX_RO_BIT_LEN_H_1	(0x37b3 << 2)
#define ISP_LOSSD_MIX_RO_BIT_LEN_L_1	(0x37b4 << 2)
#define ISP_LOSSD_MIX_RO_BIT_LEN_H_2	(0x37b5 << 2)
#define ISP_LOSSD_MIX_RO_BIT_LEN_L_2	(0x37b6 << 2)
#define ISP_LOSSD_MIX_RO_BIT_LEN_H_3	(0x37b7 << 2)
#define ISP_LOSSD_MIX_RO_BIT_LEN_L_3	(0x37b8 << 2)

#define MIPI_TOP_CTRL0                  ((0x00 << 2) + 0x10000)
#define MIPI_TOP_CTRL1                  ((0x01 << 2) + 0x10000)
#define MIPI_TOP_CTRL2                  ((0x02 << 2) + 0x10000)
#define MIPI_TOP_CTRL3                  ((0x03 << 2) + 0x10000)
#define MIPI_TOP_CTRL4                  ((0x04 << 2) + 0x10000)
#define MIPI_TOP_CTRL5                  ((0x05 << 2) + 0x10000)
#define MIPI_TOP_CTRL6                  ((0x06 << 2) + 0x10000)
#define MIPI_TOP_CTRL7                  ((0x07 << 2) + 0x10000)
#define MIPI_TOP_CTRL8                  ((0x08 << 2) + 0x10000)
#define MIPI_ADAPT_DE_CTRL0             ((0x10 << 2) + 0x10000)
#define MIPI_ADAPT_DE_CTRL1             ((0x11 << 2) + 0x10000)
#define MIPI_ADAPT_DE_CTRL2             ((0x12 << 2) + 0x10000)
#define MIPI_ADAPT_DE_CTRL3             ((0x13 << 2) + 0x10000)
#define MIPI_ADAPT_DE_STAT0             ((0x18 << 2) + 0x10000)
#define MIPI_TOP_ISP_PENDING_MASK0      ((0x20 << 2) + 0x10000)
#define MIPI_TOP_ISP_PENDING_MASK1      ((0x21 << 2) + 0x10000)
#define MIPI_TOP_ISP_PENDING0           ((0x22 << 2) + 0x10000)
#define MIPI_TOP_ISP_PENDING1           ((0x23 << 2) + 0x10000)

#define ISP_DMA_AXI_CTL                 ((0x00 << 2) + 0x10400)
#define ISP_DMA_CTL0                    ((0x01 << 2) + 0x10400)
#define ISP_DMA_PENDING0                ((0x02 << 2) + 0x10400)
#define ISP_DMA_IRQ_MASK0               ((0x04 << 2) + 0x10400)
#define ISP_DMA_AXI_WR_PROT_STAT0       ((0x19 << 2) + 0x10400)
#define ISP_DMA_AXI_RD_PROT_STAT0       ((0x1a << 2) + 0x10400)
#define ISP_DMA_ARBIT_CNTL0             ((0x20 << 2) + 0x10400)
#define ISP_DMA_ARBIT_CNTL1             ((0x21 << 2) + 0x10400)
#define ISP_DMA_ARBIT_CNTL2             ((0x22 << 2) + 0x10400)
#define ISP_DMA_ARBIT_CNTL3             ((0x23 << 2) + 0x10400)

#define ISP_DMA_SRC0_CTL                ((0x30 << 2) + 0x10400)
#define ISP_DMA_SRC0_PING_CMD_ADDR0     ((0x31 << 2) + 0x10400)
#define ISP_DMA_SRC0_PING_DST_ADDR0     ((0x32 << 2) + 0x10400)
#define ISP_DMA_SRC0_PING_TASK0	        ((0x33 << 2) + 0x10400)
#define ISP_DMA_SRC0_PING_CMD_ADDR1     ((0x34 << 2) + 0x10400)
#define ISP_DMA_SRC0_PING_DST_ADDR1     ((0x35 << 2) + 0x10400)
#define ISP_DMA_SRC0_PING_TASK1         ((0x36 << 2) + 0x10400)
#define ISP_DMA_SRC0_PONG_CMD_ADDR0     ((0x37 << 2) + 0x10400)
#define ISP_DMA_SRC0_PONG_DST_ADDR0     ((0x38 << 2) + 0x10400)
#define ISP_DMA_SRC0_PONG_TASK0	        ((0x39 << 2) + 0x10400)
#define ISP_DMA_SRC0_PONG_CMD_ADDR1     ((0x3a << 2) + 0x10400)
#define ISP_DMA_SRC0_PONG_DST_ADDR1     ((0x3b << 2) + 0x10400)
#define ISP_DMA_SRC0_PONG_TASK1         ((0x3c << 2) + 0x10400)
#endif
#endif
