

================================================================
== Vitis HLS Report for 'encoder0_c1'
================================================================
* Date:           Mon Sep  8 23:45:34 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lane_seg_hls
* Solution:       lane_seg (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   551972|   551972|  8.280 ms|  8.280 ms|  551972|  551972|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.9>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 18 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%padded = alloca i64 1" [lane_seg_hls/lane_seg_support.cpp:32]   --->   Operation 19 'alloca' 'padded' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%padded_addr = getelementptr i16 %padded, i64 0, i64 0" [lane_seg_hls/lane_seg_support.cpp:32]   --->   Operation 20 'getelementptr' 'padded_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.23ns)   --->   "%store_ln32 = store i16 0, i18 %padded_addr" [lane_seg_hls/lane_seg_support.cpp:32]   --->   Operation 21 'store' 'store_ln32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %input_read, i32 1, i32 63" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 22 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i63 %trunc_ln" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 23 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%gmem_in_addr = getelementptr i16 %gmem_in, i64 %sext_ln35" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 24 'getelementptr' 'gmem_in_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [8/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 10.9>
ST_2 : Operation 26 [7/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 10.9>
ST_3 : Operation 27 [6/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 10.9>
ST_4 : Operation 28 [5/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 10.9>
ST_5 : Operation 29 [4/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 10.9>
ST_6 : Operation 30 [3/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 10.9>
ST_7 : Operation 31 [2/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 10.9>
ST_8 : Operation 32 [1/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln35 = call void @encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3, i16 %gmem_in, i63 %trunc_ln, i16 %padded" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 33 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 10.9>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r"   --->   Operation 34 'read' 'output_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln35 = call void @encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3, i16 %gmem_in, i63 %trunc_ln, i16 %padded" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 35 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %output_read, i32 1, i32 63" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 36 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i63 %trunc_ln1" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 37 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%gmem_out_addr = getelementptr i16 %gmem_out, i64 %sext_ln48" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 38 'getelementptr' 'gmem_out_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (10.9ns)   --->   "%empty_48 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_out_addr, i32 401408" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 39 'writereq' 'empty_48' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln48 = call void @encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5, i16 %gmem_out, i63 %trunc_ln1, i16 %padded" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 40 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln48 = call void @encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5, i16 %gmem_out, i63 %trunc_ln1, i16 %padded" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 41 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 10.9>
ST_13 : Operation 42 [5/5] (10.9ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_out_addr" [lane_seg_hls/lane_seg_support.cpp:84]   --->   Operation 42 'writeresp' 'empty_49' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 10.9>
ST_14 : Operation 43 [4/5] (10.9ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_out_addr" [lane_seg_hls/lane_seg_support.cpp:84]   --->   Operation 43 'writeresp' 'empty_49' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 10.9>
ST_15 : Operation 44 [3/5] (10.9ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_out_addr" [lane_seg_hls/lane_seg_support.cpp:84]   --->   Operation 44 'writeresp' 'empty_49' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 10.9>
ST_16 : Operation 45 [2/5] (10.9ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_out_addr" [lane_seg_hls/lane_seg_support.cpp:84]   --->   Operation 45 'writeresp' 'empty_49' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 10.9>
ST_17 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 401408, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 150528, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 48 [1/5] (10.9ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_out_addr" [lane_seg_hls/lane_seg_support.cpp:84]   --->   Operation 48 'writeresp' 'empty_49' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln84 = ret" [lane_seg_hls/lane_seg_support.cpp:84]   --->   Operation 49 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 4.050ns.

 <State 1>: 10.950ns
The critical path consists of the following:
	wire read operation ('input_read') on port 'input_r' [8]  (0.000 ns)
	'getelementptr' operation ('gmem_in_addr', lane_seg_hls/lane_seg_support.cpp:35) [14]  (0.000 ns)
	bus request operation ('empty', lane_seg_hls/lane_seg_support.cpp:35) on port 'gmem_in' (lane_seg_hls/lane_seg_support.cpp:35) [15]  (10.950 ns)

 <State 2>: 10.950ns
The critical path consists of the following:
	bus request operation ('empty', lane_seg_hls/lane_seg_support.cpp:35) on port 'gmem_in' (lane_seg_hls/lane_seg_support.cpp:35) [15]  (10.950 ns)

 <State 3>: 10.950ns
The critical path consists of the following:
	bus request operation ('empty', lane_seg_hls/lane_seg_support.cpp:35) on port 'gmem_in' (lane_seg_hls/lane_seg_support.cpp:35) [15]  (10.950 ns)

 <State 4>: 10.950ns
The critical path consists of the following:
	bus request operation ('empty', lane_seg_hls/lane_seg_support.cpp:35) on port 'gmem_in' (lane_seg_hls/lane_seg_support.cpp:35) [15]  (10.950 ns)

 <State 5>: 10.950ns
The critical path consists of the following:
	bus request operation ('empty', lane_seg_hls/lane_seg_support.cpp:35) on port 'gmem_in' (lane_seg_hls/lane_seg_support.cpp:35) [15]  (10.950 ns)

 <State 6>: 10.950ns
The critical path consists of the following:
	bus request operation ('empty', lane_seg_hls/lane_seg_support.cpp:35) on port 'gmem_in' (lane_seg_hls/lane_seg_support.cpp:35) [15]  (10.950 ns)

 <State 7>: 10.950ns
The critical path consists of the following:
	bus request operation ('empty', lane_seg_hls/lane_seg_support.cpp:35) on port 'gmem_in' (lane_seg_hls/lane_seg_support.cpp:35) [15]  (10.950 ns)

 <State 8>: 10.950ns
The critical path consists of the following:
	bus request operation ('empty', lane_seg_hls/lane_seg_support.cpp:35) on port 'gmem_in' (lane_seg_hls/lane_seg_support.cpp:35) [15]  (10.950 ns)

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 10.950ns
The critical path consists of the following:
	wire read operation ('output_read') on port 'output_r' [7]  (0.000 ns)
	'getelementptr' operation ('gmem_out_addr', lane_seg_hls/lane_seg_support.cpp:48) [19]  (0.000 ns)
	bus request operation ('empty_48', lane_seg_hls/lane_seg_support.cpp:48) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:48) [20]  (10.950 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 10.950ns
The critical path consists of the following:
	bus response operation ('empty_49', lane_seg_hls/lane_seg_support.cpp:84) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:84) [22]  (10.950 ns)

 <State 14>: 10.950ns
The critical path consists of the following:
	bus response operation ('empty_49', lane_seg_hls/lane_seg_support.cpp:84) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:84) [22]  (10.950 ns)

 <State 15>: 10.950ns
The critical path consists of the following:
	bus response operation ('empty_49', lane_seg_hls/lane_seg_support.cpp:84) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:84) [22]  (10.950 ns)

 <State 16>: 10.950ns
The critical path consists of the following:
	bus response operation ('empty_49', lane_seg_hls/lane_seg_support.cpp:84) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:84) [22]  (10.950 ns)

 <State 17>: 10.950ns
The critical path consists of the following:
	bus response operation ('empty_49', lane_seg_hls/lane_seg_support.cpp:84) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:84) [22]  (10.950 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
