{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/rchil/Desktop/DAQ_USB_FPGA_ACQ/control_fifo.vhd " "Info (293027): Source file: C:/Users/rchil/Desktop/DAQ_USB_FPGA_ACQ/control_fifo.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/rchil/Desktop/DAQ_USB_FPGA_ACQ/control_fifo.vhd " "Info (293027): Source file: C:/Users/rchil/Desktop/DAQ_USB_FPGA_ACQ/control_fifo.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/rchil/Desktop/DAQ_USB_FPGA_ACQ/control_fifo.vhd " "Info (293027): Source file: C:/Users/rchil/Desktop/DAQ_USB_FPGA_ACQ/control_fifo.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 06 17:36:09 2014 " "Info: Processing started: Tue May 06 17:36:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off daq_fpga_multicanal -c QUSBEVB_REVA_EP2C20_Template" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_48m_in.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pll_48m_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_48m_in-SYN " "Info (12022): Found design unit 1: pll_48m_in-SYN" {  } { { "PLL_48M_in.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_ACQ/PLL_48M_in.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL_48M_in " "Info (12023): Found entity 1: PLL_48M_in" {  } { { "PLL_48M_in.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_ACQ/PLL_48M_in.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "template.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file template.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Template " "Info (12023): Found entity 1: Template" {  } { { "Template.bdf" "" { Schematic "C:/Users/rchil/Desktop/DAQ_USB_FPGA_ACQ/Template.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_disparo.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file control_disparo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_disparo-disparador " "Info (12022): Found design unit 1: control_disparo-disparador" {  } { { "control_disparo.vhdl" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_ACQ/control_disparo.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_disparo " "Info (12023): Found entity 1: control_disparo" {  } { { "control_disparo.vhdl" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_ACQ/control_disparo.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file fifo0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo0-SYN " "Info (12022): Found design unit 1: fifo0-SYN" {  } { { "fifo0.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_ACQ/fifo0.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Info (12023): Found entity 1: fifo0" {  } { { "fifo0.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_ACQ/fifo0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "retrasar_entrada.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file retrasar_entrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Retrasar_entrada-rtl " "Info (12022): Found design unit 1: Retrasar_entrada-rtl" {  } { { "Retrasar_entrada.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_ACQ/Retrasar_entrada.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Retrasar_entrada " "Info (12023): Found entity 1: Retrasar_entrada" {  } { { "Retrasar_entrada.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_ACQ/Retrasar_entrada.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \";\" control_fifo.vhd(29) " "Error (10500): VHDL syntax error at control_fifo.vhd(29) near text \",\";  expecting \";\"" {  } { { "control_fifo.vhd" "" { Text "C:/Users/rchil/Desktop/DAQ_USB_FPGA_ACQ/control_fifo.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fifo.vhd 0 0 " "Info (12021): Found 0 design units, including 0 entities, in source file control_fifo.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "307 " "Error: Peak virtual memory: 307 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 06 17:36:10 2014 " "Error: Processing ended: Tue May 06 17:36:10 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Error (293001): Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
