-------------------------------------------------------------------------------
-- Company: PipelinedProcessor
-- Engineer: Yang Xiaocheng
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity CMD is
    Port ( rst : in  STD_LOGIC; -- hand_controlä¸ï¼ŒæŠŠå†™å…¥æ•°æ®çš„æŒ‡é’ˆç½®é›
      	-- hand_controlä¸ï¼ŒæŠŠè®¡ç®—æœºæ‰€æœ‰çŠ¶æ€ç½®é›
           clk : in  STD_LOGIC; -- ç”¨äºä¸²å£è¾“å…¥æŒ‡ä»¤å’ŒæŒ‡ä»¤å†™å…¥å¯„å­˜å™¨
         -- pins
           ram1data : inout  STD_LOGIC_VECTOR (7 downto 0);
           ram1oe : out  STD_LOGIC;
           ram1we : out  STD_LOGIC;
           ram1en : out  STD_LOGIC;

           ram2addr : out  STD_LOGIC_VECTOR (17 downto 0);
           ram2data : inout  STD_LOGIC_VECTOR (15 downto 0);
           ram2oe : out  STD_LOGIC;
           ram2we : out  STD_LOGIC;
           ram2en : out  STD_LOGIC;
           
           SW : in STD_LOGIC_VECTOR(15 downto 0);
           data_ready : in  STD_LOGIC;
           rdn : out  STD_LOGIC;
           tbre, tsre : in  STD_LOGIC;
           wrn : out  STD_LOGIC;
           
           l : out  STD_LOGIC_VECTOR(15 downto 0) --  æ˜¾ç¤ºæ­£åœ¨è¢«æ“ä½œçš„æŒ‡ä»¤
         );
end CMD;

architecture Behavioral of CMD is
    component cmd2ram2
        Port ( clk, rst, cmd_start : in  STD_LOGIC;
               cmd_ready : out  STD_LOGIC;
               data : in  STD_LOGIC_VECTOR(15 downto 0);
               ram2addr : out  STD_LOGIC_VECTOR (17 downto 0);
               ram2data : inout  STD_LOGIC_VECTOR (15 downto 0);
               ram2oe, ram2we, ram2en : out  STD_LOGIC
             );
    end component;
 
    component COMRW is
        Port ( RW, start, Clock, rst: in  STD_LOGIC;
               SW : in  STD_LOGIC_VECTOR (15 downto 0);
               output : out  STD_LOGIC_VECTOR (15 downto 0);
               Ram1Data : inout  STD_LOGIC_VECTOR (7 downto 0);
               Ram1OE, Ram1WE, Ram1EN : out  STD_LOGIC;
               data_ready : in  STD_LOGIC;
               rdn : out  STD_LOGIC;
               tbre, tsre : in  STD_LOGIC;
               wrn, done : out  STD_LOGIC
              );
    end component;
 -- signals for read from serial port
    signal serial_start : STD_LOGIC; -- ä¸Šå‡æ²¿è§¦å
    signal serial_ready : STD_LOGIC;
    signal serial_rw : STD_LOGIC; -- 0 for read, 1 for write
 -- signal for write cmds to SRAM2
    signal cmd_start : STD_LOGIC; -- ä¸Šå‡æ²¿è§¦å
    signal cmd_ready : STD_LOGIC;
 -- æ­£åœ¨è¢«æ“ä½œçš„æŒ‡ä»¤
    signal cmds : STD_LOGIC_VECTOR(15 downto 0);
   
begin
    l <= serial_start & serial_ready & cmd_start & cmd_ready & cmds(11 downto 0);
    serial_rw <= '0';
    cmd : cmd2ram2 port map (clk, rst, cmd_start, cmd_ready,
                             cmds, ram2addr, ram2data, ram2oe, ram2we, ram2en);
									 
    serial : COMRW port map (serial_rw, serial_start, clk, rst, SW, cmds,
                             ram1data, ram1oe, ram1we, ram1en,
                             data_ready, rdn, tbre, tsre, wrn, serial_ready);

    -- serial : ä»ä¸²å£ä¸­è¯»å–æ§åˆ¶ä¿¡å·
    -- cmd : å°†ä»ä¸²å£ä¸­è¯»å‡ºçš„æ§åˆ¶ä¿¡å·å†™å…¥ram2
    -- clk : æ‰‹æŒ‰æ—¶é’Ÿ
    -- å½“resetåï¼Œcmd_readyå’Œserial_readyå‡ç½®é›¶ï¼Œæ­¤æ—¶æ‰“å¼€hand_conrtroå¼€å…³ï¼Œé¦–å…ˆserial_startè¢«ç½®ä¸ï¼Œè¿è¡Œå®Œåserial_ready=1ï¼Œæ­¤æ—¶ä»¥ä¸‹ä¸¤è¡Œä½¿serial_start = 0 && cmd_start=1ï¼Œå¼€å§‹æ‰§è¡Œå†™å…¥å†…å­˜ã€‚å†™å…¥åcmd_ready=1ï¼Œä»¥ä¸‹ä¸¤è¡Œä½¿cmd_start = 0 && serial_start=1ï¼Œåˆå¼€å§‹æ–°ä¸€è½®æ“ä½œã€‚æµç¨‹ç”±hand_controlå’Œclkæ§åˆ¶ï¼Œå¯éšæ—¶ç»“æŸ
    -- æ¨¡å—cmd2ram2å’ŒCOMRWéœ€ä¿è¯åœ¨start=1çš„ä¸Šå‡æ²¿å°†readyç½®é›¶
    serial_start <= rst and ( cmd_ready or not serial_ready );
    cmd_start <= rst and serial_ready;

end Behavioral;
