// Seed: 1993077759
module module_0 (
    input tri0 id_0,
    input tri id_1,
    id_6,
    input tri id_2,
    input supply1 id_3,
    output uwire id_4
);
  assign id_4 = id_2;
  module_2 modCall_1 (
      id_4,
      id_0
  );
  wire id_7;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output tri1 id_2,
    output wor id_3,
    output supply1 id_4,
    input supply0 id_5,
    id_8,
    output tri0 id_6
);
  assign id_6 = id_5 / 1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_0,
      id_6
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    input  wor  id_1
);
  wire id_3, id_4;
  assign module_0.type_10 = 0;
endmodule
