{
  "design": {
    "design_info": {
      "boundary_crc": "0xB8B973781881E850",
      "device": "xczu3eg-sbva484-1-i",
      "gen_directory": "../../../../ADCControl.gen/sources_1/bd/SPIMaster",
      "name": "SPIMaster",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "spi_master": ""
    },
    "ports": {
      "addr": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "SPIMaster_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "cs": {
        "direction": "I"
      },
      "data_in": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "data_out": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "irq": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "rw": {
        "direction": "I"
      },
      "spi_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "SPIMaster_spi_master_0_0_spi_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "spi_cs_n": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "spi_miso": {
        "direction": "I"
      },
      "spi_mosi": {
        "direction": "O"
      }
    },
    "components": {
      "spi_master": {
        "vlnv": "xilinx.com:module_ref:spi_master:1.0",
        "xci_name": "SPIMaster_spi_master_0_0",
        "xci_path": "ip/SPIMaster_spi_master_0_0/SPIMaster_spi_master_0_0.xci",
        "inst_hier_path": "spi_master",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "spi_master",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "SPIMaster_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "cs": {
            "direction": "I"
          },
          "rw": {
            "direction": "I"
          },
          "addr": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "irq": {
            "type": "intr",
            "direction": "O",
            "parameters": {
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              }
            }
          },
          "spi_miso": {
            "direction": "I"
          },
          "spi_mosi": {
            "direction": "O"
          },
          "spi_clk": {
            "type": "clk",
            "direction": "O"
          },
          "spi_cs_n": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "addr_0_1": {
        "ports": [
          "addr",
          "spi_master/addr"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk",
          "spi_master/clk"
        ]
      },
      "cs_0_1": {
        "ports": [
          "cs",
          "spi_master/cs"
        ]
      },
      "data_in_0_1": {
        "ports": [
          "data_in",
          "spi_master/data_in"
        ]
      },
      "spi_master_0_data_out": {
        "ports": [
          "spi_master/data_out",
          "data_out"
        ]
      },
      "spi_master_0_irq": {
        "ports": [
          "spi_master/irq",
          "irq"
        ]
      },
      "rst_n_0_1": {
        "ports": [
          "rst_n",
          "spi_master/rst_n"
        ]
      },
      "rw_0_1": {
        "ports": [
          "rw",
          "spi_master/rw"
        ]
      },
      "spi_master_0_spi_clk": {
        "ports": [
          "spi_master/spi_clk",
          "spi_clk"
        ]
      },
      "spi_master_0_spi_cs_n": {
        "ports": [
          "spi_master/spi_cs_n",
          "spi_cs_n"
        ]
      },
      "spi_miso_0_1": {
        "ports": [
          "spi_miso",
          "spi_master/spi_miso"
        ]
      },
      "spi_master_0_spi_mosi": {
        "ports": [
          "spi_master/spi_mosi",
          "spi_mosi"
        ]
      }
    }
  }
}