`include "global.sv"
`include "timescale.sv"
module clk_R(
	input			clk,
	input			rstn,
	input			en,
	
	output	reg		clk_R
	);
	
	reg	[16:0]		cnt_R;
	
	always @(posedge clk, negedge rstn) begin
		if (rstn == 0) begin
			cnt_R	<=	17'd0;
			clk_R	<=	1'b1;
		end
		else begin
			if(en == 1) begin
				if (cnt_R == 17'd0) begin
					cnt_R	<=	17'd24999;
					clk_R	<=	~clk_R;
				end
				else begin
					cnt_R	<=	cnt_R - 1'b1;
				end
			end
			else begin
				cnt_R	<=	17'd0;
				clk_R	<=	1'b1;
			end
		end
	end
endmodule
