xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 "CPU.ngc" CPU.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o CPU_map.ncd CPU.ngd CPU.pcf 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 "CPU.ngc" CPU.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o CPU_map.ncd CPU.ngd CPU.pcf 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 "CPU.ngc" CPU.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -mt off CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Projects/Start/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Project2/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Project2/Start/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 "CPU.ngc" CPU.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -mt off CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Project2/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Project2/Start/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Processor2/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Processor2/Start/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Processor2/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Processor2/Start/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc6slx45-csg324-3 "CPU.ngc" CPU.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -mt off CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Processor2/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Processor2/Start/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Processor2/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Processor2/Start/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc6slx45-csg324-3 "CPU.ngc" CPU.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -mt off CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Processor2/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Processor2/Start/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/Processor2/Start/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/Processor2/Start/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc6slx45-csg324-3 "CPU.ngc" CPU.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -mt off CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
bitgen -intstyle ise -f CPU.ut CPU.ncd 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc6slx45-csg324-3 "CPU.ngc" CPU.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -mt off CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
bitgen -intstyle ise -f CPU.ut CPU.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc6slx45-csg324-3 "CPU.ngc" CPU.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -mt off CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf 
bitgen -intstyle ise -f CPU.ut CPU.ncd 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc CPU.ucf -p xc6slx45-csg324-3 "CPU.ngc" CPU.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -mt off CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf 
bitgen -intstyle ise -f CPU.ut CPU.ncd 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc CPU.ucf -p xc6slx45-csg324-3 "CPU.ngc" CPU.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -mt off CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf 
bitgen -intstyle ise -f CPU.ut CPU.ncd 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc CPU.ucf -p xc6slx45-csg324-3 "CPU.ngc" CPU.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -mt off CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf 
bitgen -intstyle ise -f CPU.ut CPU.ncd 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc CPU.ucf -p xc6slx45-csg324-3 "CPU.ngc" CPU.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -mt off CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf 
bitgen -intstyle ise -f CPU.ut CPU.ncd 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc CPU.ucf -p xc6slx45-csg324-3 "CPU.ngc" CPU.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -mt off CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf 
bitgen -intstyle ise -f CPU.ut CPU.ncd 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc CPU.ucf -p xc6slx45-csg324-3 "CPU.ngc" CPU.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -mt off CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf 
bitgen -intstyle ise -f CPU.ut CPU.ncd 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc CPU.ucf -p xc6slx45-csg324-3 "CPU.ngc" CPU.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -mt off CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf 
bitgen -intstyle ise -f CPU.ut CPU.ncd 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.syr" 
xst -intstyle ise -ifn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.xst" -ofn "C:/Users/adhit/Desktop/Processor Design/P4/WithIO/CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc CPU.ucf -p xc6slx45-csg324-3 "CPU.ngc" CPU.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -mt off CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf 
bitgen -intstyle ise -f CPU.ut CPU.ncd 
xst -intstyle ise -ifn "D:/Competitions and Projects/Processor Design/Final/P4/WithIO/CPU.xst" -ofn "D:/Competitions and Projects/Processor Design/Final/P4/WithIO/CPU.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc CPU.ucf -p xc6slx45-csg324-3 "CPU.ngc" CPU.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o CPU_map.ncd CPU.ngd CPU.pcf 
par -w -intstyle ise -ol high -mt off CPU_map.ncd CPU.ncd CPU.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf 
bitgen -intstyle ise -f CPU.ut CPU.ncd 
xst -intstyle ise -ifn "D:/Competitions and Projects/Processor Design/Final/P4/WithIO/CPU.xst" -ofn "D:/Competitions and Projects/Processor Design/Final/P4/WithIO/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
