{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696209188266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696209188266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  1 20:13:08 2023 " "Processing started: Sun Oct  1 20:13:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696209188266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696209188266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sincos7 -c sincos7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sincos7 -c sincos7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696209188266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696209188900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696209188900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/synthesis/submodules/sincos_cordic_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincos/synthesis/submodules/sincos_cordic_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincos_CORDIC_0-normal " "Found design unit 1: sincos_CORDIC_0-normal" {  } { { "sincos/synthesis/submodules/sincos_CORDIC_0.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/sincos_CORDIC_0.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696209202760 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincos_CORDIC_0 " "Found entity 1: sincos_CORDIC_0" {  } { { "sincos/synthesis/submodules/sincos_CORDIC_0.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/sincos_CORDIC_0.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696209202760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696209202760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sincos/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package " "Found design unit 1: dspba_library_package" {  } { { "sincos/synthesis/submodules/dspba_library_package.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696209202762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696209202762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file sincos/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696209202765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696209202765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696209202765 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696209202765 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696209202765 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "sincos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696209202765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696209202765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos/synthesis/sincos.v 4 4 " "Found 4 design units, including 4 entities, in source file sincos/synthesis/sincos.v" { { "Info" "ISGN_ENTITY_NAME" "1 sincos " "Found entity 1: sincos" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696209202793 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven_display_decoder " "Found entity 2: seven_display_decoder" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696209202793 ""} { "Info" "ISGN_ENTITY_NAME" "3 twos_complement " "Found entity 3: twos_complement" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696209202793 ""} { "Info" "ISGN_ENTITY_NAME" "4 seven_display_decoder_sign " "Found entity 4: seven_display_decoder_sign" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696209202793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696209202793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sincos " "Elaborating entity \"sincos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696209202865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincos_CORDIC_0 sincos_CORDIC_0:u0 " "Elaborating entity \"sincos_CORDIC_0\" for hierarchy \"sincos_CORDIC_0:u0\"" {  } { { "sincos/synthesis/sincos.v" "u0" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696209202878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sincos_CORDIC_0:u0\|dspba_delay:redist8_signA_uid7_sincosTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"sincos_CORDIC_0:u0\|dspba_delay:redist8_signA_uid7_sincosTest_b_2\"" {  } { { "sincos/synthesis/submodules/sincos_CORDIC_0.vhd" "redist8_signA_uid7_sincosTest_b_2" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/sincos_CORDIC_0.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696209202882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sincos_CORDIC_0:u0\|dspba_delay:redist2_xMSB_uid96_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"sincos_CORDIC_0:u0\|dspba_delay:redist2_xMSB_uid96_sincosTest_b_1\"" {  } { { "sincos/synthesis/submodules/sincos_CORDIC_0.vhd" "redist2_xMSB_uid96_sincosTest_b_1" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/sincos_CORDIC_0.vhd" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696209202884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sincos_CORDIC_0:u0\|dspba_delay:redist0_yPostExc_uid124_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"sincos_CORDIC_0:u0\|dspba_delay:redist0_yPostExc_uid124_sincosTest_b_1\"" {  } { { "sincos/synthesis/submodules/sincos_CORDIC_0.vhd" "redist0_yPostExc_uid124_sincosTest_b_1" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/submodules/sincos_CORDIC_0.vhd" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696209202887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twos_complement twos_complement:u1 " "Elaborating entity \"twos_complement\" for hierarchy \"twos_complement:u1\"" {  } { { "sincos/synthesis/sincos.v" "u1" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696209202889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_display_decoder seven_display_decoder:u3 " "Elaborating entity \"seven_display_decoder\" for hierarchy \"seven_display_decoder:u3\"" {  } { { "sincos/synthesis/sincos.v" "u3" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696209202899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_display_decoder_sign seven_display_decoder_sign:u5 " "Elaborating entity \"seven_display_decoder_sign\" for hierarchy \"seven_display_decoder_sign:u5\"" {  } { { "sincos/synthesis/sincos.v" "u5" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696209202909 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696209203505 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_int\[1\] GND " "Pin \"sin_sev_int\[1\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696209204358 "|sincos|sin_sev_int[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_int\[2\] GND " "Pin \"sin_sev_int\[2\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696209204358 "|sincos|sin_sev_int[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_int\[6\] VCC " "Pin \"sin_sev_int\[6\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696209204358 "|sincos|sin_sev_int[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_sign\[0\] VCC " "Pin \"sin_sev_sign\[0\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696209204358 "|sincos|sin_sev_sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_sign\[1\] VCC " "Pin \"sin_sev_sign\[1\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696209204358 "|sincos|sin_sev_sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_sign\[2\] VCC " "Pin \"sin_sev_sign\[2\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696209204358 "|sincos|sin_sev_sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_sign\[3\] VCC " "Pin \"sin_sev_sign\[3\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696209204358 "|sincos|sin_sev_sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_sign\[4\] VCC " "Pin \"sin_sev_sign\[4\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696209204358 "|sincos|sin_sev_sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sin_sev_sign\[5\] VCC " "Pin \"sin_sev_sign\[5\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696209204358 "|sincos|sin_sev_sign[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_int\[1\] GND " "Pin \"cos_sev_int\[1\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696209204358 "|sincos|cos_sev_int[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_int\[2\] GND " "Pin \"cos_sev_int\[2\]\" is stuck at GND" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696209204358 "|sincos|cos_sev_int[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_int\[6\] VCC " "Pin \"cos_sev_int\[6\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696209204358 "|sincos|cos_sev_int[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_sign\[0\] VCC " "Pin \"cos_sev_sign\[0\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696209204358 "|sincos|cos_sev_sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_sign\[1\] VCC " "Pin \"cos_sev_sign\[1\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696209204358 "|sincos|cos_sev_sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_sign\[2\] VCC " "Pin \"cos_sev_sign\[2\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696209204358 "|sincos|cos_sev_sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_sign\[3\] VCC " "Pin \"cos_sev_sign\[3\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696209204358 "|sincos|cos_sev_sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_sign\[4\] VCC " "Pin \"cos_sev_sign\[4\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696209204358 "|sincos|cos_sev_sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cos_sev_sign\[5\] VCC " "Pin \"cos_sev_sign\[5\]\" is stuck at VCC" {  } { { "sincos/synthesis/sincos.v" "" { Text "C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 3.3/sincos/synthesis/sincos.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696209204358 "|sincos|cos_sev_sign[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696209204358 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696209204463 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696209205168 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696209205168 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "345 " "Implemented 345 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696209205254 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696209205254 ""} { "Info" "ICUT_CUT_TM_LCELLS" "291 " "Implemented 291 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696209205254 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696209205254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696209205290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  1 20:13:25 2023 " "Processing ended: Sun Oct  1 20:13:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696209205290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696209205290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696209205290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696209205290 ""}
