// Seed: 2091127485
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge id_1 or negedge id_3) begin
    if (1) begin
      id_2 = (1);
    end else assert (1 & 1);
  end
endmodule
module module_1 ();
  supply1 id_1, id_2;
  assign id_1 = id_2 >= 1 ? id_1 & id_1 : id_1 ? id_1 : id_2;
  wire id_3;
  supply0 id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5
  ); id_6(
      .id_0(1), .id_1(id_3), .id_2(1), .id_3(id_5), .id_4(1), .id_5(id_4 != 1)
  );
endmodule
