// Seed: 862277182
module module_0 ();
  assign {1'h0} = 1;
  always id_1 = id_1;
  tri0 id_2;
  localparam id_3 = id_2;
  id_4(
      .id_0(id_2),
      .id_1(id_3(-1)),
      .id_2(id_1),
      .id_3(1'b0),
      .id_4(id_1),
      .id_5(id_1),
      .id_6(id_2),
      .id_7(id_3)
  );
  wire id_5;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    output tri0 id_2,
    output wor id_3,
    input tri id_4,
    input tri0 id_5,
    output tri0 id_6,
    input tri id_7,
    input wor id_8,
    output uwire id_9,
    input tri1 id_10,
    output wand id_11,
    input tri1 id_12,
    output logic id_13,
    input wire id_14,
    output tri0 id_15,
    input supply0 id_16,
    input supply1 id_17,
    input uwire id_18,
    output tri0 id_19,
    output wor id_20,
    output tri1 id_21,
    output tri0 id_22,
    output wire id_23,
    input tri0 id_24,
    output wire id_25,
    output wor id_26,
    input wire id_27,
    output tri1 void id_28,
    input logic id_29
);
  id_31 :
  assert property (@(posedge id_18) -1 + 1'h0) begin : LABEL_0
    id_13 <= id_29;
  end
  module_0 modCall_1 ();
  localparam id_32 = -1;
endmodule
