{"position": "Analog Design Engineer", "company": "Intel Corporation", "profiles": ["Experience Sr. Analog Design Engineer INTEL Corporation Sr. Analog Design Engineer INTEL Corporation Sr. Analog Design Engineer INTEL Corporation Skills CMOS Analog EDA SoC ASIC IC VLSI Mixed Signal PLL Analog Circuit Design Skills  CMOS Analog EDA SoC ASIC IC VLSI Mixed Signal PLL Analog Circuit Design CMOS Analog EDA SoC ASIC IC VLSI Mixed Signal PLL Analog Circuit Design CMOS Analog EDA SoC ASIC IC VLSI Mixed Signal PLL Analog Circuit Design ", "Experience Senior Analog Design Engineer Intel Corporation April 2011  \u2013 Present (4 years 5 months) Folsom, ca Design lead for high performance low power Digital PLL development. Senior Engineer Oracle America, Inc November 2000  \u2013  March 2011  (10 years 5 months) 14+ of Industry experience  \n\u2022 Worked on several successful projects under aggressive schedules with high quality deliverables. \n\u2022Excellent verbal and written communication skills. \n\u2022Strong technical and presentation skills.  \n\u2022Strong background in low jitter PLL design, phase noise analysis, high speed IO design including circuit design, system level simulations, floorplanning and integration. \n\u2022Successfully worked across several teams to successfully complete several projects \n \nSpecialties: \n \nVery Low jitter, wide tuning range PLL design and validation, phase noise and jitter analysis, High speed clock distribution, High speed serdes IO design and system level simulations Senior Engineer LSI Logic January 2000  \u2013  November 2000  (11 months) \u2022 Worked on High speed IO interface Lead Design Engineer Spike Technologies August 1997  \u2013  January 2000  (2 years 6 months) \u2022 Worked on several IO design projects  \n\u2022 Designed and implemented a memory compiler from scratch \n\u2022 Worked on several library developement projects Senior Engineer Temic Usha April 1995  \u2013  August 1997  (2 years 5 months) \u2022 Lead a team of engineers to develope new library of CMOS cells. Senior Analog Design Engineer Intel Corporation April 2011  \u2013 Present (4 years 5 months) Folsom, ca Design lead for high performance low power Digital PLL development. Senior Analog Design Engineer Intel Corporation April 2011  \u2013 Present (4 years 5 months) Folsom, ca Design lead for high performance low power Digital PLL development. Senior Engineer Oracle America, Inc November 2000  \u2013  March 2011  (10 years 5 months) 14+ of Industry experience  \n\u2022 Worked on several successful projects under aggressive schedules with high quality deliverables. \n\u2022Excellent verbal and written communication skills. \n\u2022Strong technical and presentation skills.  \n\u2022Strong background in low jitter PLL design, phase noise analysis, high speed IO design including circuit design, system level simulations, floorplanning and integration. \n\u2022Successfully worked across several teams to successfully complete several projects \n \nSpecialties: \n \nVery Low jitter, wide tuning range PLL design and validation, phase noise and jitter analysis, High speed clock distribution, High speed serdes IO design and system level simulations Senior Engineer Oracle America, Inc November 2000  \u2013  March 2011  (10 years 5 months) 14+ of Industry experience  \n\u2022 Worked on several successful projects under aggressive schedules with high quality deliverables. \n\u2022Excellent verbal and written communication skills. \n\u2022Strong technical and presentation skills.  \n\u2022Strong background in low jitter PLL design, phase noise analysis, high speed IO design including circuit design, system level simulations, floorplanning and integration. \n\u2022Successfully worked across several teams to successfully complete several projects \n \nSpecialties: \n \nVery Low jitter, wide tuning range PLL design and validation, phase noise and jitter analysis, High speed clock distribution, High speed serdes IO design and system level simulations Senior Engineer LSI Logic January 2000  \u2013  November 2000  (11 months) \u2022 Worked on High speed IO interface Senior Engineer LSI Logic January 2000  \u2013  November 2000  (11 months) \u2022 Worked on High speed IO interface Lead Design Engineer Spike Technologies August 1997  \u2013  January 2000  (2 years 6 months) \u2022 Worked on several IO design projects  \n\u2022 Designed and implemented a memory compiler from scratch \n\u2022 Worked on several library developement projects Lead Design Engineer Spike Technologies August 1997  \u2013  January 2000  (2 years 6 months) \u2022 Worked on several IO design projects  \n\u2022 Designed and implemented a memory compiler from scratch \n\u2022 Worked on several library developement projects Senior Engineer Temic Usha April 1995  \u2013  August 1997  (2 years 5 months) \u2022 Lead a team of engineers to develope new library of CMOS cells. Senior Engineer Temic Usha April 1995  \u2013  August 1997  (2 years 5 months) \u2022 Lead a team of engineers to develope new library of CMOS cells. Skills Circuit Design PLL Floorplanning CMOS SERDES Simulations ASIC Skills  Circuit Design PLL Floorplanning CMOS SERDES Simulations ASIC Circuit Design PLL Floorplanning CMOS SERDES Simulations ASIC Circuit Design PLL Floorplanning CMOS SERDES Simulations ASIC Education Indian Institute of Technology, Bombay MTech,  Microelectronics 1993  \u2013 1995 Indian Institute of Technology, Kanpur Masters,  Physics 1990  \u2013 1992 Indian Institute of Technology, Bombay MTech,  Microelectronics 1993  \u2013 1995 Indian Institute of Technology, Bombay MTech,  Microelectronics 1993  \u2013 1995 Indian Institute of Technology, Bombay MTech,  Microelectronics 1993  \u2013 1995 Indian Institute of Technology, Kanpur Masters,  Physics 1990  \u2013 1992 Indian Institute of Technology, Kanpur Masters,  Physics 1990  \u2013 1992 Indian Institute of Technology, Kanpur Masters,  Physics 1990  \u2013 1992 ", "Summary Over 18 years of hands-on experience in digital and analog silicon design. Proficient in vertical design from architecture definition, through pre-silicon execution to post-silicon validation. Vast experience in bringing innovative designs to fruition using test chip vehicles as prototypes. Quick turnaround to make prototypes into HVM compliant products. Significant knowledge in fabrication technology while working on leading edge process nodes (including fin-FET). \n- designed various special circuits like low power LCPLL, spread spectrum unit, HDMI 1.3 compliant PHY, Audio ADC and Video DAC, high speed serial IOs for comm PHYs. \n- part of a select group of technical leaders in a big organization. \n- skilled in hiring, mentoring and managing efficient execution teams. \n- strong oral and written communication skills \n- significant experience with platform bring up for reference design boards and customer boards. \n- skilled in program management across different geo locations Summary Over 18 years of hands-on experience in digital and analog silicon design. Proficient in vertical design from architecture definition, through pre-silicon execution to post-silicon validation. Vast experience in bringing innovative designs to fruition using test chip vehicles as prototypes. Quick turnaround to make prototypes into HVM compliant products. Significant knowledge in fabrication technology while working on leading edge process nodes (including fin-FET). \n- designed various special circuits like low power LCPLL, spread spectrum unit, HDMI 1.3 compliant PHY, Audio ADC and Video DAC, high speed serial IOs for comm PHYs. \n- part of a select group of technical leaders in a big organization. \n- skilled in hiring, mentoring and managing efficient execution teams. \n- strong oral and written communication skills \n- significant experience with platform bring up for reference design boards and customer boards. \n- skilled in program management across different geo locations Over 18 years of hands-on experience in digital and analog silicon design. Proficient in vertical design from architecture definition, through pre-silicon execution to post-silicon validation. Vast experience in bringing innovative designs to fruition using test chip vehicles as prototypes. Quick turnaround to make prototypes into HVM compliant products. Significant knowledge in fabrication technology while working on leading edge process nodes (including fin-FET). \n- designed various special circuits like low power LCPLL, spread spectrum unit, HDMI 1.3 compliant PHY, Audio ADC and Video DAC, high speed serial IOs for comm PHYs. \n- part of a select group of technical leaders in a big organization. \n- skilled in hiring, mentoring and managing efficient execution teams. \n- strong oral and written communication skills \n- significant experience with platform bring up for reference design boards and customer boards. \n- skilled in program management across different geo locations Over 18 years of hands-on experience in digital and analog silicon design. Proficient in vertical design from architecture definition, through pre-silicon execution to post-silicon validation. Vast experience in bringing innovative designs to fruition using test chip vehicles as prototypes. Quick turnaround to make prototypes into HVM compliant products. Significant knowledge in fabrication technology while working on leading edge process nodes (including fin-FET). \n- designed various special circuits like low power LCPLL, spread spectrum unit, HDMI 1.3 compliant PHY, Audio ADC and Video DAC, high speed serial IOs for comm PHYs. \n- part of a select group of technical leaders in a big organization. \n- skilled in hiring, mentoring and managing efficient execution teams. \n- strong oral and written communication skills \n- significant experience with platform bring up for reference design boards and customer boards. \n- skilled in program management across different geo locations Skills Debugging Mixed Signal SoC VLSI Integrated Circuit... ASIC Testing Analog Semiconductors Simulations PCB design Team Leadership Integration Circuit Design Analog Circuit Design Microprocessors PCB Design See 2+ \u00a0 \u00a0 See less Skills  Debugging Mixed Signal SoC VLSI Integrated Circuit... ASIC Testing Analog Semiconductors Simulations PCB design Team Leadership Integration Circuit Design Analog Circuit Design Microprocessors PCB Design See 2+ \u00a0 \u00a0 See less Debugging Mixed Signal SoC VLSI Integrated Circuit... ASIC Testing Analog Semiconductors Simulations PCB design Team Leadership Integration Circuit Design Analog Circuit Design Microprocessors PCB Design See 2+ \u00a0 \u00a0 See less Debugging Mixed Signal SoC VLSI Integrated Circuit... ASIC Testing Analog Semiconductors Simulations PCB design Team Leadership Integration Circuit Design Analog Circuit Design Microprocessors PCB Design See 2+ \u00a0 \u00a0 See less ", "Summary Engineer's mind with Designer's heart. I love engineering (hardware & software) & web. I have been professionally active as Senior Analog Design Engineer at Intel Corporation. My fascination for web development and entrepreneurial instincts have been driving me to create businesses like Dilligrocery and supporting other multiple web development projects. \n \nHave been aggressively working on various aspects of Front-End Web Development and Full stack development.  \n \nTechnically experienced in Javascript, HTML, CSS, Python, PHP, C++, Java. \n \nInterested in solving interesting engineering problems, positions touching aspects of Hardware Design - Analog/Digital to Software/Front-end UI Design - web development and others. \n \nAt Intel \nElectrical Engineer professionally experienced with Analog & Mixed-Signal Design specifically in Front-end IO domain. Worked on Digital Design/RTL and Web Developer. \n \nSpecialties:- worked on analog design for complete design cycle from spec - architecture - design - layout - Silicon - product \n- experience ranges across various analog/mixed-signal design blocks \n- experienced in driving layout design & front end logic design \n- proficient in system verilog RTL coding \n- hands on experience with various languages - Perl, Tcl, Python, Spice, MATLAB, Verilog, C++, Java, PHP, Javascript, SQL, HTML, Assembly Language \n- Experienced with tools - Cadence Virtuoso, Presto, Cadence Spectre, ICC, Genesys, Lab View, Synopsis ADX Summary Engineer's mind with Designer's heart. I love engineering (hardware & software) & web. I have been professionally active as Senior Analog Design Engineer at Intel Corporation. My fascination for web development and entrepreneurial instincts have been driving me to create businesses like Dilligrocery and supporting other multiple web development projects. \n \nHave been aggressively working on various aspects of Front-End Web Development and Full stack development.  \n \nTechnically experienced in Javascript, HTML, CSS, Python, PHP, C++, Java. \n \nInterested in solving interesting engineering problems, positions touching aspects of Hardware Design - Analog/Digital to Software/Front-end UI Design - web development and others. \n \nAt Intel \nElectrical Engineer professionally experienced with Analog & Mixed-Signal Design specifically in Front-end IO domain. Worked on Digital Design/RTL and Web Developer. \n \nSpecialties:- worked on analog design for complete design cycle from spec - architecture - design - layout - Silicon - product \n- experience ranges across various analog/mixed-signal design blocks \n- experienced in driving layout design & front end logic design \n- proficient in system verilog RTL coding \n- hands on experience with various languages - Perl, Tcl, Python, Spice, MATLAB, Verilog, C++, Java, PHP, Javascript, SQL, HTML, Assembly Language \n- Experienced with tools - Cadence Virtuoso, Presto, Cadence Spectre, ICC, Genesys, Lab View, Synopsis ADX Engineer's mind with Designer's heart. I love engineering (hardware & software) & web. I have been professionally active as Senior Analog Design Engineer at Intel Corporation. My fascination for web development and entrepreneurial instincts have been driving me to create businesses like Dilligrocery and supporting other multiple web development projects. \n \nHave been aggressively working on various aspects of Front-End Web Development and Full stack development.  \n \nTechnically experienced in Javascript, HTML, CSS, Python, PHP, C++, Java. \n \nInterested in solving interesting engineering problems, positions touching aspects of Hardware Design - Analog/Digital to Software/Front-end UI Design - web development and others. \n \nAt Intel \nElectrical Engineer professionally experienced with Analog & Mixed-Signal Design specifically in Front-end IO domain. Worked on Digital Design/RTL and Web Developer. \n \nSpecialties:- worked on analog design for complete design cycle from spec - architecture - design - layout - Silicon - product \n- experience ranges across various analog/mixed-signal design blocks \n- experienced in driving layout design & front end logic design \n- proficient in system verilog RTL coding \n- hands on experience with various languages - Perl, Tcl, Python, Spice, MATLAB, Verilog, C++, Java, PHP, Javascript, SQL, HTML, Assembly Language \n- Experienced with tools - Cadence Virtuoso, Presto, Cadence Spectre, ICC, Genesys, Lab View, Synopsis ADX Engineer's mind with Designer's heart. I love engineering (hardware & software) & web. I have been professionally active as Senior Analog Design Engineer at Intel Corporation. My fascination for web development and entrepreneurial instincts have been driving me to create businesses like Dilligrocery and supporting other multiple web development projects. \n \nHave been aggressively working on various aspects of Front-End Web Development and Full stack development.  \n \nTechnically experienced in Javascript, HTML, CSS, Python, PHP, C++, Java. \n \nInterested in solving interesting engineering problems, positions touching aspects of Hardware Design - Analog/Digital to Software/Front-end UI Design - web development and others. \n \nAt Intel \nElectrical Engineer professionally experienced with Analog & Mixed-Signal Design specifically in Front-end IO domain. Worked on Digital Design/RTL and Web Developer. \n \nSpecialties:- worked on analog design for complete design cycle from spec - architecture - design - layout - Silicon - product \n- experience ranges across various analog/mixed-signal design blocks \n- experienced in driving layout design & front end logic design \n- proficient in system verilog RTL coding \n- hands on experience with various languages - Perl, Tcl, Python, Spice, MATLAB, Verilog, C++, Java, PHP, Javascript, SQL, HTML, Assembly Language \n- Experienced with tools - Cadence Virtuoso, Presto, Cadence Spectre, ICC, Genesys, Lab View, Synopsis ADX Experience Senior Analog Design Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) \u2022\tAnalog Front End Design for OPIO (On Package I/O Interface) Design team.  \n\u2022\tWorked on Clock Receiver involving bias block, amplifier, offset cancellation. \n\u2022\tGuided Extensive layout review and critical design challenges. \n\u2022\tApplication \u2013 High Performance Servers / Super Computers (Intel Knights Family). Founder, Developer Dilligrocery.com May 2011  \u2013 Present (4 years 4 months) New Delhi Area, India Premium Grocery Store \"Ram Narain Prem Narain\" based in Khari Baoli, Delhi (Biggest Grocery market in Asia). Providing Highest Quality Dry Fruits and groceries since 1983. \n \nDilligrocery.com - Online venture serving National Capital Region, Delhi, India. Analog Design Engineer Intel Corporation June 2011  \u2013  March 2013  (1 year 10 months) Santa Clara, CA, USA \u2022\tDesigned Resistor Compensation block involving Comparator design, Tx, vref Ladder \n\u2022\tWorked on clock distribution in Rx/Tx clusters, Sideband Rx & Local Clock Macros. \n\u2022\tExtensive leverage using scripting languages (Perl/Tcl) in automating design processes and evaluating circuits for corner cases and variations. Developer, Founding Team member Relcy - during Stealth Mode December 2011  \u2013  March 2012  (4 months) Stanford Involved with rest of the founding team in designing Relcy \"generating relevant web-content based on users\u2019 social-interest graphs\" during it's stealth mode phase. Utilized Django framework for designing the web-portal. Design Intern National Semiconductor June 2010  \u2013  September 2010  (4 months) Santa Clara, CA, USA \u2022\tAnalog Front End Design for Symmetric Bidirectional Communication  \n\u2022\tOn 10m coaxial cable @ 3Gbps. \n\u2022\tDesign Blocks - CML Driver, Z-network Replica, Echo Canceller, and Active Equalizer. \n\u2022\tApplication - Automotive Infotainment Systems \u2013 Audio, Video HD Displays. Summer Intern University of Michigan May 2008  \u2013  July 2008  (3 months) \u2022\tAnalyzed & designed highly Power Efficient CMOS Thyristor based Ring Oscillators.  \n\u2022\tApplication: DC-DC converters in Laptop Power Supplies. Senior Analog Design Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) \u2022\tAnalog Front End Design for OPIO (On Package I/O Interface) Design team.  \n\u2022\tWorked on Clock Receiver involving bias block, amplifier, offset cancellation. \n\u2022\tGuided Extensive layout review and critical design challenges. \n\u2022\tApplication \u2013 High Performance Servers / Super Computers (Intel Knights Family). Senior Analog Design Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) \u2022\tAnalog Front End Design for OPIO (On Package I/O Interface) Design team.  \n\u2022\tWorked on Clock Receiver involving bias block, amplifier, offset cancellation. \n\u2022\tGuided Extensive layout review and critical design challenges. \n\u2022\tApplication \u2013 High Performance Servers / Super Computers (Intel Knights Family). Founder, Developer Dilligrocery.com May 2011  \u2013 Present (4 years 4 months) New Delhi Area, India Premium Grocery Store \"Ram Narain Prem Narain\" based in Khari Baoli, Delhi (Biggest Grocery market in Asia). Providing Highest Quality Dry Fruits and groceries since 1983. \n \nDilligrocery.com - Online venture serving National Capital Region, Delhi, India. Founder, Developer Dilligrocery.com May 2011  \u2013 Present (4 years 4 months) New Delhi Area, India Premium Grocery Store \"Ram Narain Prem Narain\" based in Khari Baoli, Delhi (Biggest Grocery market in Asia). Providing Highest Quality Dry Fruits and groceries since 1983. \n \nDilligrocery.com - Online venture serving National Capital Region, Delhi, India. Analog Design Engineer Intel Corporation June 2011  \u2013  March 2013  (1 year 10 months) Santa Clara, CA, USA \u2022\tDesigned Resistor Compensation block involving Comparator design, Tx, vref Ladder \n\u2022\tWorked on clock distribution in Rx/Tx clusters, Sideband Rx & Local Clock Macros. \n\u2022\tExtensive leverage using scripting languages (Perl/Tcl) in automating design processes and evaluating circuits for corner cases and variations. Analog Design Engineer Intel Corporation June 2011  \u2013  March 2013  (1 year 10 months) Santa Clara, CA, USA \u2022\tDesigned Resistor Compensation block involving Comparator design, Tx, vref Ladder \n\u2022\tWorked on clock distribution in Rx/Tx clusters, Sideband Rx & Local Clock Macros. \n\u2022\tExtensive leverage using scripting languages (Perl/Tcl) in automating design processes and evaluating circuits for corner cases and variations. Developer, Founding Team member Relcy - during Stealth Mode December 2011  \u2013  March 2012  (4 months) Stanford Involved with rest of the founding team in designing Relcy \"generating relevant web-content based on users\u2019 social-interest graphs\" during it's stealth mode phase. Utilized Django framework for designing the web-portal. Developer, Founding Team member Relcy - during Stealth Mode December 2011  \u2013  March 2012  (4 months) Stanford Involved with rest of the founding team in designing Relcy \"generating relevant web-content based on users\u2019 social-interest graphs\" during it's stealth mode phase. Utilized Django framework for designing the web-portal. Design Intern National Semiconductor June 2010  \u2013  September 2010  (4 months) Santa Clara, CA, USA \u2022\tAnalog Front End Design for Symmetric Bidirectional Communication  \n\u2022\tOn 10m coaxial cable @ 3Gbps. \n\u2022\tDesign Blocks - CML Driver, Z-network Replica, Echo Canceller, and Active Equalizer. \n\u2022\tApplication - Automotive Infotainment Systems \u2013 Audio, Video HD Displays. Design Intern National Semiconductor June 2010  \u2013  September 2010  (4 months) Santa Clara, CA, USA \u2022\tAnalog Front End Design for Symmetric Bidirectional Communication  \n\u2022\tOn 10m coaxial cable @ 3Gbps. \n\u2022\tDesign Blocks - CML Driver, Z-network Replica, Echo Canceller, and Active Equalizer. \n\u2022\tApplication - Automotive Infotainment Systems \u2013 Audio, Video HD Displays. Summer Intern University of Michigan May 2008  \u2013  July 2008  (3 months) \u2022\tAnalyzed & designed highly Power Efficient CMOS Thyristor based Ring Oscillators.  \n\u2022\tApplication: DC-DC converters in Laptop Power Supplies. Summer Intern University of Michigan May 2008  \u2013  July 2008  (3 months) \u2022\tAnalyzed & designed highly Power Efficient CMOS Thyristor based Ring Oscillators.  \n\u2022\tApplication: DC-DC converters in Laptop Power Supplies. Languages English Full professional proficiency Hindi Native or bilingual proficiency English Full professional proficiency Hindi Native or bilingual proficiency English Full professional proficiency Hindi Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Skills Analog Circuit Design Web Development VLSI Analog Mixed Signal JavaScript HTML5 CSS ASIC CMOS Verilog Cadence Virtuoso Integrated Circuit... SoC Semiconductors SPICE Hardware Architecture C++ Matlab Perl TCL SystemVerilog See 7+ \u00a0 \u00a0 See less Skills  Analog Circuit Design Web Development VLSI Analog Mixed Signal JavaScript HTML5 CSS ASIC CMOS Verilog Cadence Virtuoso Integrated Circuit... SoC Semiconductors SPICE Hardware Architecture C++ Matlab Perl TCL SystemVerilog See 7+ \u00a0 \u00a0 See less Analog Circuit Design Web Development VLSI Analog Mixed Signal JavaScript HTML5 CSS ASIC CMOS Verilog Cadence Virtuoso Integrated Circuit... SoC Semiconductors SPICE Hardware Architecture C++ Matlab Perl TCL SystemVerilog See 7+ \u00a0 \u00a0 See less Analog Circuit Design Web Development VLSI Analog Mixed Signal JavaScript HTML5 CSS ASIC CMOS Verilog Cadence Virtuoso Integrated Circuit... SoC Semiconductors SPICE Hardware Architecture C++ Matlab Perl TCL SystemVerilog See 7+ \u00a0 \u00a0 See less Education Stanford University MS,  Electrical Engineering 2009  \u2013 2011 PhD - Dropout Indian Institute of Technology, Kanpur B.Tech,  Electrical Engineering 2005  \u2013 2009 St. Xavier School - Delhi 12th (CBSE),  Computer Science 2003  \u2013 2005 St. Joseph's Academy, Savita Vihar 10th (CBSE) 1993  \u2013 2003 Stanford University MS,  Electrical Engineering 2009  \u2013 2011 PhD - Dropout Stanford University MS,  Electrical Engineering 2009  \u2013 2011 PhD - Dropout Stanford University MS,  Electrical Engineering 2009  \u2013 2011 PhD - Dropout Indian Institute of Technology, Kanpur B.Tech,  Electrical Engineering 2005  \u2013 2009 Indian Institute of Technology, Kanpur B.Tech,  Electrical Engineering 2005  \u2013 2009 Indian Institute of Technology, Kanpur B.Tech,  Electrical Engineering 2005  \u2013 2009 St. Xavier School - Delhi 12th (CBSE),  Computer Science 2003  \u2013 2005 St. Xavier School - Delhi 12th (CBSE),  Computer Science 2003  \u2013 2005 St. Xavier School - Delhi 12th (CBSE),  Computer Science 2003  \u2013 2005 St. Joseph's Academy, Savita Vihar 10th (CBSE) 1993  \u2013 2003 St. Joseph's Academy, Savita Vihar 10th (CBSE) 1993  \u2013 2003 St. Joseph's Academy, Savita Vihar 10th (CBSE) 1993  \u2013 2003 Honors & Awards Nirmala and Ashok Keshri Scholarship Indian Institute of Technology Kanpur January 2014 Benefactor of Indian Institute of Technology Kanpur by setting up \"Nirmala & Ashok Keshri Scholarship\" for deserving student in final year of undergraduate studies across all departments. John Linvill Fellowship Department of Electrical Engineering, Stanford University September 2009 Nominated for Best Undergraduate Project Department of Electrical Engineering May 2009 My undergraduate project in Electrical Engineering department on \"Networked Service Request System (NSRS)\" was nominated for Best Undergraduate project within Electrical Engineering department. Academic Excellence Award Indian Institute of Technology Kanpur August 2008 Tapan Kumar Swapna Bandhopadhayay Scholarship Indian Institute of Technology Kanpur August 2008 Academic Excellence Award Indian Institute of Technology Kanpur August 2007 Dr. D.R.Bhagat Scholarship Indian Institute of Technology Kanpur August 2007 Academic Excellence Award Indian Institute of Technology Kanpur August 2006 Sri Temasek Scholarship Indian Institute of Technology Kanpur August 2006 Nirmala and Ashok Keshri Scholarship Indian Institute of Technology Kanpur January 2014 Benefactor of Indian Institute of Technology Kanpur by setting up \"Nirmala & Ashok Keshri Scholarship\" for deserving student in final year of undergraduate studies across all departments. Nirmala and Ashok Keshri Scholarship Indian Institute of Technology Kanpur January 2014 Benefactor of Indian Institute of Technology Kanpur by setting up \"Nirmala & Ashok Keshri Scholarship\" for deserving student in final year of undergraduate studies across all departments. Nirmala and Ashok Keshri Scholarship Indian Institute of Technology Kanpur January 2014 Benefactor of Indian Institute of Technology Kanpur by setting up \"Nirmala & Ashok Keshri Scholarship\" for deserving student in final year of undergraduate studies across all departments. John Linvill Fellowship Department of Electrical Engineering, Stanford University September 2009 John Linvill Fellowship Department of Electrical Engineering, Stanford University September 2009 John Linvill Fellowship Department of Electrical Engineering, Stanford University September 2009 Nominated for Best Undergraduate Project Department of Electrical Engineering May 2009 My undergraduate project in Electrical Engineering department on \"Networked Service Request System (NSRS)\" was nominated for Best Undergraduate project within Electrical Engineering department. Nominated for Best Undergraduate Project Department of Electrical Engineering May 2009 My undergraduate project in Electrical Engineering department on \"Networked Service Request System (NSRS)\" was nominated for Best Undergraduate project within Electrical Engineering department. Nominated for Best Undergraduate Project Department of Electrical Engineering May 2009 My undergraduate project in Electrical Engineering department on \"Networked Service Request System (NSRS)\" was nominated for Best Undergraduate project within Electrical Engineering department. Academic Excellence Award Indian Institute of Technology Kanpur August 2008 Academic Excellence Award Indian Institute of Technology Kanpur August 2008 Academic Excellence Award Indian Institute of Technology Kanpur August 2008 Tapan Kumar Swapna Bandhopadhayay Scholarship Indian Institute of Technology Kanpur August 2008 Tapan Kumar Swapna Bandhopadhayay Scholarship Indian Institute of Technology Kanpur August 2008 Tapan Kumar Swapna Bandhopadhayay Scholarship Indian Institute of Technology Kanpur August 2008 Academic Excellence Award Indian Institute of Technology Kanpur August 2007 Academic Excellence Award Indian Institute of Technology Kanpur August 2007 Academic Excellence Award Indian Institute of Technology Kanpur August 2007 Dr. D.R.Bhagat Scholarship Indian Institute of Technology Kanpur August 2007 Dr. D.R.Bhagat Scholarship Indian Institute of Technology Kanpur August 2007 Dr. D.R.Bhagat Scholarship Indian Institute of Technology Kanpur August 2007 Academic Excellence Award Indian Institute of Technology Kanpur August 2006 Academic Excellence Award Indian Institute of Technology Kanpur August 2006 Academic Excellence Award Indian Institute of Technology Kanpur August 2006 Sri Temasek Scholarship Indian Institute of Technology Kanpur August 2006 Sri Temasek Scholarship Indian Institute of Technology Kanpur August 2006 Sri Temasek Scholarship Indian Institute of Technology Kanpur August 2006 ", "Summary 13 years of experience driving a breadth of analog / circuit designs at Intel, from SRAMS to I/Os to PLLs to clocking solutions. Drove these designs from feasibility to silicon debug. Summary 13 years of experience driving a breadth of analog / circuit designs at Intel, from SRAMS to I/Os to PLLs to clocking solutions. Drove these designs from feasibility to silicon debug. 13 years of experience driving a breadth of analog / circuit designs at Intel, from SRAMS to I/Os to PLLs to clocking solutions. Drove these designs from feasibility to silicon debug. 13 years of experience driving a breadth of analog / circuit designs at Intel, from SRAMS to I/Os to PLLs to clocking solutions. Drove these designs from feasibility to silicon debug. Experience Staff Analog design engineer Intel Corporation April 2005  \u2013 Present (10 years 5 months) Austin, Texas Area Sr. Analog design engineer Intel Corporation March 2002  \u2013  March 2005  (3 years 1 month) analog design engineer Intel Corporation February 2001  \u2013  March 2002  (1 year 2 months) Staff Analog design engineer Intel Corporation April 2005  \u2013 Present (10 years 5 months) Austin, Texas Area Staff Analog design engineer Intel Corporation April 2005  \u2013 Present (10 years 5 months) Austin, Texas Area Sr. Analog design engineer Intel Corporation March 2002  \u2013  March 2005  (3 years 1 month) Sr. Analog design engineer Intel Corporation March 2002  \u2013  March 2005  (3 years 1 month) analog design engineer Intel Corporation February 2001  \u2013  March 2002  (1 year 2 months) analog design engineer Intel Corporation February 2001  \u2013  March 2002  (1 year 2 months) Skills Analog Circuit Design PLL Semiconductors IC ASIC CMOS Mixed Signal SoC Analog Verilog VLSI Cadence Virtuoso Circuit Design Debugging EDA Skills  Analog Circuit Design PLL Semiconductors IC ASIC CMOS Mixed Signal SoC Analog Verilog VLSI Cadence Virtuoso Circuit Design Debugging EDA Analog Circuit Design PLL Semiconductors IC ASIC CMOS Mixed Signal SoC Analog Verilog VLSI Cadence Virtuoso Circuit Design Debugging EDA Analog Circuit Design PLL Semiconductors IC ASIC CMOS Mixed Signal SoC Analog Verilog VLSI Cadence Virtuoso Circuit Design Debugging EDA Education Arizona State University MSEE,  electrical engineering 1999  \u2013 2000 Osmania University Bachelor of Science (BS),  Electronics and Communications Engineering 1994  \u2013 1998 Arizona State University MSEE,  electrical engineering 1999  \u2013 2000 Arizona State University MSEE,  electrical engineering 1999  \u2013 2000 Arizona State University MSEE,  electrical engineering 1999  \u2013 2000 Osmania University Bachelor of Science (BS),  Electronics and Communications Engineering 1994  \u2013 1998 Osmania University Bachelor of Science (BS),  Electronics and Communications Engineering 1994  \u2013 1998 Osmania University Bachelor of Science (BS),  Electronics and Communications Engineering 1994  \u2013 1998 ", "Skills C C++ Matlab Java Verilog Programming ASIC Cadence Virtuoso Layout... Cadence Virtuoso XL Spices IBIS Xa P.Eng Pspice DDR SERDES Mixed-Signal IC Design See 2+ \u00a0 \u00a0 See less Skills  C C++ Matlab Java Verilog Programming ASIC Cadence Virtuoso Layout... Cadence Virtuoso XL Spices IBIS Xa P.Eng Pspice DDR SERDES Mixed-Signal IC Design See 2+ \u00a0 \u00a0 See less C C++ Matlab Java Verilog Programming ASIC Cadence Virtuoso Layout... Cadence Virtuoso XL Spices IBIS Xa P.Eng Pspice DDR SERDES Mixed-Signal IC Design See 2+ \u00a0 \u00a0 See less C C++ Matlab Java Verilog Programming ASIC Cadence Virtuoso Layout... Cadence Virtuoso XL Spices IBIS Xa P.Eng Pspice DDR SERDES Mixed-Signal IC Design See 2+ \u00a0 \u00a0 See less ", "Summary 1. 10 bit Segmented current steering DAC and Resistive-string DAC for ADC Reference generation \n2. Sub Blocks of 8bit 1MSps SAR ADC like Sample and Hold, Latched Comparator, Capacitive Charge Distribution DAC etc. \n3. USB 3.0 Analog PHY Transmitter blocks design in 65nm and 90nm processes (Retiming, Serializer, Pre-driver, Main Driver with De-emphasis, Rx detect, Termination control and calibration circuit). \n4. USB 3.0 Receiver blocks design in 65nm and 90nm processes (FFE, DFE Combined with PFD etc). \n5. Transmission line modeling of USB 3.0 cable, FR4 trace. \n6. 2.5GHz Charge Pump PLL \n7. Feasibility Study of AFE sub blocks like 4th order Gm-C Butterworth Filter, PGA etc. \n8. General Analog blocks like Opamps, Comparators, OTAs, Voltage Reference, Current Reference circuits etc. \n9. RF CMOS LNA design for Bluetooth Transceiver \n10. 2.4GHz RF PLL design \n11. USB 2.0 OTG Transceiver Design (Blocks: Full-Speed Receiver, High Speed Receiver, Squelch Detect, Disconnect Detect, VBUS Detect, 12 Phase Clock Generator for CDR) \n12. Mobile Phone Low Power IO Design. \n \nEDA Tools Experience: \nCADENCE (Virtuoso Schematic Editor, Analog Design Environment, Spectre , SpectreRF, Virtuoso Layout Editor and Assura); Mentor Graphics (ICStudio, ICstation, ELDO/ELDO-RF, Calibre. Ezwave); Laker ADP and its Simulation Console; MATLAB \n \nProcess Technology: 350nm to 28nm (Generic, Low Power and RF) \n \nSpecialties: High speed Serial Interface (USB3.0, Gigabit SERDES) and I/O interface design for different standards. Clock generation and Recovery PLL's. Comfortable in RF Transceiver blocks like LNA, Mixer, PLL, Filter, Envelop detector and RSSI. Summary 1. 10 bit Segmented current steering DAC and Resistive-string DAC for ADC Reference generation \n2. Sub Blocks of 8bit 1MSps SAR ADC like Sample and Hold, Latched Comparator, Capacitive Charge Distribution DAC etc. \n3. USB 3.0 Analog PHY Transmitter blocks design in 65nm and 90nm processes (Retiming, Serializer, Pre-driver, Main Driver with De-emphasis, Rx detect, Termination control and calibration circuit). \n4. USB 3.0 Receiver blocks design in 65nm and 90nm processes (FFE, DFE Combined with PFD etc). \n5. Transmission line modeling of USB 3.0 cable, FR4 trace. \n6. 2.5GHz Charge Pump PLL \n7. Feasibility Study of AFE sub blocks like 4th order Gm-C Butterworth Filter, PGA etc. \n8. General Analog blocks like Opamps, Comparators, OTAs, Voltage Reference, Current Reference circuits etc. \n9. RF CMOS LNA design for Bluetooth Transceiver \n10. 2.4GHz RF PLL design \n11. USB 2.0 OTG Transceiver Design (Blocks: Full-Speed Receiver, High Speed Receiver, Squelch Detect, Disconnect Detect, VBUS Detect, 12 Phase Clock Generator for CDR) \n12. Mobile Phone Low Power IO Design. \n \nEDA Tools Experience: \nCADENCE (Virtuoso Schematic Editor, Analog Design Environment, Spectre , SpectreRF, Virtuoso Layout Editor and Assura); Mentor Graphics (ICStudio, ICstation, ELDO/ELDO-RF, Calibre. Ezwave); Laker ADP and its Simulation Console; MATLAB \n \nProcess Technology: 350nm to 28nm (Generic, Low Power and RF) \n \nSpecialties: High speed Serial Interface (USB3.0, Gigabit SERDES) and I/O interface design for different standards. Clock generation and Recovery PLL's. Comfortable in RF Transceiver blocks like LNA, Mixer, PLL, Filter, Envelop detector and RSSI. 1. 10 bit Segmented current steering DAC and Resistive-string DAC for ADC Reference generation \n2. Sub Blocks of 8bit 1MSps SAR ADC like Sample and Hold, Latched Comparator, Capacitive Charge Distribution DAC etc. \n3. USB 3.0 Analog PHY Transmitter blocks design in 65nm and 90nm processes (Retiming, Serializer, Pre-driver, Main Driver with De-emphasis, Rx detect, Termination control and calibration circuit). \n4. USB 3.0 Receiver blocks design in 65nm and 90nm processes (FFE, DFE Combined with PFD etc). \n5. Transmission line modeling of USB 3.0 cable, FR4 trace. \n6. 2.5GHz Charge Pump PLL \n7. Feasibility Study of AFE sub blocks like 4th order Gm-C Butterworth Filter, PGA etc. \n8. General Analog blocks like Opamps, Comparators, OTAs, Voltage Reference, Current Reference circuits etc. \n9. RF CMOS LNA design for Bluetooth Transceiver \n10. 2.4GHz RF PLL design \n11. USB 2.0 OTG Transceiver Design (Blocks: Full-Speed Receiver, High Speed Receiver, Squelch Detect, Disconnect Detect, VBUS Detect, 12 Phase Clock Generator for CDR) \n12. Mobile Phone Low Power IO Design. \n \nEDA Tools Experience: \nCADENCE (Virtuoso Schematic Editor, Analog Design Environment, Spectre , SpectreRF, Virtuoso Layout Editor and Assura); Mentor Graphics (ICStudio, ICstation, ELDO/ELDO-RF, Calibre. Ezwave); Laker ADP and its Simulation Console; MATLAB \n \nProcess Technology: 350nm to 28nm (Generic, Low Power and RF) \n \nSpecialties: High speed Serial Interface (USB3.0, Gigabit SERDES) and I/O interface design for different standards. Clock generation and Recovery PLL's. Comfortable in RF Transceiver blocks like LNA, Mixer, PLL, Filter, Envelop detector and RSSI. 1. 10 bit Segmented current steering DAC and Resistive-string DAC for ADC Reference generation \n2. Sub Blocks of 8bit 1MSps SAR ADC like Sample and Hold, Latched Comparator, Capacitive Charge Distribution DAC etc. \n3. USB 3.0 Analog PHY Transmitter blocks design in 65nm and 90nm processes (Retiming, Serializer, Pre-driver, Main Driver with De-emphasis, Rx detect, Termination control and calibration circuit). \n4. USB 3.0 Receiver blocks design in 65nm and 90nm processes (FFE, DFE Combined with PFD etc). \n5. Transmission line modeling of USB 3.0 cable, FR4 trace. \n6. 2.5GHz Charge Pump PLL \n7. Feasibility Study of AFE sub blocks like 4th order Gm-C Butterworth Filter, PGA etc. \n8. General Analog blocks like Opamps, Comparators, OTAs, Voltage Reference, Current Reference circuits etc. \n9. RF CMOS LNA design for Bluetooth Transceiver \n10. 2.4GHz RF PLL design \n11. USB 2.0 OTG Transceiver Design (Blocks: Full-Speed Receiver, High Speed Receiver, Squelch Detect, Disconnect Detect, VBUS Detect, 12 Phase Clock Generator for CDR) \n12. Mobile Phone Low Power IO Design. \n \nEDA Tools Experience: \nCADENCE (Virtuoso Schematic Editor, Analog Design Environment, Spectre , SpectreRF, Virtuoso Layout Editor and Assura); Mentor Graphics (ICStudio, ICstation, ELDO/ELDO-RF, Calibre. Ezwave); Laker ADP and its Simulation Console; MATLAB \n \nProcess Technology: 350nm to 28nm (Generic, Low Power and RF) \n \nSpecialties: High speed Serial Interface (USB3.0, Gigabit SERDES) and I/O interface design for different standards. Clock generation and Recovery PLL's. Comfortable in RF Transceiver blocks like LNA, Mixer, PLL, Filter, Envelop detector and RSSI. Experience Senior Analog Design Engineer Intel Corporation September 2013  \u2013 Present (2 years) Bengaluru Area, India Worked on RX path and Monitor blocks of 10.4Gbps Serial Link PHY. \nCurrently working on TX path of 11.2Gbps Serial Link PHY. Senior Member Technical Staff (SMTS) KPIT Cummins Infosystems Limited December 2011  \u2013  September 2013  (1 year 10 months) Bangalore Group: Semiconductor Systems Group - Analog/Mixed Signal Circuit Design \nWork done so far: 1) Low Power Mixed-Voltage Mobile Phone IO design at 65nm, 40nm and 28nm  \nlow power process \n2) USB 2.0 OTG Transceiver Design at 28nm low power process Senior Design Engineer Terminus Circuits Pvt Ltd July 2010  \u2013  April 2011  (10 months) Bangalore, India Worked on receiver design of USB 3.0 Analog PHY Member Technical Staff Manthan Semiconductors Pvt. Ltd. September 2007  \u2013  November 2009  (2 years 3 months) Bangalore, India Worked on Analog PHY design of USB 3.0 Project Engineer Wipro Technologies August 2006  \u2013  September 2007  (1 year 2 months) Senior Analog Design Engineer Intel Corporation September 2013  \u2013 Present (2 years) Bengaluru Area, India Worked on RX path and Monitor blocks of 10.4Gbps Serial Link PHY. \nCurrently working on TX path of 11.2Gbps Serial Link PHY. Senior Analog Design Engineer Intel Corporation September 2013  \u2013 Present (2 years) Bengaluru Area, India Worked on RX path and Monitor blocks of 10.4Gbps Serial Link PHY. \nCurrently working on TX path of 11.2Gbps Serial Link PHY. Senior Member Technical Staff (SMTS) KPIT Cummins Infosystems Limited December 2011  \u2013  September 2013  (1 year 10 months) Bangalore Group: Semiconductor Systems Group - Analog/Mixed Signal Circuit Design \nWork done so far: 1) Low Power Mixed-Voltage Mobile Phone IO design at 65nm, 40nm and 28nm  \nlow power process \n2) USB 2.0 OTG Transceiver Design at 28nm low power process Senior Member Technical Staff (SMTS) KPIT Cummins Infosystems Limited December 2011  \u2013  September 2013  (1 year 10 months) Bangalore Group: Semiconductor Systems Group - Analog/Mixed Signal Circuit Design \nWork done so far: 1) Low Power Mixed-Voltage Mobile Phone IO design at 65nm, 40nm and 28nm  \nlow power process \n2) USB 2.0 OTG Transceiver Design at 28nm low power process Senior Design Engineer Terminus Circuits Pvt Ltd July 2010  \u2013  April 2011  (10 months) Bangalore, India Worked on receiver design of USB 3.0 Analog PHY Senior Design Engineer Terminus Circuits Pvt Ltd July 2010  \u2013  April 2011  (10 months) Bangalore, India Worked on receiver design of USB 3.0 Analog PHY Member Technical Staff Manthan Semiconductors Pvt. Ltd. September 2007  \u2013  November 2009  (2 years 3 months) Bangalore, India Worked on Analog PHY design of USB 3.0 Member Technical Staff Manthan Semiconductors Pvt. Ltd. September 2007  \u2013  November 2009  (2 years 3 months) Bangalore, India Worked on Analog PHY design of USB 3.0 Project Engineer Wipro Technologies August 2006  \u2013  September 2007  (1 year 2 months) Project Engineer Wipro Technologies August 2006  \u2013  September 2007  (1 year 2 months) Languages Hindi Full professional proficiency Bengali Native or bilingual proficiency Hindi Full professional proficiency Bengali Native or bilingual proficiency Hindi Full professional proficiency Bengali Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Skills SERDES PLL VCO High Speed Design I/O PHY Equalization Mixed Signal Analog Circuit Design RFIC Wireless Analog Cadence Virtuoso CMOS LNA Mixer IC SoC Circuit Design EDA VLSI ASIC RF USB Simulations Bluetooth See 11+ \u00a0 \u00a0 See less Skills  SERDES PLL VCO High Speed Design I/O PHY Equalization Mixed Signal Analog Circuit Design RFIC Wireless Analog Cadence Virtuoso CMOS LNA Mixer IC SoC Circuit Design EDA VLSI ASIC RF USB Simulations Bluetooth See 11+ \u00a0 \u00a0 See less SERDES PLL VCO High Speed Design I/O PHY Equalization Mixed Signal Analog Circuit Design RFIC Wireless Analog Cadence Virtuoso CMOS LNA Mixer IC SoC Circuit Design EDA VLSI ASIC RF USB Simulations Bluetooth See 11+ \u00a0 \u00a0 See less SERDES PLL VCO High Speed Design I/O PHY Equalization Mixed Signal Analog Circuit Design RFIC Wireless Analog Cadence Virtuoso CMOS LNA Mixer IC SoC Circuit Design EDA VLSI ASIC RF USB Simulations Bluetooth See 11+ \u00a0 \u00a0 See less Education Indian Institute of Technology, Kharagpur MS,  Electronics & Electrical Communication Engg. 2003  \u2013 2006 Activities and Societies:\u00a0 Student Member IEEE Netaji Subhash Engineering College/Kalyani University BTech,  Electronics and Telecommunication 1999  \u2013 2003 Scottish Church Collegiate School Higher Secondary,  Science 1996  \u2013 1998 Ramkrishna Mission Ashrama High School, Baranagar Secondary 1990  \u2013 1996 Indian Institute of Technology, Kharagpur MS,  Electronics & Electrical Communication Engg. 2003  \u2013 2006 Activities and Societies:\u00a0 Student Member IEEE Indian Institute of Technology, Kharagpur MS,  Electronics & Electrical Communication Engg. 2003  \u2013 2006 Activities and Societies:\u00a0 Student Member IEEE Indian Institute of Technology, Kharagpur MS,  Electronics & Electrical Communication Engg. 2003  \u2013 2006 Activities and Societies:\u00a0 Student Member IEEE Netaji Subhash Engineering College/Kalyani University BTech,  Electronics and Telecommunication 1999  \u2013 2003 Netaji Subhash Engineering College/Kalyani University BTech,  Electronics and Telecommunication 1999  \u2013 2003 Netaji Subhash Engineering College/Kalyani University BTech,  Electronics and Telecommunication 1999  \u2013 2003 Scottish Church Collegiate School Higher Secondary,  Science 1996  \u2013 1998 Scottish Church Collegiate School Higher Secondary,  Science 1996  \u2013 1998 Scottish Church Collegiate School Higher Secondary,  Science 1996  \u2013 1998 Ramkrishna Mission Ashrama High School, Baranagar Secondary 1990  \u2013 1996 Ramkrishna Mission Ashrama High School, Baranagar Secondary 1990  \u2013 1996 Ramkrishna Mission Ashrama High School, Baranagar Secondary 1990  \u2013 1996 ", "Experience Analog Design Engineer Intel Corporation Circuit Design Engineering Manager Marvell November 2006  \u2013  December 2007  (1 year 2 months) Analog Design Engineer Intel Corporation Analog Design Engineer Intel Corporation Circuit Design Engineering Manager Marvell November 2006  \u2013  December 2007  (1 year 2 months) Circuit Design Engineering Manager Marvell November 2006  \u2013  December 2007  (1 year 2 months) Education Arizona State University - W. P. Carey School of Business MBA 2005  \u2013 2007 Binghamton University 1990  \u2013 1992 Central Washington University 1988  \u2013 1990 Arizona State University - W. P. Carey School of Business MBA 2005  \u2013 2007 Arizona State University - W. P. Carey School of Business MBA 2005  \u2013 2007 Arizona State University - W. P. Carey School of Business MBA 2005  \u2013 2007 Binghamton University 1990  \u2013 1992 Binghamton University 1990  \u2013 1992 Binghamton University 1990  \u2013 1992 Central Washington University 1988  \u2013 1990 Central Washington University 1988  \u2013 1990 Central Washington University 1988  \u2013 1990 ", "Summary 9+ years of Analog/Mixed Signal Circuit design experience with expertise in serial I/O chipsets like QPI, DDR architectures. Low power circuit designs like VRM Design, DC-DC converters CML Buffers, CML Clock distribution, DLL and PLL design in deep sub-micron processes. Post-silicon validation and debug of DLL's, PLL's,VRM's, DC-DC Converters, Bandgap Reference. Functional validation of Chipsets using Cadence mixed-signal Simulators. AMS modeling and Validation of the Serial IO's using Cadence AMS. \n \nSpecialties: High Speed Serial IO and clocking Circuits at Submicron Processes, Phase Locked Loops, Delay Locked Loops, Power Management with Buck Converters and LDO Voltage Regulator circuits. Summary 9+ years of Analog/Mixed Signal Circuit design experience with expertise in serial I/O chipsets like QPI, DDR architectures. Low power circuit designs like VRM Design, DC-DC converters CML Buffers, CML Clock distribution, DLL and PLL design in deep sub-micron processes. Post-silicon validation and debug of DLL's, PLL's,VRM's, DC-DC Converters, Bandgap Reference. Functional validation of Chipsets using Cadence mixed-signal Simulators. AMS modeling and Validation of the Serial IO's using Cadence AMS. \n \nSpecialties: High Speed Serial IO and clocking Circuits at Submicron Processes, Phase Locked Loops, Delay Locked Loops, Power Management with Buck Converters and LDO Voltage Regulator circuits. 9+ years of Analog/Mixed Signal Circuit design experience with expertise in serial I/O chipsets like QPI, DDR architectures. Low power circuit designs like VRM Design, DC-DC converters CML Buffers, CML Clock distribution, DLL and PLL design in deep sub-micron processes. Post-silicon validation and debug of DLL's, PLL's,VRM's, DC-DC Converters, Bandgap Reference. Functional validation of Chipsets using Cadence mixed-signal Simulators. AMS modeling and Validation of the Serial IO's using Cadence AMS. \n \nSpecialties: High Speed Serial IO and clocking Circuits at Submicron Processes, Phase Locked Loops, Delay Locked Loops, Power Management with Buck Converters and LDO Voltage Regulator circuits. 9+ years of Analog/Mixed Signal Circuit design experience with expertise in serial I/O chipsets like QPI, DDR architectures. Low power circuit designs like VRM Design, DC-DC converters CML Buffers, CML Clock distribution, DLL and PLL design in deep sub-micron processes. Post-silicon validation and debug of DLL's, PLL's,VRM's, DC-DC Converters, Bandgap Reference. Functional validation of Chipsets using Cadence mixed-signal Simulators. AMS modeling and Validation of the Serial IO's using Cadence AMS. \n \nSpecialties: High Speed Serial IO and clocking Circuits at Submicron Processes, Phase Locked Loops, Delay Locked Loops, Power Management with Buck Converters and LDO Voltage Regulator circuits. Experience Pricipal Electronics Engineer Broadcom August 2015  \u2013 Present (1 month) Fort Collins, Colorado Area Mixed Signal Circuit Design Engineer AMD August 2014  \u2013  August 2015  (1 year 1 month) Sunnyvale Analog Design Engineer Intel Corporation April 2013  \u2013  April 2014  (1 year 1 month) Santa Clara, CA Worked on Clocking for 14n Intel Process ModPhy chip and 30nm Intel Chip. Analog Design Engineer Intel Corporation April 2007  \u2013  March 2013  (6 years) Hillsboro, OR BandGap Reference Circuit Design, LDO Regulator Design, CML Clock Distribution, Delay Locked Loop Circuit Design, Phase Locked Loop Circuit Design. Component Design Engineer Intel Corporation September 2005  \u2013  April 2007  (1 year 8 months) Chandler, AZ Pricipal Electronics Engineer Broadcom August 2015  \u2013 Present (1 month) Fort Collins, Colorado Area Pricipal Electronics Engineer Broadcom August 2015  \u2013 Present (1 month) Fort Collins, Colorado Area Mixed Signal Circuit Design Engineer AMD August 2014  \u2013  August 2015  (1 year 1 month) Sunnyvale Mixed Signal Circuit Design Engineer AMD August 2014  \u2013  August 2015  (1 year 1 month) Sunnyvale Analog Design Engineer Intel Corporation April 2013  \u2013  April 2014  (1 year 1 month) Santa Clara, CA Worked on Clocking for 14n Intel Process ModPhy chip and 30nm Intel Chip. Analog Design Engineer Intel Corporation April 2013  \u2013  April 2014  (1 year 1 month) Santa Clara, CA Worked on Clocking for 14n Intel Process ModPhy chip and 30nm Intel Chip. Analog Design Engineer Intel Corporation April 2007  \u2013  March 2013  (6 years) Hillsboro, OR BandGap Reference Circuit Design, LDO Regulator Design, CML Clock Distribution, Delay Locked Loop Circuit Design, Phase Locked Loop Circuit Design. Analog Design Engineer Intel Corporation April 2007  \u2013  March 2013  (6 years) Hillsboro, OR BandGap Reference Circuit Design, LDO Regulator Design, CML Clock Distribution, Delay Locked Loop Circuit Design, Phase Locked Loop Circuit Design. Component Design Engineer Intel Corporation September 2005  \u2013  April 2007  (1 year 8 months) Chandler, AZ Component Design Engineer Intel Corporation September 2005  \u2013  April 2007  (1 year 8 months) Chandler, AZ Skills Verilog ASIC VLSI Circuit Design Semiconductors Mixed Signal Simulations Power Management Analog Circuit Design PLL Cadence CMOS Debugging Cadence Virtuoso Analog Intel Integrated Circuit... RTL Design Low-power Design See 4+ \u00a0 \u00a0 See less Skills  Verilog ASIC VLSI Circuit Design Semiconductors Mixed Signal Simulations Power Management Analog Circuit Design PLL Cadence CMOS Debugging Cadence Virtuoso Analog Intel Integrated Circuit... RTL Design Low-power Design See 4+ \u00a0 \u00a0 See less Verilog ASIC VLSI Circuit Design Semiconductors Mixed Signal Simulations Power Management Analog Circuit Design PLL Cadence CMOS Debugging Cadence Virtuoso Analog Intel Integrated Circuit... RTL Design Low-power Design See 4+ \u00a0 \u00a0 See less Verilog ASIC VLSI Circuit Design Semiconductors Mixed Signal Simulations Power Management Analog Circuit Design PLL Cadence CMOS Debugging Cadence Virtuoso Analog Intel Integrated Circuit... RTL Design Low-power Design See 4+ \u00a0 \u00a0 See less Education Arizona State University Master of Science (MS),  Electrical and Electronics Engineering 2000  \u2013 2008 Acharya Nagarjuna University Batchelor Of Technology,  Electrical Engineering 1996  \u2013 2000 Arizona State University Master of Science (MS),  Electrical and Electronics Engineering 2000  \u2013 2008 Arizona State University Master of Science (MS),  Electrical and Electronics Engineering 2000  \u2013 2008 Arizona State University Master of Science (MS),  Electrical and Electronics Engineering 2000  \u2013 2008 Acharya Nagarjuna University Batchelor Of Technology,  Electrical Engineering 1996  \u2013 2000 Acharya Nagarjuna University Batchelor Of Technology,  Electrical Engineering 1996  \u2013 2000 Acharya Nagarjuna University Batchelor Of Technology,  Electrical Engineering 1996  \u2013 2000 ", "Skills Analog DFT Static Timing Analysis Microprocessors Perl Debugging IC SPICE Analog Circuit Design DDR DDR3 Mixed Signal Circuit Design Processors Low-power Design Skills  Analog DFT Static Timing Analysis Microprocessors Perl Debugging IC SPICE Analog Circuit Design DDR DDR3 Mixed Signal Circuit Design Processors Low-power Design Analog DFT Static Timing Analysis Microprocessors Perl Debugging IC SPICE Analog Circuit Design DDR DDR3 Mixed Signal Circuit Design Processors Low-power Design Analog DFT Static Timing Analysis Microprocessors Perl Debugging IC SPICE Analog Circuit Design DDR DDR3 Mixed Signal Circuit Design Processors Low-power Design ", "Experience Analog Design Engineer Intel Corporation Analog Design Engineer Intel Corporation Analog Design Engineer Intel Corporation Skills Mixed Signal CMOS VLSI Analog Circuit Design ASIC SoC PLL Skills  Mixed Signal CMOS VLSI Analog Circuit Design ASIC SoC PLL Mixed Signal CMOS VLSI Analog Circuit Design ASIC SoC PLL Mixed Signal CMOS VLSI Analog Circuit Design ASIC SoC PLL Education Brigham Young University 1996  \u2013 2003 Brigham Young University 1996  \u2013 2003 Brigham Young University 1996  \u2013 2003 Brigham Young University 1996  \u2013 2003 ", "Experience Analog Design Engineer Intel Corporation October 2000  \u2013 Present (14 years 11 months) Instructor Universidad Javeriana June 1998  \u2013  October 2000  (2 years 5 months) Analog Design Engineer Intel Corporation October 2000  \u2013 Present (14 years 11 months) Analog Design Engineer Intel Corporation October 2000  \u2013 Present (14 years 11 months) Instructor Universidad Javeriana June 1998  \u2013  October 2000  (2 years 5 months) Instructor Universidad Javeriana June 1998  \u2013  October 2000  (2 years 5 months) Skills ASIC VLSI CMOS Circuit Design Semiconductors SoC Matlab Computer Architecture FPGA SystemVerilog VHDL Processors Hardware Architecture Debugging Simulations Cadence Virtuoso RTL design Analog Verilog Static Timing Analysis Mixed Signal Analog Circuit Design Low-power Design IC Integrated Circuit... See 10+ \u00a0 \u00a0 See less Skills  ASIC VLSI CMOS Circuit Design Semiconductors SoC Matlab Computer Architecture FPGA SystemVerilog VHDL Processors Hardware Architecture Debugging Simulations Cadence Virtuoso RTL design Analog Verilog Static Timing Analysis Mixed Signal Analog Circuit Design Low-power Design IC Integrated Circuit... See 10+ \u00a0 \u00a0 See less ASIC VLSI CMOS Circuit Design Semiconductors SoC Matlab Computer Architecture FPGA SystemVerilog VHDL Processors Hardware Architecture Debugging Simulations Cadence Virtuoso RTL design Analog Verilog Static Timing Analysis Mixed Signal Analog Circuit Design Low-power Design IC Integrated Circuit... See 10+ \u00a0 \u00a0 See less ASIC VLSI CMOS Circuit Design Semiconductors SoC Matlab Computer Architecture FPGA SystemVerilog VHDL Processors Hardware Architecture Debugging Simulations Cadence Virtuoso RTL design Analog Verilog Static Timing Analysis Mixed Signal Analog Circuit Design Low-power Design IC Integrated Circuit... See 10+ \u00a0 \u00a0 See less Education Universidad de Los Andes Master,  Electronics 1998  \u2013 2000 Activities and Societies:\u00a0 Iberchip ,  Centro de Microelectronica Pontificia Universidad Javeriana 1991  \u2013 1996 Universidad de Los Andes Master,  Electronics 1998  \u2013 2000 Activities and Societies:\u00a0 Iberchip ,  Centro de Microelectronica Universidad de Los Andes Master,  Electronics 1998  \u2013 2000 Activities and Societies:\u00a0 Iberchip ,  Centro de Microelectronica Universidad de Los Andes Master,  Electronics 1998  \u2013 2000 Activities and Societies:\u00a0 Iberchip ,  Centro de Microelectronica Pontificia Universidad Javeriana 1991  \u2013 1996 Pontificia Universidad Javeriana 1991  \u2013 1996 Pontificia Universidad Javeriana 1991  \u2013 1996 ", "Summary -Analog & Mixed Signal Integrated Circuit Designer with proven experience on 28nm and 65nm CMOS technologies \n-Expertise on the complete design flow of an IC involving design on the system level using Matlab/Simulink and design on circuit level using Cadence design suite and physically testing the card \n-Good understanding of the wireless receiver chain in general and analog to digital converter in particular \n-Excellent grasp on the signal processing theory and implementation \n-Experience in telecom sector while serving as access network design engineer and operation and maintenance engineer for siemens EWSD equipment \n \nSpecialties: Analog & mixed signal integrated circuit design, \nMicroelectronic design, Signal processing, Telecommunication Summary -Analog & Mixed Signal Integrated Circuit Designer with proven experience on 28nm and 65nm CMOS technologies \n-Expertise on the complete design flow of an IC involving design on the system level using Matlab/Simulink and design on circuit level using Cadence design suite and physically testing the card \n-Good understanding of the wireless receiver chain in general and analog to digital converter in particular \n-Excellent grasp on the signal processing theory and implementation \n-Experience in telecom sector while serving as access network design engineer and operation and maintenance engineer for siemens EWSD equipment \n \nSpecialties: Analog & mixed signal integrated circuit design, \nMicroelectronic design, Signal processing, Telecommunication -Analog & Mixed Signal Integrated Circuit Designer with proven experience on 28nm and 65nm CMOS technologies \n-Expertise on the complete design flow of an IC involving design on the system level using Matlab/Simulink and design on circuit level using Cadence design suite and physically testing the card \n-Good understanding of the wireless receiver chain in general and analog to digital converter in particular \n-Excellent grasp on the signal processing theory and implementation \n-Experience in telecom sector while serving as access network design engineer and operation and maintenance engineer for siemens EWSD equipment \n \nSpecialties: Analog & mixed signal integrated circuit design, \nMicroelectronic design, Signal processing, Telecommunication -Analog & Mixed Signal Integrated Circuit Designer with proven experience on 28nm and 65nm CMOS technologies \n-Expertise on the complete design flow of an IC involving design on the system level using Matlab/Simulink and design on circuit level using Cadence design suite and physically testing the card \n-Good understanding of the wireless receiver chain in general and analog to digital converter in particular \n-Excellent grasp on the signal processing theory and implementation \n-Experience in telecom sector while serving as access network design engineer and operation and maintenance engineer for siemens EWSD equipment \n \nSpecialties: Analog & mixed signal integrated circuit design, \nMicroelectronic design, Signal processing, Telecommunication Experience Sr Analog Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Analog Design Engineer Fujitsu Semiconductor Wireless Products December 2011  \u2013  July 2013  (1 year 8 months) Involved in the design of multi-mode, high speed data converters (continuous time delta sigma modulator) for cellular applications. Responsible for the modeling, design and verification of sub blocks including operational amplifiers, comparators, reference generators, etc. using state of the art semiconductor technology (28nm CMOS) and CAD tools. Starting from the specifications provided by systems team, the circuit architecture which uses minimum resources is chosen, modeled and designed. Research & Development Engineer Telecom ParisTech January 2010  \u2013  December 2010  (1 year) Worked on the design of analog to digital converters for 3G wireless revceivers. Analog and mixed signal IC design.  \nParticipated in the design of wideband analog-to-digital converters at both system level (MATLAB) and circuit level (SPECTRE-CADENCE) for a european project. After having defined the specifications of the converter, in consultation with other project partners, the work consisted of realising a chip in 1.2V 65nm CMOS process. Doctoral Fellow/Research Engineer Telecom ParisTech October 2006  \u2013  December 2009  (3 years 3 months) Studied, modeled and designed the high-pass DS modulator which is capable of performing analog-to-digital conversion for software-defined radio applications. The system level design was accomplished in MATLAB, while the design at circuit level was performed using the CADENCE tools: SPECTRE, VIRTUOSO-SCHEMATIC and CALIBRE in conjunction with the CMOS 65nm design kit of ST Microelectronics. This converter is reconfigurable having three modes of operation i-e GSM, UMTS and WiFi/WiMAX. The work is published various international conferences/journals. Provided signification contribution to the french national projet ANR-VERSANUM and the realisation (design, layout) of its integrated circuit. Internee France Telecom March 2006  \u2013  July 2006  (5 months) Performed the internship of Masters on the subject of \u00ab\u00a0Analysis of entreprise data traffic and its comparison to internet traffic\u00a0\u00bb in the Research and Development departement of France T\u00e9l\u00e9com at Sophia Antipolis. I studied the SMB and NetBIOS protocols in detail et characterised the enterprise traffic entreprise with the assistance of the tool \u00ab\u00a0Ethereal\u00a0\u00bb. Teleom Engineer Pakistan Telecommunication Company Limited June 2004  \u2013  June 2005  (1 year 1 month) Assumed the responsibility of Siemens EWSD switching equipment, consisting of PSTN, ISDN BRI and PRI connections. Responsible for all aspects of operation and maintenance of the equipment, maintaining proper track records of its services, expansion and installation. Design Engineer WorldCALL Broadband Limited November 2003  \u2013  June 2004  (8 months) Performed the detailed design and optimization of the \u00ab\u00a0Broadband Access Network\u00a0\u00bb using HFC (Hybrid Fiber-Coaxial) system in the backbone. Sr Analog Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Sr Analog Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Analog Design Engineer Fujitsu Semiconductor Wireless Products December 2011  \u2013  July 2013  (1 year 8 months) Involved in the design of multi-mode, high speed data converters (continuous time delta sigma modulator) for cellular applications. Responsible for the modeling, design and verification of sub blocks including operational amplifiers, comparators, reference generators, etc. using state of the art semiconductor technology (28nm CMOS) and CAD tools. Starting from the specifications provided by systems team, the circuit architecture which uses minimum resources is chosen, modeled and designed. Analog Design Engineer Fujitsu Semiconductor Wireless Products December 2011  \u2013  July 2013  (1 year 8 months) Involved in the design of multi-mode, high speed data converters (continuous time delta sigma modulator) for cellular applications. Responsible for the modeling, design and verification of sub blocks including operational amplifiers, comparators, reference generators, etc. using state of the art semiconductor technology (28nm CMOS) and CAD tools. Starting from the specifications provided by systems team, the circuit architecture which uses minimum resources is chosen, modeled and designed. Research & Development Engineer Telecom ParisTech January 2010  \u2013  December 2010  (1 year) Worked on the design of analog to digital converters for 3G wireless revceivers. Analog and mixed signal IC design.  \nParticipated in the design of wideband analog-to-digital converters at both system level (MATLAB) and circuit level (SPECTRE-CADENCE) for a european project. After having defined the specifications of the converter, in consultation with other project partners, the work consisted of realising a chip in 1.2V 65nm CMOS process. Research & Development Engineer Telecom ParisTech January 2010  \u2013  December 2010  (1 year) Worked on the design of analog to digital converters for 3G wireless revceivers. Analog and mixed signal IC design.  \nParticipated in the design of wideband analog-to-digital converters at both system level (MATLAB) and circuit level (SPECTRE-CADENCE) for a european project. After having defined the specifications of the converter, in consultation with other project partners, the work consisted of realising a chip in 1.2V 65nm CMOS process. Doctoral Fellow/Research Engineer Telecom ParisTech October 2006  \u2013  December 2009  (3 years 3 months) Studied, modeled and designed the high-pass DS modulator which is capable of performing analog-to-digital conversion for software-defined radio applications. The system level design was accomplished in MATLAB, while the design at circuit level was performed using the CADENCE tools: SPECTRE, VIRTUOSO-SCHEMATIC and CALIBRE in conjunction with the CMOS 65nm design kit of ST Microelectronics. This converter is reconfigurable having three modes of operation i-e GSM, UMTS and WiFi/WiMAX. The work is published various international conferences/journals. Provided signification contribution to the french national projet ANR-VERSANUM and the realisation (design, layout) of its integrated circuit. Doctoral Fellow/Research Engineer Telecom ParisTech October 2006  \u2013  December 2009  (3 years 3 months) Studied, modeled and designed the high-pass DS modulator which is capable of performing analog-to-digital conversion for software-defined radio applications. The system level design was accomplished in MATLAB, while the design at circuit level was performed using the CADENCE tools: SPECTRE, VIRTUOSO-SCHEMATIC and CALIBRE in conjunction with the CMOS 65nm design kit of ST Microelectronics. This converter is reconfigurable having three modes of operation i-e GSM, UMTS and WiFi/WiMAX. The work is published various international conferences/journals. Provided signification contribution to the french national projet ANR-VERSANUM and the realisation (design, layout) of its integrated circuit. Internee France Telecom March 2006  \u2013  July 2006  (5 months) Performed the internship of Masters on the subject of \u00ab\u00a0Analysis of entreprise data traffic and its comparison to internet traffic\u00a0\u00bb in the Research and Development departement of France T\u00e9l\u00e9com at Sophia Antipolis. I studied the SMB and NetBIOS protocols in detail et characterised the enterprise traffic entreprise with the assistance of the tool \u00ab\u00a0Ethereal\u00a0\u00bb. Internee France Telecom March 2006  \u2013  July 2006  (5 months) Performed the internship of Masters on the subject of \u00ab\u00a0Analysis of entreprise data traffic and its comparison to internet traffic\u00a0\u00bb in the Research and Development departement of France T\u00e9l\u00e9com at Sophia Antipolis. I studied the SMB and NetBIOS protocols in detail et characterised the enterprise traffic entreprise with the assistance of the tool \u00ab\u00a0Ethereal\u00a0\u00bb. Teleom Engineer Pakistan Telecommunication Company Limited June 2004  \u2013  June 2005  (1 year 1 month) Assumed the responsibility of Siemens EWSD switching equipment, consisting of PSTN, ISDN BRI and PRI connections. Responsible for all aspects of operation and maintenance of the equipment, maintaining proper track records of its services, expansion and installation. Teleom Engineer Pakistan Telecommunication Company Limited June 2004  \u2013  June 2005  (1 year 1 month) Assumed the responsibility of Siemens EWSD switching equipment, consisting of PSTN, ISDN BRI and PRI connections. Responsible for all aspects of operation and maintenance of the equipment, maintaining proper track records of its services, expansion and installation. Design Engineer WorldCALL Broadband Limited November 2003  \u2013  June 2004  (8 months) Performed the detailed design and optimization of the \u00ab\u00a0Broadband Access Network\u00a0\u00bb using HFC (Hybrid Fiber-Coaxial) system in the backbone. Design Engineer WorldCALL Broadband Limited November 2003  \u2013  June 2004  (8 months) Performed the detailed design and optimization of the \u00ab\u00a0Broadband Access Network\u00a0\u00bb using HFC (Hybrid Fiber-Coaxial) system in the backbone. Languages English Full professional proficiency French Full professional proficiency Urdu Native or bilingual proficiency English Full professional proficiency French Full professional proficiency Urdu Native or bilingual proficiency English Full professional proficiency French Full professional proficiency Urdu Native or bilingual proficiency Full professional proficiency Full professional proficiency Native or bilingual proficiency Skills Signal Processing Telecommunications Analog Wireless IC Analog Design Simulink CMOS Analog Circuit Design Matlab Testing Integrated Circuit... Mixed Signal Semiconductors Cadence Simulations Spectre See 2+ \u00a0 \u00a0 See less Skills  Signal Processing Telecommunications Analog Wireless IC Analog Design Simulink CMOS Analog Circuit Design Matlab Testing Integrated Circuit... Mixed Signal Semiconductors Cadence Simulations Spectre See 2+ \u00a0 \u00a0 See less Signal Processing Telecommunications Analog Wireless IC Analog Design Simulink CMOS Analog Circuit Design Matlab Testing Integrated Circuit... Mixed Signal Semiconductors Cadence Simulations Spectre See 2+ \u00a0 \u00a0 See less Signal Processing Telecommunications Analog Wireless IC Analog Design Simulink CMOS Analog Circuit Design Matlab Testing Integrated Circuit... Mixed Signal Semiconductors Cadence Simulations Spectre See 2+ \u00a0 \u00a0 See less Education Telecom ParisTech PhD,  Electronics , Analog & Mixed Signal IC Design, Signal Processing 2006  \u2013 2009 Awarded the level of \"very honorable\" by the jury Activities and Societies:\u00a0 Dissertation on \"High-Pass Delta-Sigma Modulation and its application in multistandard receivers\" in the department of \"Electronics and Telecommunication\" and research group of \"Analog & Mixed Signal Integrated Systems\" Universit\u00e9 Nice Sophia Antipolis Masters,  Signal Procesing and Digital Communications 2005  \u2013 2006 Alliance Francaise 2005  \u2013 2005 GIK Institute of Engineering Sciences & Technology BS in Electronic Engineering,  Electronics , Telecommunication 1999  \u2013 2003 Telecom ParisTech PhD,  Electronics , Analog & Mixed Signal IC Design, Signal Processing 2006  \u2013 2009 Awarded the level of \"very honorable\" by the jury Activities and Societies:\u00a0 Dissertation on \"High-Pass Delta-Sigma Modulation and its application in multistandard receivers\" in the department of \"Electronics and Telecommunication\" and research group of \"Analog & Mixed Signal Integrated Systems\" Telecom ParisTech PhD,  Electronics , Analog & Mixed Signal IC Design, Signal Processing 2006  \u2013 2009 Awarded the level of \"very honorable\" by the jury Activities and Societies:\u00a0 Dissertation on \"High-Pass Delta-Sigma Modulation and its application in multistandard receivers\" in the department of \"Electronics and Telecommunication\" and research group of \"Analog & Mixed Signal Integrated Systems\" Telecom ParisTech PhD,  Electronics , Analog & Mixed Signal IC Design, Signal Processing 2006  \u2013 2009 Awarded the level of \"very honorable\" by the jury Activities and Societies:\u00a0 Dissertation on \"High-Pass Delta-Sigma Modulation and its application in multistandard receivers\" in the department of \"Electronics and Telecommunication\" and research group of \"Analog & Mixed Signal Integrated Systems\" Universit\u00e9 Nice Sophia Antipolis Masters,  Signal Procesing and Digital Communications 2005  \u2013 2006 Universit\u00e9 Nice Sophia Antipolis Masters,  Signal Procesing and Digital Communications 2005  \u2013 2006 Universit\u00e9 Nice Sophia Antipolis Masters,  Signal Procesing and Digital Communications 2005  \u2013 2006 Alliance Francaise 2005  \u2013 2005 Alliance Francaise 2005  \u2013 2005 Alliance Francaise 2005  \u2013 2005 GIK Institute of Engineering Sciences & Technology BS in Electronic Engineering,  Electronics , Telecommunication 1999  \u2013 2003 GIK Institute of Engineering Sciences & Technology BS in Electronic Engineering,  Electronics , Telecommunication 1999  \u2013 2003 GIK Institute of Engineering Sciences & Technology BS in Electronic Engineering,  Electronics , Telecommunication 1999  \u2013 2003 ", "Languages English Full professional proficiency Hebrew Native or bilingual proficiency English Full professional proficiency Hebrew Native or bilingual proficiency English Full professional proficiency Hebrew Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Skills Cadence Virtuoso Silicon Debug Analog Design Electrical Engineering Mixed Signal Circuit Design VLSI Analog Circuit Design CDR SERDES I/O Transmitters Debugging Analog IC CMOS See 1+ \u00a0 \u00a0 See less Skills  Cadence Virtuoso Silicon Debug Analog Design Electrical Engineering Mixed Signal Circuit Design VLSI Analog Circuit Design CDR SERDES I/O Transmitters Debugging Analog IC CMOS See 1+ \u00a0 \u00a0 See less Cadence Virtuoso Silicon Debug Analog Design Electrical Engineering Mixed Signal Circuit Design VLSI Analog Circuit Design CDR SERDES I/O Transmitters Debugging Analog IC CMOS See 1+ \u00a0 \u00a0 See less Cadence Virtuoso Silicon Debug Analog Design Electrical Engineering Mixed Signal Circuit Design VLSI Analog Circuit Design CDR SERDES I/O Transmitters Debugging Analog IC CMOS See 1+ \u00a0 \u00a0 See less ", "Skills Analog IC design DDR3, LPDDR3, DDR4,... IO Interface circuit... ADC, DAC, level... Static timing analysis,... Analog Analog Circuit Design RTL design Circuit Design SPICE Static Timing Analysis CMOS Mixed Signal Integrated Circuit... Processors DDR3 Signal Integrity Silicon Validation DDR DAC See 5+ \u00a0 \u00a0 See less Skills  Analog IC design DDR3, LPDDR3, DDR4,... IO Interface circuit... ADC, DAC, level... Static timing analysis,... Analog Analog Circuit Design RTL design Circuit Design SPICE Static Timing Analysis CMOS Mixed Signal Integrated Circuit... Processors DDR3 Signal Integrity Silicon Validation DDR DAC See 5+ \u00a0 \u00a0 See less Analog IC design DDR3, LPDDR3, DDR4,... IO Interface circuit... ADC, DAC, level... Static timing analysis,... Analog Analog Circuit Design RTL design Circuit Design SPICE Static Timing Analysis CMOS Mixed Signal Integrated Circuit... Processors DDR3 Signal Integrity Silicon Validation DDR DAC See 5+ \u00a0 \u00a0 See less Analog IC design DDR3, LPDDR3, DDR4,... IO Interface circuit... ADC, DAC, level... Static timing analysis,... Analog Analog Circuit Design RTL design Circuit Design SPICE Static Timing Analysis CMOS Mixed Signal Integrated Circuit... Processors DDR3 Signal Integrity Silicon Validation DDR DAC See 5+ \u00a0 \u00a0 See less ", "Skills ASIC Mixed Signal IC Analog Circuit Design Integrated Circuit... CMOS Analog SoC Semiconductors Cadence Virtuoso VLSI Circuit Design Static Timing Analysis PLL Power Management Verilog Low-power Design EDA See 3+ \u00a0 \u00a0 See less Skills  ASIC Mixed Signal IC Analog Circuit Design Integrated Circuit... CMOS Analog SoC Semiconductors Cadence Virtuoso VLSI Circuit Design Static Timing Analysis PLL Power Management Verilog Low-power Design EDA See 3+ \u00a0 \u00a0 See less ASIC Mixed Signal IC Analog Circuit Design Integrated Circuit... CMOS Analog SoC Semiconductors Cadence Virtuoso VLSI Circuit Design Static Timing Analysis PLL Power Management Verilog Low-power Design EDA See 3+ \u00a0 \u00a0 See less ASIC Mixed Signal IC Analog Circuit Design Integrated Circuit... CMOS Analog SoC Semiconductors Cadence Virtuoso VLSI Circuit Design Static Timing Analysis PLL Power Management Verilog Low-power Design EDA See 3+ \u00a0 \u00a0 See less ", "Experience Senior Analog Design Engineer Dialog Semiconductor January 2014  \u2013 Present (1 year 8 months) Munich Area, Germany Senior Analog Design Engineer Dialog Semiconductor January 2014  \u2013 Present (1 year 8 months) Munich Area, Germany Senior Analog Design Engineer Dialog Semiconductor January 2014  \u2013 Present (1 year 8 months) Munich Area, Germany Languages English Native or bilingual proficiency Hebrew Native or bilingual proficiency Russian Native or bilingual proficiency German Elementary proficiency English Native or bilingual proficiency Hebrew Native or bilingual proficiency Russian Native or bilingual proficiency German Elementary proficiency English Native or bilingual proficiency Hebrew Native or bilingual proficiency Russian Native or bilingual proficiency German Elementary proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Elementary proficiency Skills VLSI Analog Circuit Design Analog Integrated Circuit... Mixed Signal SoC Static Timing Analysis PLL Power Supplies Debugging RTL design Semiconductors Processors PCIe Microprocessors ASIC Microarchitecture Verilog Physical Design Computer Architecture RTL coding SystemVerilog Functional Verification EDA Logic Design See 10+ \u00a0 \u00a0 See less Skills  VLSI Analog Circuit Design Analog Integrated Circuit... Mixed Signal SoC Static Timing Analysis PLL Power Supplies Debugging RTL design Semiconductors Processors PCIe Microprocessors ASIC Microarchitecture Verilog Physical Design Computer Architecture RTL coding SystemVerilog Functional Verification EDA Logic Design See 10+ \u00a0 \u00a0 See less VLSI Analog Circuit Design Analog Integrated Circuit... Mixed Signal SoC Static Timing Analysis PLL Power Supplies Debugging RTL design Semiconductors Processors PCIe Microprocessors ASIC Microarchitecture Verilog Physical Design Computer Architecture RTL coding SystemVerilog Functional Verification EDA Logic Design See 10+ \u00a0 \u00a0 See less VLSI Analog Circuit Design Analog Integrated Circuit... Mixed Signal SoC Static Timing Analysis PLL Power Supplies Debugging RTL design Semiconductors Processors PCIe Microprocessors ASIC Microarchitecture Verilog Physical Design Computer Architecture RTL coding SystemVerilog Functional Verification EDA Logic Design See 10+ \u00a0 \u00a0 See less ", "Experience Analog Design Engineer Intel Corporation August 2011  \u2013 Present (4 years 1 month) Santa Clara SI Modelling & High Speed I/O Enabling Engineer Intel March 2007  \u2013  July 2011  (4 years 5 months) \u2022 Developed methodology for technology path finding to estimate silicon timing budget for Tx and Rx Jitter and Noise margin circuit specification for Intel QPI high speed I/O PHY. \n\u2022 Delivered critical circuit Jitter budget for Tx and Rx Analog Front End circuits in the Intel microprocessor I/O design. \n\u2022 Supported QPI1.1 PHY Base Electrical specification development. \n\u2022 Performed lab characterization of QPI link at 8Gbps and 9.6Gbps data rates, Jitter analysis of data channels, Tx Equalization analysis.  \n\u2022 Automated the methodology using Python language programming techniques. \n \nSignal Integrity Tools & Modeling Group\t2007 - 2008  \n\u2022 Supported OEM QPI PHY electrical design, by providing technical clarifications, and coordinating project development. \n\u2022 Provided extensive simulations support for QPI and PCIe3 link models for mission critical server platforms.  \n\u2022 Developed and validated data channel HSPICE models for multi-connector server platforms. Desgin Engineer Intern Intel 2006  \u2013  2007  (1 year) Internship 2006 - 2007  \n\u2022 Developed design experiments, test structure schematics and their customized analog layout for developing analog device models for 65nm process technology. \n\u2022 Pre-layout and post-layout circuit simulations using Cadence Analog Artist (Lynx/Cougar) for transistor characterization, correlation across all process, voltage and temperature corners. \n\u2022 Developed QA test structures for LVS and DFM runsets verification flow for 65nm process. \n\u2022 Developed test cases to analyze layout effects on device matching of analog transistors. Analog Design Engineer Intel Corporation August 2011  \u2013 Present (4 years 1 month) Santa Clara Analog Design Engineer Intel Corporation August 2011  \u2013 Present (4 years 1 month) Santa Clara SI Modelling & High Speed I/O Enabling Engineer Intel March 2007  \u2013  July 2011  (4 years 5 months) \u2022 Developed methodology for technology path finding to estimate silicon timing budget for Tx and Rx Jitter and Noise margin circuit specification for Intel QPI high speed I/O PHY. \n\u2022 Delivered critical circuit Jitter budget for Tx and Rx Analog Front End circuits in the Intel microprocessor I/O design. \n\u2022 Supported QPI1.1 PHY Base Electrical specification development. \n\u2022 Performed lab characterization of QPI link at 8Gbps and 9.6Gbps data rates, Jitter analysis of data channels, Tx Equalization analysis.  \n\u2022 Automated the methodology using Python language programming techniques. \n \nSignal Integrity Tools & Modeling Group\t2007 - 2008  \n\u2022 Supported OEM QPI PHY electrical design, by providing technical clarifications, and coordinating project development. \n\u2022 Provided extensive simulations support for QPI and PCIe3 link models for mission critical server platforms.  \n\u2022 Developed and validated data channel HSPICE models for multi-connector server platforms. SI Modelling & High Speed I/O Enabling Engineer Intel March 2007  \u2013  July 2011  (4 years 5 months) \u2022 Developed methodology for technology path finding to estimate silicon timing budget for Tx and Rx Jitter and Noise margin circuit specification for Intel QPI high speed I/O PHY. \n\u2022 Delivered critical circuit Jitter budget for Tx and Rx Analog Front End circuits in the Intel microprocessor I/O design. \n\u2022 Supported QPI1.1 PHY Base Electrical specification development. \n\u2022 Performed lab characterization of QPI link at 8Gbps and 9.6Gbps data rates, Jitter analysis of data channels, Tx Equalization analysis.  \n\u2022 Automated the methodology using Python language programming techniques. \n \nSignal Integrity Tools & Modeling Group\t2007 - 2008  \n\u2022 Supported OEM QPI PHY electrical design, by providing technical clarifications, and coordinating project development. \n\u2022 Provided extensive simulations support for QPI and PCIe3 link models for mission critical server platforms.  \n\u2022 Developed and validated data channel HSPICE models for multi-connector server platforms. Desgin Engineer Intern Intel 2006  \u2013  2007  (1 year) Internship 2006 - 2007  \n\u2022 Developed design experiments, test structure schematics and their customized analog layout for developing analog device models for 65nm process technology. \n\u2022 Pre-layout and post-layout circuit simulations using Cadence Analog Artist (Lynx/Cougar) for transistor characterization, correlation across all process, voltage and temperature corners. \n\u2022 Developed QA test structures for LVS and DFM runsets verification flow for 65nm process. \n\u2022 Developed test cases to analyze layout effects on device matching of analog transistors. Desgin Engineer Intern Intel 2006  \u2013  2007  (1 year) Internship 2006 - 2007  \n\u2022 Developed design experiments, test structure schematics and their customized analog layout for developing analog device models for 65nm process technology. \n\u2022 Pre-layout and post-layout circuit simulations using Cadence Analog Artist (Lynx/Cougar) for transistor characterization, correlation across all process, voltage and temperature corners. \n\u2022 Developed QA test structures for LVS and DFM runsets verification flow for 65nm process. \n\u2022 Developed test cases to analyze layout effects on device matching of analog transistors. Skills Analog Circuit Design CMOS Mixed Signal Analog Integrated Circuit... Skills  Analog Circuit Design CMOS Mixed Signal Analog Integrated Circuit... Analog Circuit Design CMOS Mixed Signal Analog Integrated Circuit... Analog Circuit Design CMOS Mixed Signal Analog Integrated Circuit... Education California State University-Sacramento MS,  Circuit Design 2004  \u2013 2006 Fault Diagnosis & Redesign of an 8bit, 20-Msample/s Pipelined ADC \n\u2022 Redesigned a 20MSamples/sec, 8 bit Pipeline ADC, MOSIS sponsored chip and brought up an underperforming design to its optimum performance meeting all specifications.  \n\u2022 Successfully redesigned a Fully Differential Switched Capacitor circuit, Telescopic Op-Amp and Common-Mode Feedback circuit blocks. \n\u2022 Successfully implemented design modifications and functionality verification in FUB level and top level chip simulations. \n \nAdvanced Analog & Mixed Signal IC Design \n\u2022 Designed current mirrors of various ratios to meet 3 sigma mismatch specifications by using Pelgrom's theorem and Monte Carlo Analysis.  \n \n\u2022 Design of 0.35 \u03bc CMOS Bandgap Reference circuit to provide constant sub-reference voltage of 0.631V over a temperature range of 0oC to 85oC with an Effective TCF < 150 ppm. Created optimized layout of the design and performed LVS and DRC checks. North Maharashtra University B.E.,  Electronics Engineering California State University-Sacramento MS,  Circuit Design 2004  \u2013 2006 Fault Diagnosis & Redesign of an 8bit, 20-Msample/s Pipelined ADC \n\u2022 Redesigned a 20MSamples/sec, 8 bit Pipeline ADC, MOSIS sponsored chip and brought up an underperforming design to its optimum performance meeting all specifications.  \n\u2022 Successfully redesigned a Fully Differential Switched Capacitor circuit, Telescopic Op-Amp and Common-Mode Feedback circuit blocks. \n\u2022 Successfully implemented design modifications and functionality verification in FUB level and top level chip simulations. \n \nAdvanced Analog & Mixed Signal IC Design \n\u2022 Designed current mirrors of various ratios to meet 3 sigma mismatch specifications by using Pelgrom's theorem and Monte Carlo Analysis.  \n \n\u2022 Design of 0.35 \u03bc CMOS Bandgap Reference circuit to provide constant sub-reference voltage of 0.631V over a temperature range of 0oC to 85oC with an Effective TCF < 150 ppm. Created optimized layout of the design and performed LVS and DRC checks. California State University-Sacramento MS,  Circuit Design 2004  \u2013 2006 Fault Diagnosis & Redesign of an 8bit, 20-Msample/s Pipelined ADC \n\u2022 Redesigned a 20MSamples/sec, 8 bit Pipeline ADC, MOSIS sponsored chip and brought up an underperforming design to its optimum performance meeting all specifications.  \n\u2022 Successfully redesigned a Fully Differential Switched Capacitor circuit, Telescopic Op-Amp and Common-Mode Feedback circuit blocks. \n\u2022 Successfully implemented design modifications and functionality verification in FUB level and top level chip simulations. \n \nAdvanced Analog & Mixed Signal IC Design \n\u2022 Designed current mirrors of various ratios to meet 3 sigma mismatch specifications by using Pelgrom's theorem and Monte Carlo Analysis.  \n \n\u2022 Design of 0.35 \u03bc CMOS Bandgap Reference circuit to provide constant sub-reference voltage of 0.631V over a temperature range of 0oC to 85oC with an Effective TCF < 150 ppm. Created optimized layout of the design and performed LVS and DRC checks. California State University-Sacramento MS,  Circuit Design 2004  \u2013 2006 Fault Diagnosis & Redesign of an 8bit, 20-Msample/s Pipelined ADC \n\u2022 Redesigned a 20MSamples/sec, 8 bit Pipeline ADC, MOSIS sponsored chip and brought up an underperforming design to its optimum performance meeting all specifications.  \n\u2022 Successfully redesigned a Fully Differential Switched Capacitor circuit, Telescopic Op-Amp and Common-Mode Feedback circuit blocks. \n\u2022 Successfully implemented design modifications and functionality verification in FUB level and top level chip simulations. \n \nAdvanced Analog & Mixed Signal IC Design \n\u2022 Designed current mirrors of various ratios to meet 3 sigma mismatch specifications by using Pelgrom's theorem and Monte Carlo Analysis.  \n \n\u2022 Design of 0.35 \u03bc CMOS Bandgap Reference circuit to provide constant sub-reference voltage of 0.631V over a temperature range of 0oC to 85oC with an Effective TCF < 150 ppm. Created optimized layout of the design and performed LVS and DRC checks. North Maharashtra University B.E.,  Electronics Engineering North Maharashtra University B.E.,  Electronics Engineering North Maharashtra University B.E.,  Electronics Engineering ", "Experience Analog Design Engineer Intel Corporation January 2009  \u2013 Present (6 years 8 months) Designing Analog Circuits for the High Speed Serial I/O, PCIe standard in Processors. Graduate Student Texas A&M University August 2007  \u2013  December 2008  (1 year 5 months) Masters in Electrical Engineering specializing in Analog and Mixed Signal Design. Project Trainee Texas Instruments December 2006  \u2013  June 2007  (7 months) I did my Undergraduate final year project in TI which was a system level model of OpenCoreProtocol used in DRP. Analog Design Engineer Intel Corporation January 2009  \u2013 Present (6 years 8 months) Designing Analog Circuits for the High Speed Serial I/O, PCIe standard in Processors. Analog Design Engineer Intel Corporation January 2009  \u2013 Present (6 years 8 months) Designing Analog Circuits for the High Speed Serial I/O, PCIe standard in Processors. Graduate Student Texas A&M University August 2007  \u2013  December 2008  (1 year 5 months) Masters in Electrical Engineering specializing in Analog and Mixed Signal Design. Graduate Student Texas A&M University August 2007  \u2013  December 2008  (1 year 5 months) Masters in Electrical Engineering specializing in Analog and Mixed Signal Design. Project Trainee Texas Instruments December 2006  \u2013  June 2007  (7 months) I did my Undergraduate final year project in TI which was a system level model of OpenCoreProtocol used in DRP. Project Trainee Texas Instruments December 2006  \u2013  June 2007  (7 months) I did my Undergraduate final year project in TI which was a system level model of OpenCoreProtocol used in DRP. Languages English English English Skills Mixed Signal Analog Circuit Design Analog PCIe Processors Cadence Virtuoso VLSI Verilog CMOS ASIC Circuit Design IC SoC Integrated Circuit... Semiconductors SPICE PLL Low-power Design Spectre Cadence See 5+ \u00a0 \u00a0 See less Skills  Mixed Signal Analog Circuit Design Analog PCIe Processors Cadence Virtuoso VLSI Verilog CMOS ASIC Circuit Design IC SoC Integrated Circuit... Semiconductors SPICE PLL Low-power Design Spectre Cadence See 5+ \u00a0 \u00a0 See less Mixed Signal Analog Circuit Design Analog PCIe Processors Cadence Virtuoso VLSI Verilog CMOS ASIC Circuit Design IC SoC Integrated Circuit... Semiconductors SPICE PLL Low-power Design Spectre Cadence See 5+ \u00a0 \u00a0 See less Mixed Signal Analog Circuit Design Analog PCIe Processors Cadence Virtuoso VLSI Verilog CMOS ASIC Circuit Design IC SoC Integrated Circuit... Semiconductors SPICE PLL Low-power Design Spectre Cadence See 5+ \u00a0 \u00a0 See less Education Texas A&M University MS,  Analog and Mixed Signal 2007  \u2013 2008 Anna University B,E,  Electronics & Communication 2003  \u2013 2007 Texas A&M University MS,  Analog and Mixed Signal 2007  \u2013 2008 Texas A&M University MS,  Analog and Mixed Signal 2007  \u2013 2008 Texas A&M University MS,  Analog and Mixed Signal 2007  \u2013 2008 Anna University B,E,  Electronics & Communication 2003  \u2013 2007 Anna University B,E,  Electronics & Communication 2003  \u2013 2007 Anna University B,E,  Electronics & Communication 2003  \u2013 2007 ", "Experience Analog Designer 2 AMD October 2011  \u2013  January 2014  (2 years 4 months) Toronto, Canada Area Analog Designer 1 AMD April 2010  \u2013  October 2011  (1 year 7 months) AMD Research Analyst Versentech Holdings Inc. September 2006  \u2013  December 2006  (4 months) Analog Designer 2 AMD October 2011  \u2013  January 2014  (2 years 4 months) Toronto, Canada Area Analog Designer 2 AMD October 2011  \u2013  January 2014  (2 years 4 months) Toronto, Canada Area Analog Designer 1 AMD April 2010  \u2013  October 2011  (1 year 7 months) AMD Analog Designer 1 AMD April 2010  \u2013  October 2011  (1 year 7 months) AMD Research Analyst Versentech Holdings Inc. September 2006  \u2013  December 2006  (4 months) Research Analyst Versentech Holdings Inc. September 2006  \u2013  December 2006  (4 months) Skills C++ Java JavaScript CSS C Skills  C++ Java JavaScript CSS C C++ Java JavaScript CSS C C++ Java JavaScript CSS C Education Seneca College Graduate Certificate 2009  \u2013 2010 McGill University Bachelor of Engineering 2003  \u2013 2008 Seneca College Graduate Certificate 2009  \u2013 2010 Seneca College Graduate Certificate 2009  \u2013 2010 Seneca College Graduate Certificate 2009  \u2013 2010 McGill University Bachelor of Engineering 2003  \u2013 2008 McGill University Bachelor of Engineering 2003  \u2013 2008 McGill University Bachelor of Engineering 2003  \u2013 2008 ", "Skills IC Semiconductors Electrical Engineering Wireless LTE Cellular Analog Design Analog Analog Circuit Design RF RF design PLL CMOS Circuit Design Matlab Simulation Spectre Cadence Virtuoso Electronics System Design LNA Spectrum Analyzer Network Analyzer Simulink Microwave Simulations Hardware Architecture Integrated Circuit... Mixed Signal Cellular Communications SoC Low-power Design Verilog VLSI Signal Integrity Amplifiers Cadence RF Design ModelSim Agilent ADS PCB design ASIC FPGA Processors Microprocessors RTL design RF Engineering SERDES Static Timing Analysis VHDL See 35+ \u00a0 \u00a0 See less Skills  IC Semiconductors Electrical Engineering Wireless LTE Cellular Analog Design Analog Analog Circuit Design RF RF design PLL CMOS Circuit Design Matlab Simulation Spectre Cadence Virtuoso Electronics System Design LNA Spectrum Analyzer Network Analyzer Simulink Microwave Simulations Hardware Architecture Integrated Circuit... Mixed Signal Cellular Communications SoC Low-power Design Verilog VLSI Signal Integrity Amplifiers Cadence RF Design ModelSim Agilent ADS PCB design ASIC FPGA Processors Microprocessors RTL design RF Engineering SERDES Static Timing Analysis VHDL See 35+ \u00a0 \u00a0 See less IC Semiconductors Electrical Engineering Wireless LTE Cellular Analog Design Analog Analog Circuit Design RF RF design PLL CMOS Circuit Design Matlab Simulation Spectre Cadence Virtuoso Electronics System Design LNA Spectrum Analyzer Network Analyzer Simulink Microwave Simulations Hardware Architecture Integrated Circuit... Mixed Signal Cellular Communications SoC Low-power Design Verilog VLSI Signal Integrity Amplifiers Cadence RF Design ModelSim Agilent ADS PCB design ASIC FPGA Processors Microprocessors RTL design RF Engineering SERDES Static Timing Analysis VHDL See 35+ \u00a0 \u00a0 See less IC Semiconductors Electrical Engineering Wireless LTE Cellular Analog Design Analog Analog Circuit Design RF RF design PLL CMOS Circuit Design Matlab Simulation Spectre Cadence Virtuoso Electronics System Design LNA Spectrum Analyzer Network Analyzer Simulink Microwave Simulations Hardware Architecture Integrated Circuit... Mixed Signal Cellular Communications SoC Low-power Design Verilog VLSI Signal Integrity Amplifiers Cadence RF Design ModelSim Agilent ADS PCB design ASIC FPGA Processors Microprocessors RTL design RF Engineering SERDES Static Timing Analysis VHDL See 35+ \u00a0 \u00a0 See less ", "Summary A Masters of Science in Electrical Engineering student, specializing in Electronic and Mixed Signal Design at Arizona State University with a passion for Analog and Mixed Signal Design.Completed six courses on Analog and Mixed signal design and projects on Sigma Delta modulator, Pipelined ADC, Phase Locked Loops(PLL), high gain amplifiers like telescopic cascode, folded cascode amplifiers. A team player with good communication skills. \n \nLooking to apply my Analog and Mixed Signal circuit design skills for the challenges in this field Specialties:\u25baTopics:Data Converter Design, High Speed I/O design, Analog Filter Design,Amplifier Design. \n\u25baTools: Cadence ICFB, Spectre, PSPICE. \n\u25baProgramming: C, MATLAB, VHDL, Verilog, VerilogA, Assembly programming, UNIX. Summary A Masters of Science in Electrical Engineering student, specializing in Electronic and Mixed Signal Design at Arizona State University with a passion for Analog and Mixed Signal Design.Completed six courses on Analog and Mixed signal design and projects on Sigma Delta modulator, Pipelined ADC, Phase Locked Loops(PLL), high gain amplifiers like telescopic cascode, folded cascode amplifiers. A team player with good communication skills. \n \nLooking to apply my Analog and Mixed Signal circuit design skills for the challenges in this field Specialties:\u25baTopics:Data Converter Design, High Speed I/O design, Analog Filter Design,Amplifier Design. \n\u25baTools: Cadence ICFB, Spectre, PSPICE. \n\u25baProgramming: C, MATLAB, VHDL, Verilog, VerilogA, Assembly programming, UNIX. A Masters of Science in Electrical Engineering student, specializing in Electronic and Mixed Signal Design at Arizona State University with a passion for Analog and Mixed Signal Design.Completed six courses on Analog and Mixed signal design and projects on Sigma Delta modulator, Pipelined ADC, Phase Locked Loops(PLL), high gain amplifiers like telescopic cascode, folded cascode amplifiers. A team player with good communication skills. \n \nLooking to apply my Analog and Mixed Signal circuit design skills for the challenges in this field Specialties:\u25baTopics:Data Converter Design, High Speed I/O design, Analog Filter Design,Amplifier Design. \n\u25baTools: Cadence ICFB, Spectre, PSPICE. \n\u25baProgramming: C, MATLAB, VHDL, Verilog, VerilogA, Assembly programming, UNIX. A Masters of Science in Electrical Engineering student, specializing in Electronic and Mixed Signal Design at Arizona State University with a passion for Analog and Mixed Signal Design.Completed six courses on Analog and Mixed signal design and projects on Sigma Delta modulator, Pipelined ADC, Phase Locked Loops(PLL), high gain amplifiers like telescopic cascode, folded cascode amplifiers. A team player with good communication skills. \n \nLooking to apply my Analog and Mixed Signal circuit design skills for the challenges in this field Specialties:\u25baTopics:Data Converter Design, High Speed I/O design, Analog Filter Design,Amplifier Design. \n\u25baTools: Cadence ICFB, Spectre, PSPICE. \n\u25baProgramming: C, MATLAB, VHDL, Verilog, VerilogA, Assembly programming, UNIX. Experience Analog Design Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Chandler, AZ Part of the High Speed I/O design group for Atom SOCs Analog Development Engineer ILX lightwave April 2010  \u2013  July 2011  (1 year 4 months) Research Assistant Arizona State University May 2008  \u2013  March 2010  (1 year 11 months) \u25baImplemented a piecewise linear analog function on breadboard, plotted the bifurcation diagram on oscilloscope and proved that Robust chaos cannot exist in practical circuits. \n\u25baImplemented Lorentz based Non linear analog chaotic circuits on PSPICE and breadboard, verified output on oscilloscope and National Instruments\u2019 Labview and analyzed effects of noise on the circuit. Research Assistant Arizona State University January 2008  \u2013  May 2008  (5 months) \u25baAutomated the design flow of logic circuits using DC and RC compiler and library characterization tools such as Cadence Signalstorm and Cadence abstract lef generator. \n\u25baPipelined a 32-bit multiplier using Verilog model of D flip-flops and optimized the delay through the circuit. \n\u25baDebugged and tested the circuit using TCL and PERL scripts. Analog Design Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Chandler, AZ Part of the High Speed I/O design group for Atom SOCs Analog Design Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Chandler, AZ Part of the High Speed I/O design group for Atom SOCs Analog Development Engineer ILX lightwave April 2010  \u2013  July 2011  (1 year 4 months) Analog Development Engineer ILX lightwave April 2010  \u2013  July 2011  (1 year 4 months) Research Assistant Arizona State University May 2008  \u2013  March 2010  (1 year 11 months) \u25baImplemented a piecewise linear analog function on breadboard, plotted the bifurcation diagram on oscilloscope and proved that Robust chaos cannot exist in practical circuits. \n\u25baImplemented Lorentz based Non linear analog chaotic circuits on PSPICE and breadboard, verified output on oscilloscope and National Instruments\u2019 Labview and analyzed effects of noise on the circuit. Research Assistant Arizona State University May 2008  \u2013  March 2010  (1 year 11 months) \u25baImplemented a piecewise linear analog function on breadboard, plotted the bifurcation diagram on oscilloscope and proved that Robust chaos cannot exist in practical circuits. \n\u25baImplemented Lorentz based Non linear analog chaotic circuits on PSPICE and breadboard, verified output on oscilloscope and National Instruments\u2019 Labview and analyzed effects of noise on the circuit. Research Assistant Arizona State University January 2008  \u2013  May 2008  (5 months) \u25baAutomated the design flow of logic circuits using DC and RC compiler and library characterization tools such as Cadence Signalstorm and Cadence abstract lef generator. \n\u25baPipelined a 32-bit multiplier using Verilog model of D flip-flops and optimized the delay through the circuit. \n\u25baDebugged and tested the circuit using TCL and PERL scripts. Research Assistant Arizona State University January 2008  \u2013  May 2008  (5 months) \u25baAutomated the design flow of logic circuits using DC and RC compiler and library characterization tools such as Cadence Signalstorm and Cadence abstract lef generator. \n\u25baPipelined a 32-bit multiplier using Verilog model of D flip-flops and optimized the delay through the circuit. \n\u25baDebugged and tested the circuit using TCL and PERL scripts. Skills Verilog Mixed Signal Skills  Verilog Mixed Signal Verilog Mixed Signal Verilog Mixed Signal Education Arizona State University MS,  Electrical Engineering 2007  \u2013 2009 ANALOG AND MIXED SIGNAL PROJECTS:\t \n\u25ba\tDesigned a Spectre macromodel of a fully differential Redundant Signed Digit(RSD) based Pipelined Analog to Digital Converter (ADC) with 80Mhz sample rate and 10 bit resolution in Cadence ICFB.  \n \n\u25ba\tDesigned a Spectre macromodel of a fully differential, second order Continuous Time Sigma Delta Modulator in Cadence with 200kHz signal bandwidth, 70dB SNR, 0.5V Peak-Peak maximum signal level.  \n \n\u25ba\tDesigned a Phase-Locked Loop (PLL) circuit to generate a set of equally spaced 4-phase clocks of 1.6Ghz in a 1.6Gb/s high-speed I/O circuit on 180nm CMOS process using Cadence ICFB.  \n \n\u25ba\tDesigned a single ended Folded Cascode Operational Amplifier with 1V input common mode range,2V peak to peak swing at the output, 25MHz Unity gain frequency, 60\u00ba phase margin with 15pF load in Cadence ICFB. Activities and Societies:\u00a0 Member of IEEE society Arizona State University Chapter National Institute of Technology Karnataka BTech,  Electrical Engineering 2003  \u2013 2007 PROJECTS: \n \n\u25ba Designed and implemented an 8-bit Arithmetic Logic Unit which performed addition, subtraction, multiplication, division, left and right shifts in VHDL in a team of 2 people. Designed the circuit using state machine charts and simulated it using Modelsim. Implemented the design on Xilinx Spartan 2E FPGA. \n \n\u25ba Designed and implemented a Fuzzy Logic Controller for an AC induction motor in a team of 2 people. Coded the indirect vector control algorithm in system C and assembly languages using Motorola Codewarrior IDE. Debugged and tested the Controller by producing pulse width modulated (PWM) control signals on oscilloscope Activities and Societies:\u00a0 Active member of Rotaract Club Arizona State University MS,  Electrical Engineering 2007  \u2013 2009 ANALOG AND MIXED SIGNAL PROJECTS:\t \n\u25ba\tDesigned a Spectre macromodel of a fully differential Redundant Signed Digit(RSD) based Pipelined Analog to Digital Converter (ADC) with 80Mhz sample rate and 10 bit resolution in Cadence ICFB.  \n \n\u25ba\tDesigned a Spectre macromodel of a fully differential, second order Continuous Time Sigma Delta Modulator in Cadence with 200kHz signal bandwidth, 70dB SNR, 0.5V Peak-Peak maximum signal level.  \n \n\u25ba\tDesigned a Phase-Locked Loop (PLL) circuit to generate a set of equally spaced 4-phase clocks of 1.6Ghz in a 1.6Gb/s high-speed I/O circuit on 180nm CMOS process using Cadence ICFB.  \n \n\u25ba\tDesigned a single ended Folded Cascode Operational Amplifier with 1V input common mode range,2V peak to peak swing at the output, 25MHz Unity gain frequency, 60\u00ba phase margin with 15pF load in Cadence ICFB. Activities and Societies:\u00a0 Member of IEEE society Arizona State University Chapter Arizona State University MS,  Electrical Engineering 2007  \u2013 2009 ANALOG AND MIXED SIGNAL PROJECTS:\t \n\u25ba\tDesigned a Spectre macromodel of a fully differential Redundant Signed Digit(RSD) based Pipelined Analog to Digital Converter (ADC) with 80Mhz sample rate and 10 bit resolution in Cadence ICFB.  \n \n\u25ba\tDesigned a Spectre macromodel of a fully differential, second order Continuous Time Sigma Delta Modulator in Cadence with 200kHz signal bandwidth, 70dB SNR, 0.5V Peak-Peak maximum signal level.  \n \n\u25ba\tDesigned a Phase-Locked Loop (PLL) circuit to generate a set of equally spaced 4-phase clocks of 1.6Ghz in a 1.6Gb/s high-speed I/O circuit on 180nm CMOS process using Cadence ICFB.  \n \n\u25ba\tDesigned a single ended Folded Cascode Operational Amplifier with 1V input common mode range,2V peak to peak swing at the output, 25MHz Unity gain frequency, 60\u00ba phase margin with 15pF load in Cadence ICFB. Activities and Societies:\u00a0 Member of IEEE society Arizona State University Chapter Arizona State University MS,  Electrical Engineering 2007  \u2013 2009 ANALOG AND MIXED SIGNAL PROJECTS:\t \n\u25ba\tDesigned a Spectre macromodel of a fully differential Redundant Signed Digit(RSD) based Pipelined Analog to Digital Converter (ADC) with 80Mhz sample rate and 10 bit resolution in Cadence ICFB.  \n \n\u25ba\tDesigned a Spectre macromodel of a fully differential, second order Continuous Time Sigma Delta Modulator in Cadence with 200kHz signal bandwidth, 70dB SNR, 0.5V Peak-Peak maximum signal level.  \n \n\u25ba\tDesigned a Phase-Locked Loop (PLL) circuit to generate a set of equally spaced 4-phase clocks of 1.6Ghz in a 1.6Gb/s high-speed I/O circuit on 180nm CMOS process using Cadence ICFB.  \n \n\u25ba\tDesigned a single ended Folded Cascode Operational Amplifier with 1V input common mode range,2V peak to peak swing at the output, 25MHz Unity gain frequency, 60\u00ba phase margin with 15pF load in Cadence ICFB. Activities and Societies:\u00a0 Member of IEEE society Arizona State University Chapter National Institute of Technology Karnataka BTech,  Electrical Engineering 2003  \u2013 2007 PROJECTS: \n \n\u25ba Designed and implemented an 8-bit Arithmetic Logic Unit which performed addition, subtraction, multiplication, division, left and right shifts in VHDL in a team of 2 people. Designed the circuit using state machine charts and simulated it using Modelsim. Implemented the design on Xilinx Spartan 2E FPGA. \n \n\u25ba Designed and implemented a Fuzzy Logic Controller for an AC induction motor in a team of 2 people. Coded the indirect vector control algorithm in system C and assembly languages using Motorola Codewarrior IDE. Debugged and tested the Controller by producing pulse width modulated (PWM) control signals on oscilloscope Activities and Societies:\u00a0 Active member of Rotaract Club National Institute of Technology Karnataka BTech,  Electrical Engineering 2003  \u2013 2007 PROJECTS: \n \n\u25ba Designed and implemented an 8-bit Arithmetic Logic Unit which performed addition, subtraction, multiplication, division, left and right shifts in VHDL in a team of 2 people. Designed the circuit using state machine charts and simulated it using Modelsim. Implemented the design on Xilinx Spartan 2E FPGA. \n \n\u25ba Designed and implemented a Fuzzy Logic Controller for an AC induction motor in a team of 2 people. Coded the indirect vector control algorithm in system C and assembly languages using Motorola Codewarrior IDE. Debugged and tested the Controller by producing pulse width modulated (PWM) control signals on oscilloscope Activities and Societies:\u00a0 Active member of Rotaract Club National Institute of Technology Karnataka BTech,  Electrical Engineering 2003  \u2013 2007 PROJECTS: \n \n\u25ba Designed and implemented an 8-bit Arithmetic Logic Unit which performed addition, subtraction, multiplication, division, left and right shifts in VHDL in a team of 2 people. Designed the circuit using state machine charts and simulated it using Modelsim. Implemented the design on Xilinx Spartan 2E FPGA. \n \n\u25ba Designed and implemented a Fuzzy Logic Controller for an AC induction motor in a team of 2 people. Coded the indirect vector control algorithm in system C and assembly languages using Motorola Codewarrior IDE. Debugged and tested the Controller by producing pulse width modulated (PWM) control signals on oscilloscope Activities and Societies:\u00a0 Active member of Rotaract Club "]}