
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033639                       # Number of seconds simulated
sim_ticks                                 33639487161                       # Number of ticks simulated
final_tick                               605142410280                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 256184                       # Simulator instruction rate (inst/s)
host_op_rate                                   328191                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1858811                       # Simulator tick rate (ticks/s)
host_mem_usage                               16938880                       # Number of bytes of host memory used
host_seconds                                 18097.32                       # Real time elapsed on the host
sim_insts                                  4636250342                       # Number of instructions simulated
sim_ops                                    5939372606                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1576448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1825280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       374400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       769152                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4552448                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1458432                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1458432                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12316                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14260                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2925                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6009                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35566                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11394                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11394                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        60881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     46863021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49466                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54260042                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53271                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11129777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        49466                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     22864558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               135330482                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        60881                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49466                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53271                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        49466                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             213083                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43354763                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43354763                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43354763                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        60881                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     46863021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54260042                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53271                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11129777                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        49466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     22864558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              178685245                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80670234                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28439709                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24867999                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1803021                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14185091                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13670984                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2047382                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56788                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33533437                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158205436                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28439709                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15718366                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32570633                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8851491                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4077438                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16532268                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       718138                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77219734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44649101     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616865      2.09%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2950105      3.82%     63.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2768589      3.59%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4552975      5.90%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4748079      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1128478      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848979      1.10%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13956563     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77219734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.352543                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.961138                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34586742                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3951864                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31521889                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126211                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7033018                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093008                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5204                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177038830                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1387                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7033018                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36036727                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1529839                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       435905                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30184156                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2000080                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172380434                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689849                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       800607                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228901134                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784606272                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784606272                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        80004853                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20321                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9935                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5358229                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26518533                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762174                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97689                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1949898                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163134833                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19857                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137679274                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182397                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48977835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134453512                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77219734                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.782955                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840596                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26870811     34.80%     34.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14357601     18.59%     53.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12532646     16.23%     69.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7678162      9.94%     79.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8028289     10.40%     89.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4725523      6.12%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2088195      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556102      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382405      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77219734                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541995     66.20%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176122     21.51%     87.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100584     12.29%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107998086     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1084984      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23692580     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4893703      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137679274                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.706692                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818701                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005946                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353579375                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212132956                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133182777                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138497975                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       337797                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7588456                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          911                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          431                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408816                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7033018                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         957047                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        56689                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163154693                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190651                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26518533                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762174                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9935                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30298                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          197                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          431                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958547                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064070                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2022617                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135104363                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22769362                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2574906                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27544644                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20416457                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4775282                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.674773                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133331359                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133182777                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81843985                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199778472                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.650953                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409674                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49543719                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1807773                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70186716                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.618705                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317682                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32379655     46.13%     46.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14843633     21.15%     67.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8305024     11.83%     79.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2812462      4.01%     83.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2696569      3.84%     86.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1122673      1.60%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3008095      4.29%     92.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876529      1.25%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4142076      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70186716                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4142076                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229199948                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333349420                       # The number of ROB writes
system.switch_cpus0.timesIdled                  28541                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3450500                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.806702                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.806702                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.239615                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.239615                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624932401                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174588313                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182432742                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80670234                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28115514                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22875244                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1917373                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11726686                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10956260                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2964045                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81473                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28197415                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155983057                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28115514                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13920305                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34297671                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10302593                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6771409                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13796245                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       807253                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77608845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.482093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43311174     55.81%     55.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3015084      3.88%     59.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2448659      3.16%     62.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5916039      7.62%     70.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1597776      2.06%     72.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2051376      2.64%     75.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1495703      1.93%     77.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          834595      1.08%     78.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16938439     21.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77608845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.348524                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.933589                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29497604                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6598712                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32983618                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       224623                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8304283                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4787770                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38361                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186439260                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        75200                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8304283                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31655704                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1345795                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2056075                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30999161                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3247822                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     179887875                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        28322                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1348371                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1008397                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          989                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    251911582                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    839755753                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    839755753                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154364036                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97547506                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37099                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21006                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8908145                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16762983                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8538777                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133923                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2796167                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170076708                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35746                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135081483                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       265678                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58750496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179502981                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5846                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77608845                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.740542                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.884851                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27530618     35.47%     35.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16518838     21.28%     56.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10841473     13.97%     70.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8000703     10.31%     81.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6871268      8.85%     89.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3561840      4.59%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3057882      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       573758      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       652465      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77608845                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         791185     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        160344     14.43%     85.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       159930     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112557562     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1923569      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14950      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13409239      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7176163      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135081483                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.674490                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1111466                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008228                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349148952                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    228863531                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131651958                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136192949                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       508887                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6604938                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2664                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          585                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2186282                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8304283                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         583084                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73743                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170112455                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       424976                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16762983                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8538777                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20796                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66057                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          585                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1144053                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1080348                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2224401                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132950870                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12586039                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2130610                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19578792                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18758238                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6992753                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.648078                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131739804                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131651958                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85806658                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242211499                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.631977                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354263                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90429528                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111054443                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59058817                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29900                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1921832                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69304562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.602412                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.133295                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27496998     39.68%     39.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18955596     27.35%     67.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7709601     11.12%     78.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4339755      6.26%     84.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3540683      5.11%     89.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1438766      2.08%     91.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1712146      2.47%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       857194      1.24%     95.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3253823      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69304562                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90429528                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111054443                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16510540                       # Number of memory references committed
system.switch_cpus1.commit.loads             10158045                       # Number of loads committed
system.switch_cpus1.commit.membars              14950                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15956214                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100063871                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2260619                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3253823                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           236163999                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          348536058                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39461                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3061389                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90429528                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111054443                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90429528                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.892078                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.892078                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.120978                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.120978                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       598093650                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181987055                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172067143                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29900                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80670234                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29705595                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24219333                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1983915                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12490475                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11593244                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3200095                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87654                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29713502                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             163196580                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29705595                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14793339                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36227501                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10547084                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4851019                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14664307                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       959096                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     79330824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.548688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43103323     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2398107      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4457600      5.62%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4466756      5.63%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2769127      3.49%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2210834      2.79%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1378570      1.74%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1298237      1.64%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17248270     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     79330824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368235                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.023009                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30977878                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4795329                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34805046                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       214125                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8538445                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5024822                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          315                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     195777951                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1590                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8538445                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33220668                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         941219                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       775130                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32732725                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3122633                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     188823941                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1301378                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       953547                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    265223100                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    880867370                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    880867370                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163850328                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       101372643                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33560                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16134                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8687509                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17453648                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8918790                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       111684                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2951608                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         177969372                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32268                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141736729                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       279898                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60244064                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    184198584                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     79330824                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786654                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898378                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27023849     34.06%     34.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17320693     21.83%     55.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11372635     14.34%     70.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7490629      9.44%     79.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7915926      9.98%     89.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3793597      4.78%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3028169      3.82%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       684432      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       700894      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     79330824                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         883095     72.54%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167210     13.73%     86.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       167153     13.73%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118556339     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1903858      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16132      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13709170      9.67%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7551230      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141736729                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.756989                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1217458                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008590                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    364301635                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    238246014                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138480989                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142954187                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       441824                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6772343                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1847                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2152322                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8538445                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         480523                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        84551                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    178001647                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       352018                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17453648                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8918790                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16134                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         66293                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          310                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1240788                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1101153                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2341941                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139847645                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13078766                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1889081                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20449073                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19829796                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7370307                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.733572                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138524429                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138480989                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         88243060                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        253256443                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.716631                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348434                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95426529                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117497935                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60504054                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2007820                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     70792379                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.659754                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.151109                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26696480     37.71%     37.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19907081     28.12%     65.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8274903     11.69%     77.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4127675      5.83%     83.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4109908      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1659101      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1661488      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       891986      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3463757      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     70792379                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95426529                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117497935                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17447773                       # Number of memory references committed
system.switch_cpus2.commit.loads             10681305                       # Number of loads committed
system.switch_cpus2.commit.membars              16134                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16959665                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105856518                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2423444                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3463757                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           245330611                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          364548113                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29624                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1339410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95426529                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117497935                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95426529                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.845365                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.845365                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.182921                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.182921                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       628205286                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192387296                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      179858455                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32268                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                80670234                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        29126954                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23705030                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1946535                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12423113                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11479929                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2997994                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85753                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     32201104                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             159094219                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           29126954                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14477923                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             33429149                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9990129                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5223316                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15737794                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       778763                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     78863746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.485001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.297843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        45434597     57.61%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1804264      2.29%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2348404      2.98%     62.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3540031      4.49%     67.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3439398      4.36%     71.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2612280      3.31%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1556060      1.97%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2329723      2.95%     79.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15798989     20.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     78863746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.361062                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.972155                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        33264166                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5115260                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         32221959                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       252413                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8009946                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4931188                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          251                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     190347038                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8009946                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        35025924                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         940660                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1612581                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30671523                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2603110                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     184801799                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          694                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1123195                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       818920                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           11                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    257491817                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    860681366                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    860681366                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    160076406                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        97415411                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        39232                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22123                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7370607                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17137688                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9072651                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       175128                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2970025                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         171751080                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37246                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        138333366                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       256969                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     55863200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    169942156                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5990                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     78863746                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.754081                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897263                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     27493353     34.86%     34.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17300090     21.94%     56.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11177846     14.17%     70.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7615558      9.66%     80.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7132902      9.04%     89.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3802995      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2802350      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       838989      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       699663      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     78863746                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         679853     69.20%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            11      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        139947     14.24%     83.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       162675     16.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    115106407     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1954866      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15627      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13659496      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7596970      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     138333366                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.714801                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             982486                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007102                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    356769933                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    227652320                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    134446730                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     139315852                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       466625                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6574335                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          831                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2302326                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          470                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8009946                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         547104                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        91201                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    171788326                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1171152                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17137688                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9072651                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21618                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         69092                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          831                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1192263                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1094760                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2287023                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    135681417                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12852545                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2651949                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20281201                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19003735                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7428656                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.681927                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             134482351                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            134446730                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         86386115                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        242617109                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.666621                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356059                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     93750866                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    115223142                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     56565487                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1978682                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     70853800                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.626210                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.151868                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     27393476     38.66%     38.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20323894     28.68%     67.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7486336     10.57%     77.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4284531      6.05%     83.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3577620      5.05%     89.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1763933      2.49%     91.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1749948      2.47%     93.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       749346      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3524716      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     70853800                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     93750866                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     115223142                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17333678                       # Number of memory references committed
system.switch_cpus3.commit.loads             10563353                       # Number of loads committed
system.switch_cpus3.commit.membars              15628                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16526274                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        103857375                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2351061                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3524716                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           239117713                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          351591355                       # The number of ROB writes
system.switch_cpus3.timesIdled                  29141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1806488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           93750866                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            115223142                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     93750866                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.860475                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.860475                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.162149                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.162149                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       610576830                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      185695067                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      175789868                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31256                       # number of misc regfile writes
system.l20.replacements                         12332                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          252273                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28716                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.785102                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          829.283739                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.136311                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6016.385694                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9524.194257                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.050615                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000863                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.367211                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.581311                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        37207                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  37207                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           11482                       # number of Writeback hits
system.l20.Writeback_hits::total                11482                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        37207                       # number of demand (read+write) hits
system.l20.demand_hits::total                   37207                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        37207                       # number of overall hits
system.l20.overall_hits::total                  37207                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12316                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12332                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12316                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12332                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12316                       # number of overall misses
system.l20.overall_misses::total                12332                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2784708                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1951653454                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1954438162                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2784708                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1951653454                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1954438162                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2784708                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1951653454                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1954438162                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49523                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49539                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        11482                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            11482                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49523                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49539                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49523                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49539                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.248693                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.248935                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.248693                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248935                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.248693                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248935                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 174044.250000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 158464.879344                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 158485.092605                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 174044.250000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 158464.879344                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 158485.092605                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 174044.250000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 158464.879344                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 158485.092605                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2012                       # number of writebacks
system.l20.writebacks::total                     2012                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12316                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12332                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12316                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12332                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12316                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12332                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2603405                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1811039586                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1813642991                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2603405                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1811039586                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1813642991                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2603405                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1811039586                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1813642991                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.248693                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.248935                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.248693                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248935                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.248693                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248935                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162712.812500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147047.709159                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 147068.033652                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 162712.812500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147047.709159                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 147068.033652                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 162712.812500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147047.709159                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 147068.033652                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         14273                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          866334                       # Total number of references to valid blocks.
system.l21.sampled_refs                         30657                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.258929                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          817.701581                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.120575                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3997.002566                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         11559.175279                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.049909                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000618                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.243958                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.705516                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        51449                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  51449                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19442                       # number of Writeback hits
system.l21.Writeback_hits::total                19442                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        51449                       # number of demand (read+write) hits
system.l21.demand_hits::total                   51449                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        51449                       # number of overall hits
system.l21.overall_hits::total                  51449                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        14260                       # number of ReadReq misses
system.l21.ReadReq_misses::total                14273                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        14260                       # number of demand (read+write) misses
system.l21.demand_misses::total                 14273                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        14260                       # number of overall misses
system.l21.overall_misses::total                14273                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2678594                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2513846403                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2516524997                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2678594                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2513846403                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2516524997                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2678594                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2513846403                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2516524997                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        65709                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              65722                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19442                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19442                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        65709                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               65722                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        65709                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              65722                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.217017                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.217172                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.217017                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.217172                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.217017                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.217172                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 206045.692308                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 176286.564025                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 176313.668955                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 206045.692308                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 176286.564025                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 176313.668955                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 206045.692308                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 176286.564025                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 176313.668955                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2727                       # number of writebacks
system.l21.writebacks::total                     2727                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        14260                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           14273                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        14260                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            14273                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        14260                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           14273                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2529076                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2349263134                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2351792210                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2529076                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2349263134                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2351792210                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2529076                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2349263134                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2351792210                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.217017                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.217172                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.217017                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.217172                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.217017                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.217172                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 194544.307692                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 164744.960309                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 164772.101871                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 194544.307692                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 164744.960309                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 164772.101871                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 194544.307692                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 164744.960309                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 164772.101871                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2939                       # number of replacements
system.l22.tagsinuse                            16384                       # Cycle average of tags in use
system.l22.total_refs                          458914                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19323                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.749625                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1023.764368                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.995836                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1436.754066                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         13909.485731                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.062486                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000854                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.087693                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.848968                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        34171                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  34171                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10184                       # number of Writeback hits
system.l22.Writeback_hits::total                10184                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        34171                       # number of demand (read+write) hits
system.l22.demand_hits::total                   34171                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        34171                       # number of overall hits
system.l22.overall_hits::total                  34171                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2925                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2939                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2925                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2939                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2925                       # number of overall misses
system.l22.overall_misses::total                 2939                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2146323                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    493027923                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      495174246                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2146323                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    493027923                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       495174246                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2146323                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    493027923                       # number of overall miss cycles
system.l22.overall_miss_latency::total      495174246                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        37096                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              37110                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10184                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10184                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        37096                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               37110                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        37096                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              37110                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.078849                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.079197                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.078849                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.079197                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.078849                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.079197                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 153308.785714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 168556.554872                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 168483.921742                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 153308.785714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 168556.554872                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 168483.921742                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 153308.785714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 168556.554872                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 168483.921742                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2396                       # number of writebacks
system.l22.writebacks::total                     2396                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2925                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2939                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2925                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2939                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2925                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2939                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1987703                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    459636990                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    461624693                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1987703                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    459636990                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    461624693                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1987703                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    459636990                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    461624693                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.078849                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.079197                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.078849                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.079197                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.078849                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.079197                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 141978.785714                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 157140.851282                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 157068.626404                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 141978.785714                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 157140.851282                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 157068.626404                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 141978.785714                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 157140.851282                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 157068.626404                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6022                       # number of replacements
system.l23.tagsinuse                     16383.993347                       # Cycle average of tags in use
system.l23.total_refs                          692394                       # Total number of references to valid blocks.
system.l23.sampled_refs                         22406                       # Sample count of references to valid blocks.
system.l23.avg_refs                         30.902169                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         1976.449213                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.980774                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2955.954662                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         11438.608698                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.120633                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000792                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.180417                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.698157                       # Average percentage of cache occupancy
system.l23.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        42730                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  42730                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           24879                       # number of Writeback hits
system.l23.Writeback_hits::total                24879                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        42730                       # number of demand (read+write) hits
system.l23.demand_hits::total                   42730                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        42730                       # number of overall hits
system.l23.overall_hits::total                  42730                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6009                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6022                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6009                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6022                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6009                       # number of overall misses
system.l23.overall_misses::total                 6022                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2038803                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    905925139                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      907963942                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2038803                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    905925139                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       907963942                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2038803                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    905925139                       # number of overall miss cycles
system.l23.overall_miss_latency::total      907963942                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        48739                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              48752                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        24879                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            24879                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        48739                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               48752                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        48739                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              48752                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.123289                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.123523                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.123289                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.123523                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.123289                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.123523                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst       156831                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 150761.381095                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 150774.483892                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst       156831                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 150761.381095                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 150774.483892                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst       156831                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 150761.381095                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 150774.483892                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4259                       # number of writebacks
system.l23.writebacks::total                     4259                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6009                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6022                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6009                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6022                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6009                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6022                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1889882                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    837311010                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    839200892                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1889882                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    837311010                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    839200892                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1889882                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    837311010                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    839200892                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.123289                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.123523                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.123289                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.123523                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.123289                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.123523                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 145375.538462                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 139342.820769                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 139355.843906                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 145375.538462                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 139342.820769                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 139355.843906                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 145375.538462                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 139342.820769                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 139355.843906                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.985458                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016564362                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872125.896869                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.985458                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025618                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870169                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16532248                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16532248                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16532248                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16532248                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16532248                       # number of overall hits
system.cpu0.icache.overall_hits::total       16532248                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4033920                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4033920                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4033920                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4033920                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4033920                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4033920                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16532268                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16532268                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16532268                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16532268                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16532268                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16532268                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       201696                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       201696                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       201696                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       201696                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       201696                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       201696                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2800985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2800985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2800985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2800985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2800985                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2800985                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 175061.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 175061.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 175061.562500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 175061.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 175061.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 175061.562500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49523                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246458663                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49779                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4951.056932                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.299661                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.700339                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825389                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174611                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20675899                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20675899                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25009391                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25009391                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25009391                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25009391                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151820                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151820                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       151820                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        151820                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       151820                       # number of overall misses
system.cpu0.dcache.overall_misses::total       151820                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13486567538                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13486567538                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13486567538                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13486567538                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13486567538                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13486567538                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20827719                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20827719                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25161211                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25161211                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25161211                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25161211                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007289                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007289                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006034                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006034                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006034                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006034                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 88832.614530                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88832.614530                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 88832.614530                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88832.614530                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 88832.614530                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88832.614530                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11482                       # number of writebacks
system.cpu0.dcache.writebacks::total            11482                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102297                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102297                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102297                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102297                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102297                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102297                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49523                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49523                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49523                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49523                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49523                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49523                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2218984132                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2218984132                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2218984132                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2218984132                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2218984132                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2218984132                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001968                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001968                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44807.142782                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 44807.142782                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 44807.142782                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 44807.142782                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 44807.142782                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 44807.142782                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996620                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100769638                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219293.625000                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996620                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13796224                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13796224                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13796224                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13796224                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13796224                       # number of overall hits
system.cpu1.icache.overall_hits::total       13796224                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3761335                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3761335                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3761335                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3761335                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3761335                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3761335                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13796245                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13796245                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13796245                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13796245                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13796245                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13796245                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 179111.190476                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 179111.190476                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 179111.190476                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 179111.190476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 179111.190476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 179111.190476                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2691594                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2691594                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2691594                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2691594                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2691594                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2691594                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 207045.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 207045.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 207045.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 207045.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 207045.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 207045.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65709                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192115144                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65965                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2912.379959                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.106607                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.893393                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898854                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101146                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9556417                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9556417                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6322595                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6322595                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20498                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20498                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14950                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14950                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15879012                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15879012                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15879012                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15879012                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       142331                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       142331                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       142331                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        142331                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       142331                       # number of overall misses
system.cpu1.dcache.overall_misses::total       142331                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8897671168                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8897671168                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8897671168                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8897671168                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8897671168                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8897671168                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9698748                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9698748                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6322595                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6322595                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14950                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14950                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16021343                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16021343                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16021343                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16021343                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014675                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014675                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008884                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008884                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008884                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008884                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 62513.937006                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62513.937006                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 62513.937006                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62513.937006                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 62513.937006                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62513.937006                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19442                       # number of writebacks
system.cpu1.dcache.writebacks::total            19442                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        76622                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        76622                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        76622                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76622                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        76622                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76622                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65709                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65709                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65709                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65709                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65709                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65709                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2921924575                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2921924575                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2921924575                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2921924575                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2921924575                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2921924575                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006775                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006775                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004101                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004101                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004101                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004101                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 44467.646365                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 44467.646365                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 44467.646365                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 44467.646365                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 44467.646365                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 44467.646365                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995830                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1099303975                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2374306.641469                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995830                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14664291                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14664291                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14664291                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14664291                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14664291                       # number of overall hits
system.cpu2.icache.overall_hits::total       14664291                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2716883                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2716883                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2716883                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2716883                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2716883                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2716883                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14664307                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14664307                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14664307                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14664307                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14664307                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14664307                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 169805.187500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 169805.187500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 169805.187500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 169805.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 169805.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 169805.187500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2173993                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2173993                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2173993                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2173993                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2173993                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2173993                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155285.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155285.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155285.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155285.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155285.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155285.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 37096                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181304233                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 37352                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4853.936416                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.462185                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.537815                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908055                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091945                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9980803                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9980803                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6734720                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6734720                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16134                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16134                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16134                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16134                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16715523                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16715523                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16715523                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16715523                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        95865                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        95865                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        95865                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95865                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        95865                       # number of overall misses
system.cpu2.dcache.overall_misses::total        95865                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4277559893                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4277559893                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4277559893                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4277559893                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4277559893                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4277559893                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10076668                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10076668                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6734720                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6734720                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16134                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16134                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16811388                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16811388                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16811388                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16811388                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009514                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009514                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005702                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005702                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005702                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005702                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 44620.663360                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 44620.663360                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 44620.663360                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 44620.663360                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 44620.663360                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 44620.663360                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10184                       # number of writebacks
system.cpu2.dcache.writebacks::total            10184                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58769                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58769                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58769                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58769                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58769                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58769                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        37096                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        37096                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        37096                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        37096                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        37096                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        37096                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    720719383                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    720719383                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    720719383                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    720719383                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    720719383                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    720719383                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19428.493180                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19428.493180                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19428.493180                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19428.493180                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19428.493180                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19428.493180                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997003                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100790968                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2219336.629032                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997003                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15737773                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15737773                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15737773                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15737773                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15737773                       # number of overall hits
system.cpu3.icache.overall_hits::total       15737773                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3018680                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3018680                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3018680                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3018680                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3018680                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3018680                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15737794                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15737794                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15737794                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15737794                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15737794                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15737794                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 143746.666667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 143746.666667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 143746.666667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 143746.666667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 143746.666667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 143746.666667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2051803                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2051803                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2051803                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2051803                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2051803                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2051803                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       157831                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       157831                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       157831                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       157831                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       157831                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       157831                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 48739                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185629079                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 48995                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3788.735157                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.582137                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.417863                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912430                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087570                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9781067                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9781067                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6734597                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6734597                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16608                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16608                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15628                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15628                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16515664                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16515664                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16515664                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16515664                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       123658                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       123658                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3572                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3572                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       127230                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        127230                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       127230                       # number of overall misses
system.cpu3.dcache.overall_misses::total       127230                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5568466410                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5568466410                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    497235283                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    497235283                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   6065701693                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   6065701693                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   6065701693                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   6065701693                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9904725                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9904725                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6738169                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6738169                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15628                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15628                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16642894                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16642894                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16642894                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16642894                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012485                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012485                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000530                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000530                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007645                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007645                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007645                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007645                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 45031.186094                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45031.186094                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 139203.606663                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 139203.606663                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 47675.089939                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 47675.089939                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 47675.089939                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 47675.089939                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2182526                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             18                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 121251.444444                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24879                       # number of writebacks
system.cpu3.dcache.writebacks::total            24879                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        74919                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        74919                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3572                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3572                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        78491                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        78491                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        78491                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        78491                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        48739                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        48739                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        48739                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        48739                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        48739                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        48739                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1263022505                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1263022505                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1263022505                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1263022505                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1263022505                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1263022505                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004921                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004921                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002929                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002929                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002929                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002929                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 25914.001211                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25914.001211                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 25914.001211                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25914.001211                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 25914.001211                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25914.001211                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
