

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:37:19 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_16 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.750 us|  0.750 us|   76|   76|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 36 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 37 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 38 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add21319_loc = alloca i64 1"   --->   Operation 39 'alloca' 'add21319_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add3716_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add3716_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add3378_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add3378_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add30110_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add30110_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add27412_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add27412_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add23914_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add23914_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add118_113_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add118_113_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add131_114_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add131_114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add151_115_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add151_115_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add180_116_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add180_116_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 49 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 50 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%out1_w = alloca i64 1" [d3.cpp:12]   --->   Operation 59 'alloca' 'out1_w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arr = alloca i64 1" [d3.cpp:13]   --->   Operation 60 'alloca' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arr_1 = alloca i64 1" [d3.cpp:13]   --->   Operation 61 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arr_2 = alloca i64 1" [d3.cpp:13]   --->   Operation 62 'alloca' 'arr_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:17]   --->   Operation 63 'partselect' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 64 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln17_1" [d3.cpp:17]   --->   Operation 65 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17" [d3.cpp:17]   --->   Operation 66 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 68 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 69 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 70 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 71 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 72 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 73 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 74 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 75 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1, i64 %arr_2"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln17_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d3.cpp:17]   --->   Operation 76 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1, i64 %arr_2"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 78 [1/2] (1.22ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln17_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d3.cpp:17]   --->   Operation 78 'call' 'call_ln17' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.42>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 0"   --->   Operation 79 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 0"   --->   Operation 80 'getelementptr' 'arr_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 81 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : [1/1] (0.57ns)   --->   Input mux for Operation 82 '%mul16 = mul i32 %arg1_r_9_loc_load, i32 38'
ST_12 : Operation 82 [1/1] (2.84ns)   --->   "%mul16 = mul i32 %arg1_r_9_loc_load, i32 38"   --->   Operation 82 'mul' 'mul16' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [2/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 83 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 1" [d3.cpp:30]   --->   Operation 84 'getelementptr' 'arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%arr_2_addr_1 = getelementptr i64 %arr_2, i64 0, i64 1" [d3.cpp:30]   --->   Operation 85 'getelementptr' 'arr_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [2/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 86 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 87 [2/2] (0.67ns)   --->   "%arr_1_load_1 = load i2 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 87 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 88 [2/2] (0.67ns)   --->   "%arr_2_load_1 = load i2 %arr_2_addr_1" [d3.cpp:30]   --->   Operation 88 'load' 'arr_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 13 <SV = 12> <Delay = 5.18>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 89 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 90 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%empty_29 = trunc i32 %arg1_r_7_loc_load"   --->   Operation 91 'trunc' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%conv17 = zext i32 %mul16"   --->   Operation 92 'zext' 'conv17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %arg1_r_8_loc_load" [d3.cpp:30]   --->   Operation 93 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_13 : [1/1] (0.79ns)   --->   Input mux for Operation 94 '%mul_ln30 = mul i64 %conv17, i64 %zext_ln30'
ST_13 : Operation 94 [1/1] (2.62ns)   --->   "%mul_ln30 = mul i64 %conv17, i64 %zext_ln30" [d3.cpp:30]   --->   Operation 94 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 95 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 96 [1/1] (1.08ns)   --->   "%add_ln30 = add i64 %arr_1_load, i64 %mul_ln30" [d3.cpp:30]   --->   Operation 96 'add' 'add_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 1" [d3.cpp:30]   --->   Operation 97 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%arr_addr_2 = getelementptr i64 %arr, i64 0, i64 2" [d3.cpp:30]   --->   Operation 98 'getelementptr' 'arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%arr_1_addr_2 = getelementptr i64 %arr_1, i64 0, i64 2" [d3.cpp:30]   --->   Operation 99 'getelementptr' 'arr_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i32 %mul16" [d3.cpp:30]   --->   Operation 100 'zext' 'zext_ln30_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln30_9 = zext i32 %arg1_r_7_loc_load" [d3.cpp:30]   --->   Operation 101 'zext' 'zext_ln30_9' <Predicate = true> <Delay = 0.00>
ST_13 : [1/1] (0.73ns)   --->   Input mux for Operation 102 '%mul_ln30_1 = mul i63 %zext_ln30_8, i63 %zext_ln30_9'
ST_13 : Operation 102 [1/1] (2.68ns)   --->   "%mul_ln30_1 = mul i63 %zext_ln30_8, i63 %zext_ln30_9" [d3.cpp:30]   --->   Operation 102 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_1, i1 0" [d3.cpp:30]   --->   Operation 103 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%arr_2_addr_2 = getelementptr i64 %arr_2, i64 0, i64 2" [d3.cpp:30]   --->   Operation 104 'getelementptr' 'arr_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 105 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 106 [1/1] (1.08ns)   --->   "%add_ln30_1 = add i64 %arr_2_load, i64 %shl_ln" [d3.cpp:30]   --->   Operation 106 'add' 'add_ln30_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [2/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr_1" [d3.cpp:30]   --->   Operation 107 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 108 [1/2] (0.67ns)   --->   "%arr_1_load_1 = load i2 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 108 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 109 [1/2] (0.67ns)   --->   "%arr_2_load_1 = load i2 %arr_2_addr_1" [d3.cpp:30]   --->   Operation 109 'load' 'arr_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 110 [2/2] (0.67ns)   --->   "%arr_load_1 = load i2 %arr_addr_2" [d3.cpp:30]   --->   Operation 110 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 111 [2/2] (0.67ns)   --->   "%arr_1_load_2 = load i2 %arr_1_addr_2" [d3.cpp:30]   --->   Operation 111 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 112 [2/2] (0.67ns)   --->   "%arr_2_load_2 = load i2 %arr_2_addr_2" [d3.cpp:30]   --->   Operation 112 'load' 'arr_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 113 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i2 %arr_1_addr" [d3.cpp:30]   --->   Operation 113 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 114 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_1, i2 %arr_2_addr" [d3.cpp:30]   --->   Operation 114 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i32 %arg1_r_8_loc_load" [d3.cpp:50]   --->   Operation 115 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.18>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 116 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 117 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 118 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%empty_27 = trunc i32 %arg1_r_4_loc_load"   --->   Operation 119 'trunc' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 120 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 121 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 122 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%empty_28 = trunc i32 %arg1_r_5_loc_load"   --->   Operation 123 'trunc' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i32 %arg1_r_6_loc_load" [d3.cpp:30]   --->   Operation 124 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 125 '%mul_ln30_2 = mul i64 %conv17, i64 %zext_ln30_2'
ST_14 : Operation 125 [1/1] (2.62ns)   --->   "%mul_ln30_2 = mul i64 %conv17, i64 %zext_ln30_2" [d3.cpp:30]   --->   Operation 125 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln30_10 = zext i32 %arg1_r_5_loc_load" [d3.cpp:30]   --->   Operation 126 'zext' 'zext_ln30_10' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.73ns)   --->   Input mux for Operation 127 '%mul_ln30_3 = mul i63 %zext_ln30_8, i63 %zext_ln30_10'
ST_14 : Operation 127 [1/1] (2.68ns)   --->   "%mul_ln30_3 = mul i63 %zext_ln30_8, i63 %zext_ln30_10" [d3.cpp:30]   --->   Operation 127 'mul' 'mul_ln30_3' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln30_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_3, i1 0" [d3.cpp:30]   --->   Operation 128 'bitconcatenate' 'shl_ln30_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i32 %arg1_r_4_loc_load" [d3.cpp:30]   --->   Operation 129 'zext' 'zext_ln30_4' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 130 '%mul_ln30_4 = mul i64 %conv17, i64 %zext_ln30_4'
ST_14 : Operation 130 [1/1] (2.62ns)   --->   "%mul_ln30_4 = mul i64 %conv17, i64 %zext_ln30_4" [d3.cpp:30]   --->   Operation 130 'mul' 'mul_ln30_4' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln30_11 = zext i32 %arg1_r_3_loc_load" [d3.cpp:30]   --->   Operation 131 'zext' 'zext_ln30_11' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.73ns)   --->   Input mux for Operation 132 '%mul_ln30_5 = mul i63 %zext_ln30_8, i63 %zext_ln30_11'
ST_14 : Operation 132 [1/1] (2.68ns)   --->   "%mul_ln30_5 = mul i63 %zext_ln30_8, i63 %zext_ln30_11" [d3.cpp:30]   --->   Operation 132 'mul' 'mul_ln30_5' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln30_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_5, i1 0" [d3.cpp:30]   --->   Operation 133 'bitconcatenate' 'shl_ln30_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i32 %arg1_r_2_loc_load" [d3.cpp:30]   --->   Operation 134 'zext' 'zext_ln30_6' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 135 '%mul_ln30_6 = mul i64 %conv17, i64 %zext_ln30_6'
ST_14 : Operation 135 [1/1] (2.62ns)   --->   "%mul_ln30_6 = mul i64 %conv17, i64 %zext_ln30_6" [d3.cpp:30]   --->   Operation 135 'mul' 'mul_ln30_6' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln30_12 = zext i32 %arg1_r_1_loc_load" [d3.cpp:30]   --->   Operation 136 'zext' 'zext_ln30_12' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.73ns)   --->   Input mux for Operation 137 '%mul_ln30_7 = mul i63 %zext_ln30_8, i63 %zext_ln30_12'
ST_14 : Operation 137 [1/1] (2.68ns)   --->   "%mul_ln30_7 = mul i63 %zext_ln30_8, i63 %zext_ln30_12" [d3.cpp:30]   --->   Operation 137 'mul' 'mul_ln30_7' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln30_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_7, i1 0" [d3.cpp:30]   --->   Operation 138 'bitconcatenate' 'shl_ln30_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr_1" [d3.cpp:30]   --->   Operation 139 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 140 [1/1] (1.08ns)   --->   "%add_ln30_2 = add i64 %arr_load, i64 %mul_ln30_2" [d3.cpp:30]   --->   Operation 140 'add' 'add_ln30_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (1.08ns)   --->   "%add_ln30_3 = add i64 %arr_1_load_1, i64 %shl_ln30_1" [d3.cpp:30]   --->   Operation 141 'add' 'add_ln30_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (1.08ns)   --->   "%add_ln30_4 = add i64 %arr_2_load_1, i64 %mul_ln30_4" [d3.cpp:30]   --->   Operation 142 'add' 'add_ln30_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/2] (0.67ns)   --->   "%arr_load_1 = load i2 %arr_addr_2" [d3.cpp:30]   --->   Operation 143 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 144 [1/1] (1.08ns)   --->   "%add_ln30_5 = add i64 %arr_load_1, i64 %shl_ln30_2" [d3.cpp:30]   --->   Operation 144 'add' 'add_ln30_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/2] (0.67ns)   --->   "%arr_1_load_2 = load i2 %arr_1_addr_2" [d3.cpp:30]   --->   Operation 145 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 146 [1/1] (1.08ns)   --->   "%add_ln30_6 = add i64 %arr_1_load_2, i64 %mul_ln30_6" [d3.cpp:30]   --->   Operation 146 'add' 'add_ln30_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/2] (0.67ns)   --->   "%arr_2_load_2 = load i2 %arr_2_addr_2" [d3.cpp:30]   --->   Operation 147 'load' 'arr_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 148 [1/1] (1.08ns)   --->   "%add_ln30_7 = add i64 %arr_2_load_2, i64 %shl_ln30_3" [d3.cpp:30]   --->   Operation 148 'add' 'add_ln30_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_2, i2 %arr_addr_1" [d3.cpp:30]   --->   Operation 149 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 150 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_3, i2 %arr_1_addr_1" [d3.cpp:30]   --->   Operation 150 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 151 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_4, i2 %arr_2_addr_1" [d3.cpp:30]   --->   Operation 151 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 152 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_5, i2 %arr_addr_2" [d3.cpp:30]   --->   Operation 152 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 153 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_6, i2 %arr_1_addr_2" [d3.cpp:30]   --->   Operation 153 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 154 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_7, i2 %arr_2_addr_2" [d3.cpp:30]   --->   Operation 154 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : [1/1] (0.57ns)   --->   Input mux for Operation 155 '%mul45 = mul i32 %arg1_r_8_loc_load, i32 19'
ST_14 : Operation 155 [1/1] (2.84ns)   --->   "%mul45 = mul i32 %arg1_r_8_loc_load, i32 19"   --->   Operation 155 'mul' 'mul45' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i32 %arg1_r_6_loc_load" [d3.cpp:50]   --->   Operation 156 'trunc' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%conv206 = zext i32 %arg1_r_9_loc_load"   --->   Operation 157 'zext' 'conv206' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 158 '%mul211 = mul i64 %conv17, i64 %conv206'
ST_14 : Operation 158 [1/1] (2.62ns)   --->   "%mul211 = mul i64 %conv17, i64 %conv206"   --->   Operation 158 'mul' 'mul211' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.42>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%conv46 = zext i32 %mul45"   --->   Operation 159 'zext' 'conv46' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_2, i64 %arr_1, i64 %arr, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %mul45, i32 %arg1_r_3_loc_load, i32 %arg1_r_2_loc_load"   --->   Operation 160 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : [1/1] (0.79ns)   --->   Input mux for Operation 161 '%mul157 = mul i64 %conv46, i64 %zext_ln30'
ST_15 : Operation 161 [1/1] (2.62ns)   --->   "%mul157 = mul i64 %conv46, i64 %zext_ln30" [d3.cpp:30]   --->   Operation 161 'mul' 'mul157' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 162 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_2, i64 %arr_1, i64 %arr, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %mul45, i32 %arg1_r_3_loc_load, i32 %arg1_r_2_loc_load"   --->   Operation 162 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.67>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 0"   --->   Operation 163 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [2/2] (0.67ns)   --->   "%arr_load_3 = load i2 %arr_addr" [d3.cpp:60]   --->   Operation 164 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_17 : Operation 165 [2/2] (0.67ns)   --->   "%arr_1_load_3 = load i2 %arr_1_addr" [d3.cpp:61]   --->   Operation 165 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_17 : Operation 166 [2/2] (0.67ns)   --->   "%arr_2_load_3 = load i2 %arr_2_addr" [d3.cpp:62]   --->   Operation 166 'load' 'arr_2_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_17 : Operation 167 [2/2] (0.67ns)   --->   "%arr_load_4 = load i2 %arr_addr_1" [d3.cpp:64]   --->   Operation 167 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 18 <SV = 17> <Delay = 1.10>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 168 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 169 [1/2] (0.67ns)   --->   "%arr_load_3 = load i2 %arr_addr" [d3.cpp:60]   --->   Operation 169 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 170 [1/2] (0.67ns)   --->   "%arr_1_load_3 = load i2 %arr_1_addr" [d3.cpp:61]   --->   Operation 170 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 171 [1/2] (0.67ns)   --->   "%arr_2_load_3 = load i2 %arr_2_addr" [d3.cpp:62]   --->   Operation 171 'load' 'arr_2_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 172 [1/2] (0.67ns)   --->   "%arr_load_4 = load i2 %arr_addr_1" [d3.cpp:64]   --->   Operation 172 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_18 : Operation 173 [2/2] (0.42ns)   --->   "%call_ln64 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, i64 %arr_load_4, i64 %arr_2_load_3, i64 %arr_1_load_3, i64 %arr_load_3, i32 %arg1_r_loc_load, i32 %arg1_r_2_loc_load, i31 %trunc_ln50, i31 %trunc_ln50_1, i31 %empty_29, i31 %empty_28, i31 %empty_27, i32 %arg1_r_3_loc_load, i32 %arg1_r_1_loc_load, i64 %mul157, i64 %add180_116_loc, i64 %add151_115_loc, i64 %add131_114_loc, i64 %add118_113_loc" [d3.cpp:64]   --->   Operation 173 'call' 'call_ln64' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.42>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%arr_addr_3 = getelementptr i64 %arr, i64 0, i64 3"   --->   Operation 174 'getelementptr' 'arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 175 [2/2] (0.67ns)   --->   "%arr_load_2 = load i2 %arr_addr_3" [d3.cpp:50]   --->   Operation 175 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 176 [1/2] (0.00ns)   --->   "%call_ln64 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, i64 %arr_load_4, i64 %arr_2_load_3, i64 %arr_1_load_3, i64 %arr_load_3, i32 %arg1_r_loc_load, i32 %arg1_r_2_loc_load, i31 %trunc_ln50, i31 %trunc_ln50_1, i31 %empty_29, i31 %empty_28, i31 %empty_27, i32 %arg1_r_3_loc_load, i32 %arg1_r_1_loc_load, i64 %mul157, i64 %add180_116_loc, i64 %add151_115_loc, i64 %add131_114_loc, i64 %add118_113_loc" [d3.cpp:64]   --->   Operation 176 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : [1/1] (0.57ns)   --->   Input mux for Operation 177 '%mul219 = mul i32 %arg1_r_7_loc_load, i32 38'
ST_19 : Operation 177 [1/1] (2.84ns)   --->   "%mul219 = mul i32 %arg1_r_7_loc_load, i32 38"   --->   Operation 177 'mul' 'mul219' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.57ns)   --->   Input mux for Operation 178 '%mul244 = mul i32 %arg1_r_6_loc_load, i32 19'
ST_19 : Operation 178 [1/1] (2.84ns)   --->   "%mul244 = mul i32 %arg1_r_6_loc_load, i32 19"   --->   Operation 178 'mul' 'mul244' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (0.57ns)   --->   Input mux for Operation 179 '%mul316 = mul i32 %arg1_r_5_loc_load, i32 38'
ST_19 : Operation 179 [1/1] (2.84ns)   --->   "%mul316 = mul i32 %arg1_r_5_loc_load, i32 38"   --->   Operation 179 'mul' 'mul316' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 180 [2/2] (0.67ns)   --->   "%arr_1_load_4 = load i2 %arr_1_addr_1" [d3.cpp:106]   --->   Operation 180 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 181 [2/2] (0.67ns)   --->   "%arr_2_load_4 = load i2 %arr_2_addr_2" [d3.cpp:100]   --->   Operation 181 'load' 'arr_2_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 182 [2/2] (0.67ns)   --->   "%arr_1_load_5 = load i2 %arr_1_addr_2" [d3.cpp:94]   --->   Operation 182 'load' 'arr_1_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 183 [2/2] (0.67ns)   --->   "%arr_load_5 = load i2 %arr_addr_2" [d3.cpp:89]   --->   Operation 183 'load' 'arr_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 184 [2/2] (0.67ns)   --->   "%arr_2_load_5 = load i2 %arr_2_addr_1" [d3.cpp:83]   --->   Operation 184 'load' 'arr_2_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 20 <SV = 19> <Delay = 6.00>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i32 %arg1_r_7_loc_load" [d3.cpp:30]   --->   Operation 185 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i32 %arg1_r_5_loc_load" [d3.cpp:30]   --->   Operation 186 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i32 %arg1_r_3_loc_load" [d3.cpp:30]   --->   Operation 187 'zext' 'zext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i32 %arg1_r_1_loc_load" [d3.cpp:30]   --->   Operation 188 'zext' 'zext_ln30_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %arg1_r_loc_load" [d3.cpp:50]   --->   Operation 189 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln50 = shl i32 %arg1_r_9_loc_load, i32 1" [d3.cpp:50]   --->   Operation 190 'shl' 'shl_ln50' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %shl_ln50" [d3.cpp:50]   --->   Operation 191 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 192 '%mul_ln50 = mul i64 %zext_ln50_1, i64 %zext_ln50'
ST_20 : Operation 192 [1/1] (2.62ns)   --->   "%mul_ln50 = mul i64 %zext_ln50_1, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 192 'mul' 'mul_ln50' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 193 [1/2] (0.67ns)   --->   "%arr_load_2 = load i2 %arr_addr_3" [d3.cpp:50]   --->   Operation 193 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln50_1 = shl i32 %arg1_r_8_loc_load, i32 1" [d3.cpp:50]   --->   Operation 194 'shl' 'shl_ln50_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i32 %shl_ln50_1" [d3.cpp:50]   --->   Operation 195 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 196 '%mul_ln50_1 = mul i64 %zext_ln50_2, i64 %zext_ln30_7'
ST_20 : Operation 196 [1/1] (2.62ns)   --->   "%mul_ln50_1 = mul i64 %zext_ln50_2, i64 %zext_ln30_7" [d3.cpp:50]   --->   Operation 196 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln50_2 = shl i32 %arg1_r_7_loc_load, i32 1" [d3.cpp:50]   --->   Operation 197 'shl' 'shl_ln50_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i32 %shl_ln50_2" [d3.cpp:50]   --->   Operation 198 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 199 '%mul_ln50_2 = mul i64 %zext_ln50_3, i64 %zext_ln30_6'
ST_20 : Operation 199 [1/1] (2.62ns)   --->   "%mul_ln50_2 = mul i64 %zext_ln50_3, i64 %zext_ln30_6" [d3.cpp:50]   --->   Operation 199 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln50_3 = shl i32 %arg1_r_6_loc_load, i32 1" [d3.cpp:50]   --->   Operation 200 'shl' 'shl_ln50_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i32 %shl_ln50_3" [d3.cpp:50]   --->   Operation 201 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 202 '%mul_ln50_3 = mul i64 %zext_ln50_4, i64 %zext_ln30_5'
ST_20 : Operation 202 [1/1] (2.62ns)   --->   "%mul_ln50_3 = mul i64 %zext_ln50_4, i64 %zext_ln30_5" [d3.cpp:50]   --->   Operation 202 'mul' 'mul_ln50_3' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln50_4 = shl i32 %arg1_r_5_loc_load, i32 1" [d3.cpp:50]   --->   Operation 203 'shl' 'shl_ln50_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i32 %shl_ln50_4" [d3.cpp:50]   --->   Operation 204 'zext' 'zext_ln50_5' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 205 '%mul_ln50_4 = mul i64 %zext_ln50_5, i64 %zext_ln30_4'
ST_20 : Operation 205 [1/1] (2.62ns)   --->   "%mul_ln50_4 = mul i64 %zext_ln50_5, i64 %zext_ln30_4" [d3.cpp:50]   --->   Operation 205 'mul' 'mul_ln50_4' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 206 [1/1] (1.08ns)   --->   "%add_ln50 = add i64 %mul_ln50_2, i64 %mul_ln50_1" [d3.cpp:50]   --->   Operation 206 'add' 'add_ln50' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_1 = add i64 %mul_ln50_3, i64 %mul_ln50" [d3.cpp:50]   --->   Operation 207 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 208 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_2 = add i64 %add_ln50_1, i64 %mul_ln50_4" [d3.cpp:50]   --->   Operation 208 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln50_2 = trunc i64 %add_ln50" [d3.cpp:50]   --->   Operation 209 'trunc' 'trunc_ln50_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln50_3 = trunc i64 %add_ln50_2" [d3.cpp:50]   --->   Operation 210 'trunc' 'trunc_ln50_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_3 = add i64 %add_ln50_2, i64 %add_ln50" [d3.cpp:50]   --->   Operation 211 'add' 'add_ln50_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln50_4 = trunc i64 %arr_load_2" [d3.cpp:50]   --->   Operation 212 'trunc' 'trunc_ln50_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 213 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_4 = add i64 %arr_load_2, i64 %add_ln50_3" [d3.cpp:50]   --->   Operation 213 'add' 'add_ln50_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 214 [1/1] (0.67ns)   --->   "%store_ln50 = store i64 %add_ln50_4, i2 %arr_addr_3" [d3.cpp:50]   --->   Operation 214 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "%add118_113_loc_load = load i64 %add118_113_loc"   --->   Operation 215 'load' 'add118_113_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 216 '%mul202 = mul i64 %zext_ln30_4, i64 %zext_ln30_4'
ST_20 : Operation 216 [1/1] (2.62ns)   --->   "%mul202 = mul i64 %zext_ln30_4, i64 %zext_ln30_4" [d3.cpp:30]   --->   Operation 216 'mul' 'mul202' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%conv220 = zext i32 %mul219"   --->   Operation 217 'zext' 'conv220' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 218 '%mul221 = mul i64 %conv220, i64 %zext_ln30_2'
ST_20 : Operation 218 [1/1] (2.62ns)   --->   "%mul221 = mul i64 %conv220, i64 %zext_ln30_2" [d3.cpp:30]   --->   Operation 218 'mul' 'mul221' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 219 [1/1] (0.00ns)   --->   "%empty_30 = shl i32 %arg1_r_3_loc_load, i32 1"   --->   Operation 219 'shl' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%conv228 = zext i32 %empty_30"   --->   Operation 220 'zext' 'conv228' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 221 '%mul229 = mul i64 %conv228, i64 %zext_ln50'
ST_20 : Operation 221 [1/1] (2.62ns)   --->   "%mul229 = mul i64 %conv228, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 221 'mul' 'mul229' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 222 [1/1] (0.00ns)   --->   "%empty_31 = shl i32 %arg1_r_2_loc_load, i32 1"   --->   Operation 222 'shl' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "%conv236 = zext i32 %empty_31"   --->   Operation 223 'zext' 'conv236' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 224 '%mul237 = mul i64 %conv236, i64 %zext_ln30_7'
ST_20 : Operation 224 [1/1] (2.62ns)   --->   "%mul237 = mul i64 %conv236, i64 %zext_ln30_7" [d3.cpp:30]   --->   Operation 224 'mul' 'mul237' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 225 [1/1] (0.00ns)   --->   "%conv245 = zext i32 %mul244"   --->   Operation 225 'zext' 'conv245' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 226 '%mul246 = mul i64 %conv245, i64 %zext_ln30_2'
ST_20 : Operation 226 [1/1] (2.62ns)   --->   "%mul246 = mul i64 %conv245, i64 %zext_ln30_2" [d3.cpp:30]   --->   Operation 226 'mul' 'mul246' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 227 '%mul254 = mul i64 %conv236, i64 %zext_ln50'
ST_20 : Operation 227 [1/1] (2.62ns)   --->   "%mul254 = mul i64 %conv236, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 227 'mul' 'mul254' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 228 [1/1] (0.00ns)   --->   "%empty_32 = shl i32 %arg1_r_1_loc_load, i32 1"   --->   Operation 228 'shl' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 229 [1/1] (0.00ns)   --->   "%conv261 = zext i32 %empty_32"   --->   Operation 229 'zext' 'conv261' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 230 '%mul262 = mul i64 %conv261, i64 %zext_ln30_7'
ST_20 : Operation 230 [1/1] (2.62ns)   --->   "%mul262 = mul i64 %conv261, i64 %zext_ln30_7" [d3.cpp:30]   --->   Operation 230 'mul' 'mul262' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 231 [1/1] (0.00ns)   --->   "%mul219_cast = zext i32 %mul219"   --->   Operation 231 'zext' 'mul219_cast' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.73ns)   --->   Input mux for Operation 232 '%mul2723744 = mul i63 %mul219_cast, i63 %zext_ln30_10'
ST_20 : Operation 232 [1/1] (2.68ns)   --->   "%mul2723744 = mul i63 %mul219_cast, i63 %zext_ln30_10" [d3.cpp:30]   --->   Operation 232 'mul' 'mul2723744' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 233 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2723744, i1 0" [d3.cpp:30]   --->   Operation 233 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 234 [1/1] (0.00ns)   --->   "%mul244_cast = zext i32 %mul244"   --->   Operation 234 'zext' 'mul244_cast' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.73ns)   --->   Input mux for Operation 235 '%mul2823642 = mul i63 %mul244_cast, i63 %zext_ln30_10'
ST_20 : Operation 235 [1/1] (2.68ns)   --->   "%mul2823642 = mul i63 %mul244_cast, i63 %zext_ln30_10" [d3.cpp:30]   --->   Operation 235 'mul' 'mul2823642' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 236 [1/1] (0.00ns)   --->   "%mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2823642, i1 0" [d3.cpp:30]   --->   Operation 236 'bitconcatenate' 'mul5' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 237 '%mul290 = mul i64 %conv261, i64 %zext_ln50'
ST_20 : Operation 237 [1/1] (2.62ns)   --->   "%mul290 = mul i64 %conv261, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 237 'mul' 'mul290' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 238 '%mul299 = mul i64 %conv220, i64 %zext_ln30_4'
ST_20 : Operation 238 [1/1] (2.62ns)   --->   "%mul299 = mul i64 %conv220, i64 %zext_ln30_4" [d3.cpp:30]   --->   Operation 238 'mul' 'mul299' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 239 [1/1] (0.00ns)   --->   "%arg1_r_4_cast39 = zext i32 %arg1_r_4_loc_load"   --->   Operation 239 'zext' 'arg1_r_4_cast39' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.73ns)   --->   Input mux for Operation 240 '%mul3093540 = mul i63 %mul244_cast, i63 %arg1_r_4_cast39'
ST_20 : Operation 240 [1/1] (2.68ns)   --->   "%mul3093540 = mul i63 %mul244_cast, i63 %arg1_r_4_cast39"   --->   Operation 240 'mul' 'mul3093540' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 241 [1/1] (0.00ns)   --->   "%mul6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3093540, i1 0"   --->   Operation 241 'bitconcatenate' 'mul6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 242 [1/1] (0.00ns)   --->   "%conv317 = zext i32 %mul316"   --->   Operation 242 'zext' 'conv317' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 243 '%mul318 = mul i64 %conv317, i64 %zext_ln30_3'
ST_20 : Operation 243 [1/1] (2.62ns)   --->   "%mul318 = mul i64 %conv317, i64 %zext_ln30_3" [d3.cpp:30]   --->   Operation 243 'mul' 'mul318' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 244 '%mul325 = mul i64 %zext_ln50, i64 %zext_ln50'
ST_20 : Operation 244 [1/1] (2.62ns)   --->   "%mul325 = mul i64 %zext_ln50, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 244 'mul' 'mul325' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.73ns)   --->   Input mux for Operation 245 '%mul3353438 = mul i63 %mul219_cast, i63 %zext_ln30_11'
ST_20 : Operation 245 [1/1] (2.68ns)   --->   "%mul3353438 = mul i63 %mul219_cast, i63 %zext_ln30_11" [d3.cpp:30]   --->   Operation 245 'mul' 'mul3353438' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "%mul7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3353438, i1 0" [d3.cpp:30]   --->   Operation 246 'bitconcatenate' 'mul7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "%empty_33 = shl i32 %arg1_r_4_loc_load, i32 1"   --->   Operation 247 'shl' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%conv343 = zext i32 %empty_33"   --->   Operation 248 'zext' 'conv343' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 249 '%mul344 = mul i64 %conv343, i64 %zext_ln50'
ST_20 : Operation 249 [1/1] (2.62ns)   --->   "%mul344 = mul i64 %conv343, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 249 'mul' 'mul344' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%empty_34 = shl i32 %arg1_r_3_loc_load, i32 2"   --->   Operation 250 'shl' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "%conv352 = zext i32 %empty_34"   --->   Operation 251 'zext' 'conv352' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 252 '%mul353 = mul i64 %conv352, i64 %zext_ln30_7'
ST_20 : Operation 252 [1/1] (2.62ns)   --->   "%mul353 = mul i64 %conv352, i64 %zext_ln30_7" [d3.cpp:30]   --->   Operation 252 'mul' 'mul353' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 253 '%mul360 = mul i64 %zext_ln30_6, i64 %zext_ln30_6'
ST_20 : Operation 253 [1/1] (2.62ns)   --->   "%mul360 = mul i64 %zext_ln30_6, i64 %zext_ln30_6" [d3.cpp:30]   --->   Operation 253 'mul' 'mul360' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 254 '%mul369 = mul i64 %conv220, i64 %zext_ln30_1'
ST_20 : Operation 254 [1/1] (2.62ns)   --->   "%mul369 = mul i64 %conv220, i64 %zext_ln30_1" [d3.cpp:30]   --->   Operation 254 'mul' 'mul369' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 255 [1/2] (0.67ns)   --->   "%arr_1_load_4 = load i2 %arr_1_addr_1" [d3.cpp:106]   --->   Operation 255 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_20 : Operation 256 [1/2] (0.67ns)   --->   "%arr_2_load_4 = load i2 %arr_2_addr_2" [d3.cpp:100]   --->   Operation 256 'load' 'arr_2_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_20 : Operation 257 [1/2] (0.67ns)   --->   "%arr_1_load_5 = load i2 %arr_1_addr_2" [d3.cpp:94]   --->   Operation 257 'load' 'arr_1_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_20 : Operation 258 [1/2] (0.67ns)   --->   "%arr_load_5 = load i2 %arr_addr_2" [d3.cpp:89]   --->   Operation 258 'load' 'arr_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_20 : Operation 259 [1/2] (0.67ns)   --->   "%arr_2_load_5 = load i2 %arr_2_addr_1" [d3.cpp:83]   --->   Operation 259 'load' 'arr_2_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_20 : Operation 260 [2/2] (0.42ns)   --->   "%call_ln83 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %arr_2_load_5, i64 %arr_load_5, i64 %arr_1_load_5, i64 %arr_2_load_4, i64 %arr_1_load_4, i64 %add118_113_loc_load, i64 %mul202, i64 %mul211, i64 %mul229, i64 %mul237, i64 %mul221, i64 %mul254, i64 %mul262, i64 %mul4, i64 %mul246, i64 %mul5, i64 %mul290, i64 %mul299, i64 %mul318, i64 %mul325, i64 %mul7, i64 %mul6, i64 %mul353, i64 %mul360, i64 %mul369, i64 %mul344, i64 %add23914_loc, i64 %add27412_loc, i64 %add30110_loc, i64 %add3378_loc, i64 %add3716_loc, i64 %add21319_loc, i64 %p_loc" [d3.cpp:83]   --->   Operation 260 'call' 'call_ln83' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.67>
ST_21 : Operation 261 [1/2] (0.67ns)   --->   "%call_ln83 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %arr_2_load_5, i64 %arr_load_5, i64 %arr_1_load_5, i64 %arr_2_load_4, i64 %arr_1_load_4, i64 %add118_113_loc_load, i64 %mul202, i64 %mul211, i64 %mul229, i64 %mul237, i64 %mul221, i64 %mul254, i64 %mul262, i64 %mul4, i64 %mul246, i64 %mul5, i64 %mul290, i64 %mul299, i64 %mul318, i64 %mul325, i64 %mul7, i64 %mul6, i64 %mul353, i64 %mul360, i64 %mul369, i64 %mul344, i64 %add23914_loc, i64 %add27412_loc, i64 %add30110_loc, i64 %add3378_loc, i64 %add3716_loc, i64 %add21319_loc, i64 %p_loc" [d3.cpp:83]   --->   Operation 261 'call' 'call_ln83' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 262 [1/1] (0.00ns)   --->   "%add23914_loc_load = load i64 %add23914_loc"   --->   Operation 262 'load' 'add23914_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 263 [1/1] (0.00ns)   --->   "%add27412_loc_load = load i64 %add27412_loc"   --->   Operation 263 'load' 'add27412_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 264 [1/1] (0.00ns)   --->   "%add30110_loc_load = load i64 %add30110_loc"   --->   Operation 264 'load' 'add30110_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 265 [1/1] (0.00ns)   --->   "%add3378_loc_load = load i64 %add3378_loc"   --->   Operation 265 'load' 'add3378_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 266 [1/1] (0.67ns)   --->   "%store_ln100 = store i64 %add3378_loc_load, i2 %arr_2_addr_2" [d3.cpp:100]   --->   Operation 266 'store' 'store_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_22 : Operation 267 [1/1] (0.67ns)   --->   "%store_ln89 = store i64 %add27412_loc_load, i2 %arr_addr_2" [d3.cpp:89]   --->   Operation 267 'store' 'store_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_22 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %add3378_loc_load" [d3.cpp:113]   --->   Operation 268 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 269 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add3378_loc_load, i32 26, i32 63" [d3.cpp:113]   --->   Operation 269 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i38 %lshr_ln" [d3.cpp:113]   --->   Operation 270 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = trunc i64 %add30110_loc_load" [d3.cpp:113]   --->   Operation 271 'trunc' 'trunc_ln113_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add3378_loc_load, i32 26, i32 50" [d3.cpp:113]   --->   Operation 272 'partselect' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 273 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %zext_ln113_2, i64 %add30110_loc_load" [d3.cpp:113]   --->   Operation 273 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 274 [1/1] (0.00ns)   --->   "%lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63" [d3.cpp:113]   --->   Operation 274 'partselect' 'lshr_ln113_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i39 %lshr_ln113_1" [d3.cpp:113]   --->   Operation 275 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = trunc i64 %add27412_loc_load" [d3.cpp:113]   --->   Operation 276 'trunc' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50" [d3.cpp:113]   --->   Operation 277 'partselect' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 278 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %zext_ln113_3, i64 %add27412_loc_load" [d3.cpp:113]   --->   Operation 278 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 279 [1/1] (0.00ns)   --->   "%lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63" [d3.cpp:113]   --->   Operation 279 'partselect' 'lshr_ln113_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i38 %lshr_ln113_2" [d3.cpp:113]   --->   Operation 280 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = trunc i64 %add23914_loc_load" [d3.cpp:113]   --->   Operation 281 'trunc' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50" [d3.cpp:113]   --->   Operation 282 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 283 [1/1] (1.08ns)   --->   "%add_ln113_2 = add i64 %zext_ln113_4, i64 %add23914_loc_load" [d3.cpp:113]   --->   Operation 283 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 284 [1/1] (0.00ns)   --->   "%lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63" [d3.cpp:113]   --->   Operation 284 'partselect' 'lshr_ln113_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50" [d3.cpp:113]   --->   Operation 285 'partselect' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 286 [1/1] (0.94ns)   --->   "%add_ln114_2 = add i25 %trunc_ln113_3, i25 %trunc_ln113_1" [d3.cpp:114]   --->   Operation 286 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 287 [1/1] (0.95ns)   --->   "%add_ln115_2 = add i26 %trunc_ln113_5, i26 %trunc_ln113_2" [d3.cpp:115]   --->   Operation 287 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 288 [1/1] (0.94ns)   --->   "%add_ln116 = add i25 %trunc_ln113_7, i25 %trunc_ln113_4" [d3.cpp:116]   --->   Operation 288 'add' 'add_ln116' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.08>
ST_23 : Operation 289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_5 = add i25 %trunc_ln50_3, i25 %trunc_ln50_2" [d3.cpp:50]   --->   Operation 289 'add' 'add_ln50_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 290 [1/1] (0.00ns)   --->   "%add180_116_loc_load = load i64 %add180_116_loc"   --->   Operation 290 'load' 'add180_116_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 291 [1/1] (0.00ns)   --->   "%add151_115_loc_load = load i64 %add151_115_loc"   --->   Operation 291 'load' 'add151_115_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 292 [1/1] (0.00ns)   --->   "%add131_114_loc_load = load i64 %add131_114_loc"   --->   Operation 292 'load' 'add131_114_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 293 [1/1] (0.67ns)   --->   "%store_ln61 = store i64 %add131_114_loc_load, i2 %arr_1_addr" [d3.cpp:61]   --->   Operation 293 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_23 : Operation 294 [1/1] (0.67ns)   --->   "%store_ln62 = store i64 %add151_115_loc_load, i2 %arr_2_addr" [d3.cpp:62]   --->   Operation 294 'store' 'store_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_23 : Operation 295 [1/1] (0.67ns)   --->   "%store_ln64 = store i64 %add180_116_loc_load, i2 %arr_addr_1" [d3.cpp:64]   --->   Operation 295 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_23 : Operation 296 [1/1] (0.00ns)   --->   "%add3716_loc_load = load i64 %add3716_loc"   --->   Operation 296 'load' 'add3716_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 297 [1/1] (0.00ns)   --->   "%p_loc_load = load i64 %p_loc"   --->   Operation 297 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 298 [1/1] (0.67ns)   --->   "%store_ln106 = store i64 %add3716_loc_load, i2 %arr_1_addr_1" [d3.cpp:106]   --->   Operation 298 'store' 'store_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_23 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i39 %lshr_ln113_3" [d3.cpp:113]   --->   Operation 299 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = trunc i64 %add3716_loc_load" [d3.cpp:113]   --->   Operation 300 'trunc' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 301 [1/1] (1.08ns)   --->   "%add_ln113_3 = add i64 %zext_ln113_5, i64 %add3716_loc_load" [d3.cpp:113]   --->   Operation 301 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 302 [1/1] (0.00ns)   --->   "%lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63" [d3.cpp:113]   --->   Operation 302 'partselect' 'lshr_ln113_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i38 %lshr_ln113_4" [d3.cpp:113]   --->   Operation 303 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = trunc i64 %add180_116_loc_load" [d3.cpp:113]   --->   Operation 304 'trunc' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50" [d3.cpp:113]   --->   Operation 305 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 306 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %zext_ln113_6, i64 %add180_116_loc_load" [d3.cpp:113]   --->   Operation 306 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 307 [1/1] (0.00ns)   --->   "%lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63" [d3.cpp:113]   --->   Operation 307 'partselect' 'lshr_ln113_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i39 %lshr_ln113_5" [d3.cpp:113]   --->   Operation 308 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln113_10 = trunc i64 %add151_115_loc_load" [d3.cpp:113]   --->   Operation 309 'trunc' 'trunc_ln113_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln113_11 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50" [d3.cpp:113]   --->   Operation 310 'partselect' 'trunc_ln113_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 311 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %zext_ln113_7, i64 %add151_115_loc_load" [d3.cpp:113]   --->   Operation 311 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 312 [1/1] (0.00ns)   --->   "%lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63" [d3.cpp:113]   --->   Operation 312 'partselect' 'lshr_ln113_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i38 %lshr_ln113_6" [d3.cpp:113]   --->   Operation 313 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln113_12 = trunc i64 %add131_114_loc_load" [d3.cpp:113]   --->   Operation 314 'trunc' 'trunc_ln113_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln113_13 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50" [d3.cpp:113]   --->   Operation 315 'partselect' 'trunc_ln113_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 316 [1/1] (1.08ns)   --->   "%add_ln113_6 = add i64 %zext_ln113_8, i64 %add131_114_loc_load" [d3.cpp:113]   --->   Operation 316 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 317 [1/1] (0.00ns)   --->   "%lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63" [d3.cpp:113]   --->   Operation 317 'partselect' 'lshr_ln113_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i39 %lshr_ln113_7" [d3.cpp:113]   --->   Operation 318 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln113_14 = trunc i64 %p_loc_load" [d3.cpp:113]   --->   Operation 319 'trunc' 'trunc_ln113_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln113_15 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50" [d3.cpp:113]   --->   Operation 320 'partselect' 'trunc_ln113_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 321 [1/1] (1.08ns)   --->   "%add_ln113_7 = add i64 %zext_ln113_9, i64 %p_loc_load" [d3.cpp:113]   --->   Operation 321 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 322 [1/1] (0.00ns)   --->   "%lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63" [d3.cpp:113]   --->   Operation 322 'partselect' 'lshr_ln113_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i38 %lshr_ln113_8" [d3.cpp:113]   --->   Operation 323 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln113_16 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50" [d3.cpp:113]   --->   Operation 324 'partselect' 'trunc_ln113_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 325 [1/1] (1.08ns)   --->   "%add_ln113_8 = add i64 %zext_ln113_10, i64 %add_ln50_4" [d3.cpp:113]   --->   Operation 325 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln113_17 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63" [d3.cpp:113]   --->   Operation 326 'partselect' 'trunc_ln113_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 327 [1/1] (0.95ns)   --->   "%add_ln117 = add i26 %trunc_ln113_9, i26 %trunc_ln113_6" [d3.cpp:117]   --->   Operation 327 'add' 'add_ln117' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 328 [1/1] (0.94ns)   --->   "%add_ln118 = add i25 %trunc_ln113_s, i25 %trunc_ln113_8" [d3.cpp:118]   --->   Operation 328 'add' 'add_ln118' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 329 [1/1] (0.95ns)   --->   "%add_ln119 = add i26 %trunc_ln113_11, i26 %trunc_ln113_10" [d3.cpp:119]   --->   Operation 329 'add' 'add_ln119' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 330 [1/1] (0.94ns)   --->   "%add_ln120 = add i25 %trunc_ln113_13, i25 %trunc_ln113_12" [d3.cpp:120]   --->   Operation 330 'add' 'add_ln120' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 331 [1/1] (0.95ns)   --->   "%add_ln121 = add i26 %trunc_ln113_15, i26 %trunc_ln113_14" [d3.cpp:121]   --->   Operation 331 'add' 'add_ln121' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 332 [1/1] (0.94ns)   --->   "%add_ln122_1 = add i25 %trunc_ln50_4, i25 %trunc_ln113_16" [d3.cpp:122]   --->   Operation 332 'add' 'add_ln122_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 333 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln122 = add i25 %add_ln122_1, i25 %add_ln50_5" [d3.cpp:122]   --->   Operation 333 'add' 'add_ln122' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 6.13>
ST_24 : Operation 334 [1/1] (0.00ns)   --->   "%add21319_loc_load = load i64 %add21319_loc"   --->   Operation 334 'load' 'add21319_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 335 [1/1] (0.67ns)   --->   "%store_ln94 = store i64 %add30110_loc_load, i2 %arr_1_addr_2" [d3.cpp:94]   --->   Operation 335 'store' 'store_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_24 : Operation 336 [1/1] (0.67ns)   --->   "%store_ln83 = store i64 %add23914_loc_load, i2 %arr_2_addr_1" [d3.cpp:83]   --->   Operation 336 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_24 : Operation 337 [1/1] (0.67ns)   --->   "%store_ln78 = store i64 %add21319_loc_load, i2 %arr_addr" [d3.cpp:78]   --->   Operation 337 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_24 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i39 %trunc_ln113_17" [d3.cpp:113]   --->   Operation 338 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 339 [1/1] (3.45ns)   --->   "%mul_ln113 = mul i44 %zext_ln113, i44 19" [d3.cpp:113]   --->   Operation 339 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln113_18 = trunc i44 %mul_ln113" [d3.cpp:113]   --->   Operation 340 'trunc' 'trunc_ln113_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 341 [1/1] (0.95ns)   --->   "%add_ln113_9 = add i26 %trunc_ln113_18, i26 %trunc_ln113" [d3.cpp:113]   --->   Operation 341 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i26 %add_ln113_9" [d3.cpp:113]   --->   Operation 342 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 343 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0" [d3.cpp:113]   --->   Operation 343 'getelementptr' 'out1_w_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 344 [1/1] (0.67ns)   --->   "%store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr" [d3.cpp:113]   --->   Operation 344 'store' 'store_ln113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_24 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i26 %trunc_ln113" [d3.cpp:114]   --->   Operation 345 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 346 [1/1] (1.06ns)   --->   "%add_ln114 = add i44 %mul_ln113, i44 %zext_ln114" [d3.cpp:114]   --->   Operation 346 'add' 'add_ln114' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43" [d3.cpp:114]   --->   Operation 347 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 348 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 349 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 350 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2" [d3.cpp:114]   --->   Operation 350 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i25 %add_ln114_1" [d3.cpp:114]   --->   Operation 351 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 352 [1/1] (0.00ns)   --->   "%out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1" [d3.cpp:114]   --->   Operation 352 'getelementptr' 'out1_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 353 [1/1] (0.67ns)   --->   "%store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1" [d3.cpp:114]   --->   Operation 353 'store' 'store_ln114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_24 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i25 %add_ln114_2" [d3.cpp:115]   --->   Operation 354 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 355 [1/1] (0.94ns)   --->   "%add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115" [d3.cpp:115]   --->   Operation 355 'add' 'add_ln115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 356 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25" [d3.cpp:115]   --->   Operation 356 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 1.63>
ST_25 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i1 %tmp" [d3.cpp:115]   --->   Operation 357 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i26 %add_ln115_2" [d3.cpp:115]   --->   Operation 358 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 359 [1/1] (0.95ns)   --->   "%add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1" [d3.cpp:115]   --->   Operation 359 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 360 [1/1] (0.00ns)   --->   "%out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2" [d3.cpp:115]   --->   Operation 360 'getelementptr' 'out1_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 361 [1/1] (0.67ns)   --->   "%store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2" [d3.cpp:115]   --->   Operation 361 'store' 'store_ln115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_25 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i25 %add_ln116" [d3.cpp:116]   --->   Operation 362 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 363 [1/1] (0.00ns)   --->   "%out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3" [d3.cpp:116]   --->   Operation 363 'getelementptr' 'out1_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 364 [1/1] (0.67ns)   --->   "%store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3" [d3.cpp:116]   --->   Operation 364 'store' 'store_ln116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 26 <SV = 25> <Delay = 0.67>
ST_26 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i26 %add_ln117" [d3.cpp:117]   --->   Operation 365 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 366 [1/1] (0.00ns)   --->   "%out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4" [d3.cpp:117]   --->   Operation 366 'getelementptr' 'out1_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 367 [1/1] (0.67ns)   --->   "%store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4" [d3.cpp:117]   --->   Operation 367 'store' 'store_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_26 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i25 %add_ln118" [d3.cpp:118]   --->   Operation 368 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 369 [1/1] (0.00ns)   --->   "%out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5" [d3.cpp:118]   --->   Operation 369 'getelementptr' 'out1_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 370 [1/1] (0.67ns)   --->   "%store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5" [d3.cpp:118]   --->   Operation 370 'store' 'store_ln118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 27 <SV = 26> <Delay = 0.67>
ST_27 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %add_ln119" [d3.cpp:119]   --->   Operation 371 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 372 [1/1] (0.00ns)   --->   "%out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6" [d3.cpp:119]   --->   Operation 372 'getelementptr' 'out1_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 373 [1/1] (0.67ns)   --->   "%store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6" [d3.cpp:119]   --->   Operation 373 'store' 'store_ln119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_27 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i25 %add_ln120" [d3.cpp:120]   --->   Operation 374 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 375 [1/1] (0.00ns)   --->   "%out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7" [d3.cpp:120]   --->   Operation 375 'getelementptr' 'out1_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 376 [1/1] (0.67ns)   --->   "%store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7" [d3.cpp:120]   --->   Operation 376 'store' 'store_ln120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i26 %add_ln121" [d3.cpp:121]   --->   Operation 377 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 378 [1/1] (0.00ns)   --->   "%out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8" [d3.cpp:121]   --->   Operation 378 'getelementptr' 'out1_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 379 [1/1] (0.67ns)   --->   "%store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8" [d3.cpp:121]   --->   Operation 379 'store' 'store_ln121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_28 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %add_ln122" [d3.cpp:122]   --->   Operation 380 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 381 [1/1] (0.00ns)   --->   "%out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9" [d3.cpp:122]   --->   Operation 381 'getelementptr' 'out1_w_addr_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 382 [1/1] (0.67ns)   --->   "%store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9" [d3.cpp:122]   --->   Operation 382 'store' 'store_ln122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_28 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln2" [d3.cpp:126]   --->   Operation 383 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 384 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 384 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 385 [1/1] (7.30ns)   --->   "%empty_35 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d3.cpp:126]   --->   Operation 385 'writereq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 386 [2/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln2, i27 %out1_w" [d3.cpp:126]   --->   Operation 386 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 387 [1/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln2, i27 %out1_w" [d3.cpp:126]   --->   Operation 387 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 388 [5/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 388 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 389 [4/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 389 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 390 [3/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 390 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 391 [2/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 391 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 392 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [d3.cpp:3]   --->   Operation 392 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 393 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 10, void @empty_4, void @empty_6, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 393 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 394 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 394 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 395 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 395 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 396 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 396 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 397 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty_12, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 397 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 398 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 398 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 399 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 399 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 400 [1/5] (7.30ns)   --->   "%empty_36 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 400 'writeresp' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 401 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [d3.cpp:131]   --->   Operation 401 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [4]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:17) [45]  (0.000 ns)
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [46]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [46]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [46]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [46]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [46]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [46]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [46]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [46]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.224ns
The critical path consists of the following:
	'call' operation ('call_ln17', d3.cpp:17) to 'fiat_25519_carry_square_Pipeline_ARRAY_1_READ' [47]  (1.224 ns)

 <State 12>: 3.420ns
The critical path consists of the following:
	'load' operation ('arg1_r_9_loc_load') on local variable 'arg1_r_9_loc' [48]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul16') [61]  (2.846 ns)

 <State 13>: 5.182ns
The critical path consists of the following:
	'load' operation ('arg1_r_8_loc_load') on local variable 'arg1_r_8_loc' [49]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.796 ns)
'mul' operation ('mul_ln30', d3.cpp:30) [64]  (2.624 ns)
	'add' operation ('add_ln30', d3.cpp:30) [66]  (1.085 ns)
	'store' operation ('store_ln30', d3.cpp:30) of variable 'add_ln30', d3.cpp:30 on array 'arr', d3.cpp:13 [110]  (0.677 ns)

 <State 14>: 5.182ns
The critical path consists of the following:
	'load' operation ('arg1_r_6_loc_load') on local variable 'arg1_r_6_loc' [51]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.796 ns)
'mul' operation ('mul_ln30_2', d3.cpp:30) [78]  (2.624 ns)
	'add' operation ('add_ln30_2', d3.cpp:30) [99]  (1.085 ns)
	'store' operation ('store_ln30', d3.cpp:30) of variable 'add_ln30_2', d3.cpp:30 on array 'arr', d3.cpp:13 [112]  (0.677 ns)

 <State 15>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.796 ns)
'mul' operation ('mul157', d3.cpp:30) [150]  (2.624 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arr_addr') [39]  (0.000 ns)
	'load' operation ('arr_load_3', d3.cpp:60) on array 'arr', d3.cpp:13 [151]  (0.677 ns)

 <State 18>: 1.104ns
The critical path consists of the following:
	'load' operation ('arr_load_3', d3.cpp:60) on array 'arr', d3.cpp:13 [151]  (0.677 ns)
	'call' operation ('call_ln64', d3.cpp:64) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7' [156]  (0.427 ns)

 <State 19>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul219') [164]  (2.846 ns)

 <State 20>: 6.001ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.796 ns)
'mul' operation ('mul_ln50_1', d3.cpp:50) [130]  (2.624 ns)
	'add' operation ('add_ln50', d3.cpp:50) [141]  (1.085 ns)
	'add' operation ('add_ln50_3', d3.cpp:50) [146]  (0.000 ns)
	'add' operation ('add_ln50_4', d3.cpp:50) [149]  (0.819 ns)
	'store' operation ('store_ln50', d3.cpp:50) of variable 'add_ln50_4', d3.cpp:50 on array 'arr', d3.cpp:13 [155]  (0.677 ns)

 <State 21>: 0.673ns
The critical path consists of the following:
	'call' operation ('call_ln83', d3.cpp:83) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9' [213]  (0.673 ns)

 <State 22>: 3.255ns
The critical path consists of the following:
	'load' operation ('add30110_loc_load') on local variable 'add30110_loc' [216]  (0.000 ns)
	'add' operation ('add_ln113', d3.cpp:113) [232]  (1.085 ns)
	'add' operation ('add_ln113_1', d3.cpp:113) [237]  (1.085 ns)
	'add' operation ('add_ln113_2', d3.cpp:113) [242]  (1.085 ns)

 <State 23>: 7.081ns
The critical path consists of the following:
	'load' operation ('add3716_loc_load') on local variable 'add3716_loc' [218]  (0.000 ns)
	'add' operation ('add_ln113_3', d3.cpp:113) [247]  (1.085 ns)
	'add' operation ('add_ln113_4', d3.cpp:113) [252]  (1.085 ns)
	'add' operation ('add_ln113_5', d3.cpp:113) [257]  (1.085 ns)
	'add' operation ('add_ln113_6', d3.cpp:113) [262]  (1.085 ns)
	'add' operation ('add_ln113_7', d3.cpp:113) [267]  (1.085 ns)
	'add' operation ('add_ln122_1', d3.cpp:122) [323]  (0.945 ns)
	'add' operation ('add_ln122', d3.cpp:122) [324]  (0.712 ns)

 <State 24>: 6.139ns
The critical path consists of the following:
	'mul' operation ('mul_ln113', d3.cpp:113) [274]  (3.455 ns)
	'add' operation ('add_ln114', d3.cpp:114) [281]  (1.062 ns)
	'add' operation ('add_ln114_1', d3.cpp:114) [286]  (0.945 ns)
	'store' operation ('store_ln114', d3.cpp:114) of variable 'zext_ln114_1', d3.cpp:114 on array 'out1_w', d3.cpp:12 [289]  (0.677 ns)

 <State 25>: 1.632ns
The critical path consists of the following:
	'add' operation ('add_ln115_1', d3.cpp:115) [296]  (0.955 ns)
	'store' operation ('store_ln115', d3.cpp:115) of variable 'add_ln115_1', d3.cpp:115 on array 'out1_w', d3.cpp:12 [298]  (0.677 ns)

 <State 26>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln117', d3.cpp:117) of variable 'zext_ln117', d3.cpp:117 on array 'out1_w', d3.cpp:12 [306]  (0.677 ns)

 <State 27>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln119', d3.cpp:119) of variable 'zext_ln119', d3.cpp:119 on array 'out1_w', d3.cpp:12 [314]  (0.677 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:126) [330]  (0.000 ns)
	bus request operation ('empty_35', d3.cpp:126) on port 'mem' (d3.cpp:126) [331]  (7.300 ns)

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_36', d3.cpp:131) on port 'mem' (d3.cpp:131) [333]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_36', d3.cpp:131) on port 'mem' (d3.cpp:131) [333]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_36', d3.cpp:131) on port 'mem' (d3.cpp:131) [333]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_36', d3.cpp:131) on port 'mem' (d3.cpp:131) [333]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_36', d3.cpp:131) on port 'mem' (d3.cpp:131) [333]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
