TRACE::2022-05-19.13:17:50::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:17:50::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:17:50::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:17:54::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:17:56::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:17:56::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:17:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-19.13:18:02::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2022-05-19.13:18:02::SCWWriter::formatted JSON is {
	"platformName":	"RadarProcessor_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RadarProcessor_HW",
	"platHandOff":	"E:/Academics/BTP/Vivado/RadarProcessor3/RadarProcessor_HW.xsa",
	"platIntHandOff":	"<platformDir>/hw/RadarProcessor_HW.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-05-19.13:18:02::SCWWriter::formatted JSON is {
	"platformName":	"RadarProcessor_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RadarProcessor_HW",
	"platHandOff":	"E:/Academics/BTP/Vivado/RadarProcessor3/RadarProcessor_HW.xsa",
	"platIntHandOff":	"<platformDir>/hw/RadarProcessor_HW.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RadarProcessor_HW",
	"systems":	[{
			"systemName":	"RadarProcessor_HW",
			"systemDesc":	"RadarProcessor_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RadarProcessor_HW"
		}]
}
TRACE::2022-05-19.13:18:02::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-05-19.13:18:02::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-19.13:18:02::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-05-19.13:18:02::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-05-19.13:18:02::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:02::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:02::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:02::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:02::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:02::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:02::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:02::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:02::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:02::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:02::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:02::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:02::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:02::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:02::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:02::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:02::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:02::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:02::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:02::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-05-19.13:18:02::SCWPlatform::Generating the sources  .
TRACE::2022-05-19.13:18:02::SCWBDomain::Generating boot domain sources.
TRACE::2022-05-19.13:18:02::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-05-19.13:18:03::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:03::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:03::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:03::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:03::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:03::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:03::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:03::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-19.13:18:03::SCWMssOS::No sw design opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:03::SCWMssOS::mss does not exists at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:03::SCWMssOS::Creating sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:03::SCWMssOS::Adding the swdes entry, created swdb E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:03::SCWMssOS::updating the scw layer changes to swdes at   E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:03::SCWMssOS::Writing mss at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:03::SCWMssOS::Completed writing the mss file at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-05-19.13:18:03::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-05-19.13:18:03::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-05-19.13:18:03::SCWBDomain::Completed writing the mss file at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-05-19.13:18:32::SCWPlatform::Generating sources Done.
TRACE::2022-05-19.13:18:32::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:32::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:32::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:32::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2022-05-19.13:18:32::SCWMssOS::Could not open the swdb for E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2022-05-19.13:18:32::SCWMssOS::Could not open the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2022-05-19.13:18:32::SCWMssOS::Cleared the swdb table entry
TRACE::2022-05-19.13:18:32::SCWMssOS::No sw design opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:32::SCWMssOS::mss exists loading the mss file  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:32::SCWMssOS::Opened the sw design from mss  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:32::SCWMssOS::Adding the swdes entry E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-05-19.13:18:32::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-19.13:18:32::SCWMssOS::Opened the sw design.  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:32::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:18:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:18:32::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:18:32::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:32::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:32::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:32::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:32::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:32::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:32::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:32::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:32::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:32::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:32::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:32::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:32::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:32::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:32::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:32::SCWWriter::formatted JSON is {
	"platformName":	"RadarProcessor_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RadarProcessor_HW",
	"platHandOff":	"E:/Academics/BTP/Vivado/RadarProcessor3/RadarProcessor_HW.xsa",
	"platIntHandOff":	"<platformDir>/hw/RadarProcessor_HW.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RadarProcessor_HW",
	"systems":	[{
			"systemName":	"RadarProcessor_HW",
			"systemDesc":	"RadarProcessor_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RadarProcessor_HW",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"0c3031fbc4da81fa2efd448af85fa662",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-19.13:18:32::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:18:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:18:32::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:18:32::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:32::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:32::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:32::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:32::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:32::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:32::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:32::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:32::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:32::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:32::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:32::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:32::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:32::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:32::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:32::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:32::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:32::SCWWriter::formatted JSON is {
	"platformName":	"RadarProcessor_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RadarProcessor_HW",
	"platHandOff":	"E:/Academics/BTP/Vivado/RadarProcessor3/RadarProcessor_HW.xsa",
	"platIntHandOff":	"<platformDir>/hw/RadarProcessor_HW.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RadarProcessor_HW",
	"systems":	[{
			"systemName":	"RadarProcessor_HW",
			"systemDesc":	"RadarProcessor_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RadarProcessor_HW",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"0c3031fbc4da81fa2efd448af85fa662",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-19.13:18:33::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-19.13:18:33::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-05-19.13:18:33::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-05-19.13:18:33::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:33::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:33::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:33::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:33::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:33::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:33::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:33::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:33::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:33::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:33::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:33::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:33::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:33::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:33::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:33::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:33::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:33::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:33::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:33::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:33::SCWMssOS::No sw design opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:33::SCWMssOS::mss does not exists at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:33::SCWMssOS::Creating sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:33::SCWMssOS::Adding the swdes entry, created swdb E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:33::SCWMssOS::updating the scw layer changes to swdes at   E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:33::SCWMssOS::Writing mss at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:33::SCWMssOS::Completed writing the mss file at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-05-19.13:18:33::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-05-19.13:18:33::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-05-19.13:18:33::SCWMssOS::Completed writing the mss file at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-05-19.13:18:33::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-05-19.13:18:36::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:18:36::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:18:36::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:18:36::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:18:36::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-05-19.13:18:36::SCWMssOS::Could not open the swdb for E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
KEYINFO::2022-05-19.13:18:36::SCWMssOS::Could not open the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss is not found

TRACE::2022-05-19.13:18:36::SCWMssOS::Cleared the swdb table entry
TRACE::2022-05-19.13:18:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-05-19.13:18:36::SCWMssOS::Writing the mss file completed E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:36::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:36::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:36::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:36::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:36::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:36::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:36::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:36::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:36::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:36::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:36::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:36::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:36::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:36::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:36::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:36::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:36::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:36::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWWriter::formatted JSON is {
	"platformName":	"RadarProcessor_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RadarProcessor_HW",
	"platHandOff":	"E:/Academics/BTP/Vivado/RadarProcessor3/RadarProcessor_HW.xsa",
	"platIntHandOff":	"<platformDir>/hw/RadarProcessor_HW.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RadarProcessor_HW",
	"systems":	[{
			"systemName":	"RadarProcessor_HW",
			"systemDesc":	"RadarProcessor_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RadarProcessor_HW",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"0c3031fbc4da81fa2efd448af85fa662",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6153acee4f6e1d598f88bd0df112871f",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-05-19.13:18:36::SCWPlatform::Started generating the artifacts platform RadarProcessor_HW
TRACE::2022-05-19.13:18:36::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-19.13:18:36::SCWPlatform::Started generating the artifacts for system configuration RadarProcessor_HW
LOG::2022-05-19.13:18:36::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-05-19.13:18:36::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-05-19.13:18:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-19.13:18:36::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-05-19.13:18:36::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-05-19.13:18:36::SCWSystem::Not a boot domain 
LOG::2022-05-19.13:18:36::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-05-19.13:18:36::SCWDomain::Generating domain artifcats
TRACE::2022-05-19.13:18:36::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-19.13:18:36::SCWMssOS::Copying the qemu file from  D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/export/RadarProcessor_HW/sw/RadarProcessor_HW/qemu/
TRACE::2022-05-19.13:18:36::SCWMssOS::Copying the qemu file from  D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/export/RadarProcessor_HW/sw/RadarProcessor_HW/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-05-19.13:18:36::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:36::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:36::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:36::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWMssOS::Completed writing the mss file at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-05-19.13:18:36::SCWMssOS::Mss edits present, copying mssfile into export location E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-19.13:18:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-19.13:18:36::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2022-05-19.13:18:36::SCWMssOS::skipping the bsp build ... 
TRACE::2022-05-19.13:18:36::SCWMssOS::Copying to export directory.
TRACE::2022-05-19.13:18:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-19.13:18:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-05-19.13:18:36::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-05-19.13:18:36::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-05-19.13:18:36::SCWSystem::Completed Processing the sysconfig RadarProcessor_HW
LOG::2022-05-19.13:18:36::SCWPlatform::Completed generating the artifacts for system configuration RadarProcessor_HW
TRACE::2022-05-19.13:18:36::SCWPlatform::Started preparing the platform 
TRACE::2022-05-19.13:18:36::SCWSystem::Writing the bif file for system config RadarProcessor_HW
TRACE::2022-05-19.13:18:36::SCWSystem::dir created 
TRACE::2022-05-19.13:18:36::SCWSystem::Writing the bif 
TRACE::2022-05-19.13:18:36::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-19.13:18:36::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-19.13:18:36::SCWPlatform::Completed generating the platform
TRACE::2022-05-19.13:18:36::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:18:36::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:18:36::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:18:36::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:18:36::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:18:36::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:36::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:36::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:36::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:36::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:36::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:36::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:36::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:36::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:36::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:36::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:36::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:36::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:36::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:36::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:36::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:36::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:36::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:36::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:36::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:36::SCWWriter::formatted JSON is {
	"platformName":	"RadarProcessor_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RadarProcessor_HW",
	"platHandOff":	"E:/Academics/BTP/Vivado/RadarProcessor3/RadarProcessor_HW.xsa",
	"platIntHandOff":	"<platformDir>/hw/RadarProcessor_HW.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RadarProcessor_HW",
	"systems":	[{
			"systemName":	"RadarProcessor_HW",
			"systemDesc":	"RadarProcessor_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RadarProcessor_HW",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"0c3031fbc4da81fa2efd448af85fa662",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6153acee4f6e1d598f88bd0df112871f",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-19.13:18:36::SCWPlatform::updated the xpfm file.
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:18:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:18:37::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:18:37::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:18:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:18:37::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWWriter::formatted JSON is {
	"platformName":	"RadarProcessor_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RadarProcessor_HW",
	"platHandOff":	"E:/Academics/BTP/Vivado/RadarProcessor3/RadarProcessor_HW.xsa",
	"platIntHandOff":	"<platformDir>/hw/RadarProcessor_HW.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RadarProcessor_HW",
	"systems":	[{
			"systemName":	"RadarProcessor_HW",
			"systemDesc":	"RadarProcessor_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RadarProcessor_HW",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"0c3031fbc4da81fa2efd448af85fa662",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6153acee4f6e1d598f88bd0df112871f",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:18:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:18:37::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:18:37::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:18:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:18:37::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWWriter::formatted JSON is {
	"platformName":	"RadarProcessor_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RadarProcessor_HW",
	"platHandOff":	"E:/Academics/BTP/Vivado/RadarProcessor3/RadarProcessor_HW.xsa",
	"platIntHandOff":	"<platformDir>/hw/RadarProcessor_HW.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RadarProcessor_HW",
	"systems":	[{
			"systemName":	"RadarProcessor_HW",
			"systemDesc":	"RadarProcessor_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RadarProcessor_HW",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"0c3031fbc4da81fa2efd448af85fa662",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6153acee4f6e1d598f88bd0df112871f",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-05-19.13:18:37::SCWPlatform::Started generating the artifacts platform RadarProcessor_HW
TRACE::2022-05-19.13:18:37::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-19.13:18:37::SCWPlatform::Started generating the artifacts for system configuration RadarProcessor_HW
LOG::2022-05-19.13:18:37::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-05-19.13:18:37::SCWDomain::Generating domain artifcats
TRACE::2022-05-19.13:18:37::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-19.13:18:37::SCWMssOS::Copying the qemu file from  D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/export/RadarProcessor_HW/sw/RadarProcessor_HW/qemu/
TRACE::2022-05-19.13:18:37::SCWMssOS::Copying the qemu file from  D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/export/RadarProcessor_HW/sw/RadarProcessor_HW/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-05-19.13:18:37::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::Completed writing the mss file at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-05-19.13:18:37::SCWMssOS::Mss edits present, copying mssfile into export location E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-19.13:18:37::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-19.13:18:37::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-05-19.13:18:37::SCWMssOS::skipping the bsp build ... 
TRACE::2022-05-19.13:18:37::SCWMssOS::Copying to export directory.
TRACE::2022-05-19.13:18:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-19.13:18:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-05-19.13:18:37::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-05-19.13:18:37::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-05-19.13:18:37::SCWSystem::Completed Processing the sysconfig RadarProcessor_HW
LOG::2022-05-19.13:18:37::SCWPlatform::Completed generating the artifacts for system configuration RadarProcessor_HW
TRACE::2022-05-19.13:18:37::SCWPlatform::Started preparing the platform 
TRACE::2022-05-19.13:18:37::SCWSystem::Writing the bif file for system config RadarProcessor_HW
TRACE::2022-05-19.13:18:37::SCWSystem::dir created 
TRACE::2022-05-19.13:18:37::SCWSystem::Writing the bif 
TRACE::2022-05-19.13:18:37::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-19.13:18:37::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-19.13:18:37::SCWPlatform::Completed generating the platform
TRACE::2022-05-19.13:18:37::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:18:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:18:37::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:18:37::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:18:37::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:18:37::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:18:37::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:18:37::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:18:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2022-05-19.13:18:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:18:37::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:18:37::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:18:37::SCWWriter::formatted JSON is {
	"platformName":	"RadarProcessor_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RadarProcessor_HW",
	"platHandOff":	"E:/Academics/BTP/Vivado/RadarProcessor3/RadarProcessor_HW.xsa",
	"platIntHandOff":	"<platformDir>/hw/RadarProcessor_HW.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RadarProcessor_HW",
	"systems":	[{
			"systemName":	"RadarProcessor_HW",
			"systemDesc":	"RadarProcessor_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RadarProcessor_HW",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"0c3031fbc4da81fa2efd448af85fa662",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6153acee4f6e1d598f88bd0df112871f",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-19.13:18:37::SCWPlatform::updated the xpfm file.
TRACE::2022-05-19.13:19:18::SCWPlatform::Clearing the existing platform
TRACE::2022-05-19.13:19:18::SCWSystem::Clearing the existing sysconfig
TRACE::2022-05-19.13:19:18::SCWBDomain::clearing the fsbl build
TRACE::2022-05-19.13:19:18::SCWMssOS::Removing the swdes entry for  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:19:18::SCWMssOS::Removing the swdes entry for  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:18::SCWSystem::Clearing the domains completed.
TRACE::2022-05-19.13:19:18::SCWPlatform::Clearing the opened hw db.
TRACE::2022-05-19.13:19:18::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:18::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:18::SCWPlatform:: Platform location is E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:18::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:18::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:18::SCWPlatform::Removing the HwDB with name E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:18::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:18::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:18::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:18::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:18::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:18::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-05-19.13:19:26::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWReader::Active system found as  RadarProcessor_HW
TRACE::2022-05-19.13:19:26::SCWReader::Handling sysconfig RadarProcessor_HW
TRACE::2022-05-19.13:19:26::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-19.13:19:26::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-05-19.13:19:26::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:26::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:26::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:26::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:26::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:26::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:26::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-05-19.13:19:26::SCWMssOS::No sw design opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWMssOS::mss exists loading the mss file  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWMssOS::Opened the sw design from mss  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWMssOS::Adding the swdes entry E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-05-19.13:19:26::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-19.13:19:26::SCWMssOS::Opened the sw design.  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:26::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:26::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:19:26::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:26::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:26::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:19:26::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-05-19.13:19:26::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:19:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:19:26::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:19:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-19.13:19:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:26::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:26::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:19:26::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWReader::No isolation master present  
TRACE::2022-05-19.13:19:26::SCWDomain::checking for install qemu data   : 
TRACE::2022-05-19.13:19:26::SCWDomain:: Using the QEMU Data from install at  : D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-05-19.13:19:26::SCWDomain:: Using the QEMU args  from install at  : D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:26::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:26::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:26::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:26::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:19:26::SCWMssOS::No sw design opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWMssOS::mss exists loading the mss file  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWMssOS::Opened the sw design from mss  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWMssOS::Adding the swdes entry E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-05-19.13:19:26::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-19.13:19:26::SCWMssOS::Opened the sw design.  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:19:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:19:26::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:19:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-05-19.13:19:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:26::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:26::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:19:26::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWReader::No isolation master present  
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:26::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:26::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:26::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:26::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:19:26::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:29::SCWMssOS::In reload Mss file.
TRACE::2022-05-19.13:19:29::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:29::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:29::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:29::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:29::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:29::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:29::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:29::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-05-19.13:19:29::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2022-05-19.13:19:29::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2022-05-19.13:19:29::SCWMssOS::Cleared the swdb table entry
TRACE::2022-05-19.13:19:29::SCWMssOS::No sw design opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:29::SCWMssOS::mss exists loading the mss file  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:29::SCWMssOS::Opened the sw design from mss  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:29::SCWMssOS::Adding the swdes entry E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-05-19.13:19:29::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-19.13:19:29::SCWMssOS::Opened the sw design.  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:29::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:19:29::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:19:29::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:19:29::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:29::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:29::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:29::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:29::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:29::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:29::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:29::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:19:29::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:29::SCWMssOS::Removing the swdes entry for  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:38::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:38::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:38::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:38::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:38::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:38::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:38::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:38::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:38::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:19:38::SCWMssOS::No sw design opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:38::SCWMssOS::mss exists loading the mss file  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:38::SCWMssOS::Opened the sw design from mss  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:38::SCWMssOS::Adding the swdes entry E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-05-19.13:19:38::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-19.13:19:38::SCWMssOS::Opened the sw design.  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:46::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:46::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:46::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:46::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:46::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:46::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:46::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:46::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:19:46::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:46::SCWMssOS::Adding Library:  xilffs:4.4
TRACE::2022-05-19.13:19:46::SCWMssOS::Added Library:  xilffs
TRACE::2022-05-19.13:19:46::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:46::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:46::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:46::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:46::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:46::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:46::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:46::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:19:46::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:49::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:19:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:19:49::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:19:49::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:19:49::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:19:49::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:19:49::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:19:49::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:49::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:49::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:49::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:49::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:49::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:49::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:19:49::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:19:49::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:19:49::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:49::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:49::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:49::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:49::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:49::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:49::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:49::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:19:49::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:49::SCWWriter::formatted JSON is {
	"platformName":	"RadarProcessor_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RadarProcessor_HW",
	"platHandOff":	"E:/Academics/BTP/Vivado/RadarProcessor3/RadarProcessor_HW.xsa",
	"platIntHandOff":	"<platformDir>/hw/RadarProcessor_HW.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RadarProcessor_HW",
	"systems":	[{
			"systemName":	"RadarProcessor_HW",
			"systemDesc":	"RadarProcessor_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RadarProcessor_HW",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"0c3031fbc4da81fa2efd448af85fa662",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"6153acee4f6e1d598f88bd0df112871f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-05-19.13:19:49::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:19:49::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:19:49::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:19:49::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:49::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:49::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:49::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:49::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:49::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:49::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:49::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:19:49::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:49::SCWMssOS::Removing the swdes entry for  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:50::SCWMssOS::In reload Mss file.
TRACE::2022-05-19.13:19:50::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:50::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:50::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:50::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:50::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:50::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:50::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:50::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:50::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:19:50::SCWMssOS::No sw design opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:50::SCWMssOS::mss exists loading the mss file  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:50::SCWMssOS::Opened the sw design from mss  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:50::SCWMssOS::Adding the swdes entry E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-05-19.13:19:50::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-19.13:19:51::SCWMssOS::Opened the sw design.  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:51::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:51::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:51::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:51::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:51::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:51::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:51::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:51::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:51::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:19:51::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:51::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2022-05-19.13:19:51::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:19:51::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:19:51::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:19:51::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:51::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:51::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:51::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:51::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:51::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:51::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:51::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:51::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:19:51::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:51::SCWMssOS::Removing the swdes entry for  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:51::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:51::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:51::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:51::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:19:51::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:19:51::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:19:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:19:51::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:19:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:19:51::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:51::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:19:51::SCWMssOS::No sw design opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:51::SCWMssOS::mss exists loading the mss file  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:51::SCWMssOS::Opened the sw design from mss  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:51::SCWMssOS::Adding the swdes entry E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-05-19.13:19:51::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-19.13:19:51::SCWMssOS::Opened the sw design.  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:19:51::SCWMssOS::Completed writing the mss file at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-05-19.13:19:51::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2022-05-19.13:19:54::SCWMssOS::Removing file E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp\system_0.mss
LOG::2022-05-19.13:22:58::SCWPlatform::Started generating the artifacts platform RadarProcessor_HW
TRACE::2022-05-19.13:22:58::SCWPlatform::Sanity checking of platform is completed
LOG::2022-05-19.13:22:58::SCWPlatform::Started generating the artifacts for system configuration RadarProcessor_HW
LOG::2022-05-19.13:22:58::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-05-19.13:22:58::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-05-19.13:22:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-19.13:22:58::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-05-19.13:22:58::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:22:58::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:22:58::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:22:58::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:22:58::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:22:58::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:22:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:22:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:22:58::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:22:58::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:22:58::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:22:58::SCWBDomain::Completed writing the mss file at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-05-19.13:22:58::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-19.13:22:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-05-19.13:22:58::SCWBDomain::System Command Ran  E:&  cd  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-05-19.13:22:58::SCWBDomain::make: Entering directory 'E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-05-19.13:22:58::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-05-19.13:22:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2022-05-19.13:22:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-19.13:22:59::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-19.13:22:59::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/canps_v3_5/src"

TRACE::2022-05-19.13:23:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/canps_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-19.13:23:26::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-19.13:23:26::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:26::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-19.13:23:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-19.13:23:26::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-19.13:23:26::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-05-19.13:23:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-05-19.13:23:27::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-05-19.13:23:27::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-19.13:23:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-19.13:23:27::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-19.13:23:27::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-19.13:23:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:23:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:23:28::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-05-19.13:23:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-19.13:23:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-19.13:23:28::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-05-19.13:23:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-19.13:23:29::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-19.13:23:29::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-05-19.13:23:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:23:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:23:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_12/src"

TRACE::2022-05-19.13:23:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:23:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:23:32::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-05-19.13:23:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:23:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:23:33::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-05-19.13:23:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:23:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:23:34::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-19.13:23:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-19.13:23:35::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-19.13:23:35::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-05-19.13:23:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:23:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:23:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-05-19.13:23:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-19.13:23:36::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-19.13:23:36::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-05-19.13:23:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-19.13:23:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-19.13:23:37::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2022-05-19.13:23:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:23:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:23:43::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-05-19.13:23:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-19.13:23:44::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-19.13:23:44::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-05-19.13:23:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-19.13:23:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-19.13:23:44::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-05-19.13:23:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:23:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:23:46::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-05-19.13:23:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:23:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:23:47::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-05-19.13:23:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:23:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:23:47::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-05-19.13:23:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-19.13:23:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-19.13:23:47::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-05-19.13:23:48::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-05-19.13:23:48::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2022-05-19.13:23:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2022-05-19.13:23:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-19.13:23:48::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-19.13:23:48::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/canps_v3_5/src"

TRACE::2022-05-19.13:23:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/canps_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-19.13:23:48::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-19.13:23:48::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-19.13:23:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-19.13:23:48::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-19.13:23:48::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-05-19.13:23:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-05-19.13:23:49::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-05-19.13:23:49::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-19.13:23:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-19.13:23:49::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-19.13:23:49::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-19.13:23:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:23:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:23:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-05-19.13:23:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-19.13:23:49::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-19.13:23:49::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-05-19.13:23:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-19.13:23:49::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-19.13:23:49::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-05-19.13:23:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:23:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:23:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_12/src"

TRACE::2022-05-19.13:23:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:23:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:23:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-05-19.13:23:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:23:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:23:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-05-19.13:23:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:23:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:23:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-19.13:23:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-19.13:23:49::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-19.13:23:49::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-05-19.13:23:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:23:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:23:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-05-19.13:23:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-19.13:23:49::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-19.13:23:49::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-05-19.13:23:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-19.13:23:50::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-19.13:23:50::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2022-05-19.13:23:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:23:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:23:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-05-19.13:23:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-19.13:23:50::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-19.13:23:50::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-05-19.13:23:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-19.13:23:50::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-19.13:23:50::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-05-19.13:23:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:23:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:23:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-05-19.13:23:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:23:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:23:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-05-19.13:23:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:23:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:23:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2022-05-19.13:23:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-19.13:23:51::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-19.13:23:51::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/canps_v3_5/src"

TRACE::2022-05-19.13:23:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/canps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-19.13:23:51::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-19.13:23:51::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-19.13:23:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-05-19.13:23:51::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-05-19.13:23:51::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-05-19.13:23:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-19.13:23:52::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-19.13:23:52::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-19.13:23:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-19.13:23:54::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-19.13:23:54::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-19.13:23:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-19.13:23:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-19.13:23:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-05-19.13:23:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-05-19.13:23:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-19.13:23:56::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-19.13:23:56::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-05-19.13:23:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-19.13:23:56::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-19.13:23:56::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:23:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-05-19.13:23:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-19.13:23:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-19.13:23:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-05-19.13:23:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_12/src"

TRACE::2022-05-19.13:23:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-19.13:23:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-19.13:23:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-05-19.13:23:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-05-19.13:23:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-19.13:23:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-19.13:23:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-05-19.13:23:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-05-19.13:23:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-19.13:23:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-19.13:23:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-05-19.13:23:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-19.13:24:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-19.13:24:00::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-19.13:24:00::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-05-19.13:24:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-19.13:24:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-19.13:24:00::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-05-19.13:24:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-05-19.13:24:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-19.13:24:03::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-19.13:24:03::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-05-19.13:24:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-19.13:24:04::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-19.13:24:04::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2022-05-19.13:24:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-19.13:24:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-19.13:24:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-05-19.13:24:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-05-19.13:24:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-19.13:24:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-19.13:24:06::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-05-19.13:24:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-19.13:24:07::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-19.13:24:07::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-05-19.13:24:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-19.13:24:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-19.13:24:08::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-05-19.13:24:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-05-19.13:24:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-19.13:24:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-19.13:24:08::SCWBDomain::files -g -Wall -Wextra"

TRACE::2022-05-19.13:24:18::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-05-19.13:24:18::SCWBDomain::make --no-print-directory archive

TRACE::2022-05-19.13:24:18::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-05-19.13:24:18::SCWBDomain::ortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0
TRACE::2022-05-19.13:24:18::SCWBDomain::/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_co
TRACE::2022-05-19.13:24:18::SCWBDomain::rtexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdma
TRACE::2022-05-19.13:24:18::SCWBDomain::ps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/
TRACE::2022-05-19.13:24:18::SCWBDomain::xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xttcps_selftest.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_corte
TRACE::2022-05-19.13:24:18::SCWBDomain::xa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/x
TRACE::2022-05-19.13:24:18::SCWBDomain::scugic_intr.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa
TRACE::2022-05-19.13:24:18::SCWBDomain::9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xiicps_intr.o ps7_cortexa9_0/lib/xcanps_g.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_co
TRACE::2022-05-19.13:24:18::SCWBDomain::rtexa9_0/lib/xiicps_slave.o ps7_cortexa9_0/lib/xcanps_sinit.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cor
TRACE::2022-05-19.13:24:18::SCWBDomain::texa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xcanps_selftest.o ps7_cortexa9_0/lib/xiicps_options.o ps
TRACE::2022-05-19.13:24:18::SCWBDomain::7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xttcps_options.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o
TRACE::2022-05-19.13:24:18::SCWBDomain:: ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xiicps_hw.
TRACE::2022-05-19.13:24:18::SCWBDomain::o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/getpid.o ps7_co
TRACE::2022-05-19.13:24:18::SCWBDomain::rtexa9_0/lib/xiicps_selftest.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.
TRACE::2022-05-19.13:24:18::SCWBDomain::o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xttcps.o ps7_cortexa9_0/lib/xpm_count
TRACE::2022-05-19.13:24:18::SCWBDomain::er.o ps7_cortexa9_0/lib/xiicps.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xiicps_master.o p
TRACE::2022-05-19.13:24:18::SCWBDomain::s7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xqspi
TRACE::2022-05-19.13:24:18::SCWBDomain::ps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/li
TRACE::2022-05-19.13:24:18::SCWBDomain::b/xemacps_control.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/x
TRACE::2022-05-19.13:24:18::SCWBDomain::canps.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/li
TRACE::2022-05-19.13:24:18::SCWBDomain::b/xscugic_hw.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/f
TRACE::2022-05-19.13:24:18::SCWBDomain::cntl.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xiicps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps
TRACE::2022-05-19.13:24:18::SCWBDomain::7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/_open.o ps7_cortex
TRACE::2022-05-19.13:24:18::SCWBDomain::a9_0/lib/print.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusb
TRACE::2022-05-19.13:24:18::SCWBDomain::ps_g.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/lib/translation_table.o ps7_corte
TRACE::2022-05-19.13:24:18::SCWBDomain::xa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/l
TRACE::2022-05-19.13:24:18::SCWBDomain::ib/cpu_init.o ps7_cortexa9_0/lib/xaxidma_bd.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/l
TRACE::2022-05-19.13:24:18::SCWBDomain::ib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_c
TRACE::2022-05-19.13:24:18::SCWBDomain::ortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xttcps_g.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xcanps_intr.o ps7_cort
TRACE::2022-05-19.13:24:18::SCWBDomain::exa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cor
TRACE::2022-05-19.13:24:18::SCWBDomain::texa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xttcps_sinit.o ps7_
TRACE::2022-05-19.13:24:18::SCWBDomain::cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0
TRACE::2022-05-19.13:24:18::SCWBDomain::/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0
TRACE::2022-05-19.13:24:18::SCWBDomain::/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xcanps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortex
TRACE::2022-05-19.13:24:18::SCWBDomain::a9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xiicps_sinit.o ps7_cortexa9_0/lib/xadcps_g.o ps7_co
TRACE::2022-05-19.13:24:18::SCWBDomain::rtexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xiicps_xfer.o

TRACE::2022-05-19.13:24:22::SCWBDomain::'Finished building libraries'

TRACE::2022-05-19.13:24:22::SCWBDomain::make: Leaving directory 'E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-05-19.13:24:22::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-05-19.13:24:22::SCWBDomain::exa9_0/include -I.

TRACE::2022-05-19.13:24:22::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-05-19.13:24:22::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-05-19.13:24:22::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-05-19.13:24:22::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-05-19.13:24:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-05-19.13:24:23::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-05-19.13:24:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-05-19.13:24:23::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-05-19.13:24:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-05-19.13:24:24::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-05-19.13:24:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-05-19.13:24:24::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-05-19.13:24:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-05-19.13:24:25::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-05-19.13:24:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-05-19.13:24:25::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-05-19.13:24:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-05-19.13:24:26::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-05-19.13:24:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-05-19.13:24:26::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-05-19.13:24:28::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-05-19.13:24:28::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-05-19.13:24:29::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap
TRACE::2022-05-19.13:24:29::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-19.13:24:29::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2022-05-19.13:24:29::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                       -Wl,--gc-sections -
TRACE::2022-05-19.13:24:29::SCWBDomain::Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-05-19.13:24:30::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2022-05-19.13:24:30::SCWSystem::Not a boot domain 
LOG::2022-05-19.13:24:30::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2022-05-19.13:24:30::SCWDomain::Generating domain artifcats
TRACE::2022-05-19.13:24:30::SCWMssOS::Generating standalone artifcats
TRACE::2022-05-19.13:24:30::SCWMssOS::Copying the qemu file from  D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/export/RadarProcessor_HW/sw/RadarProcessor_HW/qemu/
TRACE::2022-05-19.13:24:30::SCWMssOS::Copying the qemu file from  D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/export/RadarProcessor_HW/sw/RadarProcessor_HW/standalone_ps7_cortexa9_0/qemu/
TRACE::2022-05-19.13:24:30::SCWMssOS:: Copying the user libraries. 
TRACE::2022-05-19.13:24:30::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:24:30::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:24:30::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:24:30::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:24:30::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:24:30::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:24:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:24:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:24:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:24:30::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:24:30::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-05-19.13:24:30::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2022-05-19.13:24:30::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2022-05-19.13:24:30::SCWMssOS::Cleared the swdb table entry
TRACE::2022-05-19.13:24:30::SCWMssOS::No sw design opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:24:30::SCWMssOS::mss exists loading the mss file  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:24:30::SCWMssOS::Opened the sw design from mss  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:24:30::SCWMssOS::Adding the swdes entry E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-05-19.13:24:30::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-19.13:24:30::SCWMssOS::Opened the sw design.  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:24:30::SCWMssOS::Completed writing the mss file at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2022-05-19.13:24:30::SCWMssOS::Mss edits present, copying mssfile into export location E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:24:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-05-19.13:24:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-05-19.13:24:30::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2022-05-19.13:24:30::SCWMssOS::doing bsp build ... 
TRACE::2022-05-19.13:24:30::SCWMssOS::System Command Ran  E: & cd  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2022-05-19.13:24:31::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-05-19.13:24:31::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-05-19.13:24:31::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2022-05-19.13:24:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2022-05-19.13:24:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-19.13:24:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-19.13:24:31::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/canps_v3_5/src"

TRACE::2022-05-19.13:24:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/canps_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-19.13:24:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-19.13:24:31::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-19.13:24:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-05-19.13:24:31::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-05-19.13:24:31::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-05-19.13:24:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-05-19.13:24:32::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-05-19.13:24:32::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-19.13:24:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-19.13:24:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-19.13:24:32::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-19.13:24:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:24:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:24:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-05-19.13:24:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-19.13:24:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-19.13:24:32::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-05-19.13:24:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-19.13:24:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-19.13:24:32::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-05-19.13:24:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:24:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:24:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_12/src"

TRACE::2022-05-19.13:24:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:24:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:24:33::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-05-19.13:24:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:24:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:24:33::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-05-19.13:24:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:24:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:24:33::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-19.13:24:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-05-19.13:24:33::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-05-19.13:24:33::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-05-19.13:24:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:24:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:24:33::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-05-19.13:24:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-19.13:24:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-19.13:24:34::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-05-19.13:24:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-19.13:24:34::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-19.13:24:34::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2022-05-19.13:24:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:24:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:24:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-05-19.13:24:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-19.13:24:34::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-19.13:24:34::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-05-19.13:24:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-19.13:24:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-19.13:24:34::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-05-19.13:24:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:24:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:24:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-05-19.13:24:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-05-19.13:24:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-05-19.13:24:35::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_12/src"

TRACE::2022-05-19.13:24:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-19.13:24:38::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-19.13:24:38::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/canps_v3_5/src"

TRACE::2022-05-19.13:24:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/canps_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-19.13:24:38::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-19.13:24:38::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-05-19.13:24:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-05-19.13:24:38::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-05-19.13:24:38::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2022-05-19.13:24:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-05-19.13:24:39::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-05-19.13:24:39::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-05-19.13:24:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-19.13:24:39::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-19.13:24:39::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-05-19.13:24:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-19.13:24:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-19.13:24:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-19.13:24:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2022-05-19.13:24:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-19.13:24:40::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-19.13:24:40::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2022-05-19.13:24:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-19.13:24:41::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-19.13:24:41::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2022-05-19.13:24:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-19.13:24:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-19.13:24:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-19.13:24:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_12/src"

TRACE::2022-05-19.13:24:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-19.13:24:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-19.13:24:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-19.13:24:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2022-05-19.13:24:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-19.13:24:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-19.13:24:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-19.13:24:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2022-05-19.13:24:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-19.13:24:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-19.13:24:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-19.13:24:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-05-19.13:24:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-05-19.13:24:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-05-19.13:24:44::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2022-05-19.13:24:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-19.13:24:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-19.13:24:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-19.13:24:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2022-05-19.13:24:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-19.13:24:45::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-19.13:24:45::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2022-05-19.13:24:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-05-19.13:24:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-05-19.13:24:48::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2022-05-19.13:24:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-19.13:24:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-19.13:24:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-19.13:24:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2022-05-19.13:24:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-05-19.13:24:49::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-05-19.13:24:49::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2022-05-19.13:24:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-05-19.13:24:49::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-05-19.13:24:49::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2022-05-19.13:24:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2022-05-19.13:24:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-19.13:24:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-19.13:24:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-19.13:24:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2022-05-19.13:24:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-05-19.13:24:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-05-19.13:24:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2022-05-19.13:25:07::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-05-19.13:25:07::SCWMssOS::make --no-print-directory archive

TRACE::2022-05-19.13:25:08::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2022-05-19.13:25:08::SCWMssOS::ortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0
TRACE::2022-05-19.13:25:08::SCWMssOS::/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_co
TRACE::2022-05-19.13:25:08::SCWMssOS::rtexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdma
TRACE::2022-05-19.13:25:08::SCWMssOS::ps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/
TRACE::2022-05-19.13:25:08::SCWMssOS::xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xttcps_selftest.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_corte
TRACE::2022-05-19.13:25:08::SCWMssOS::xa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/x
TRACE::2022-05-19.13:25:08::SCWMssOS::scugic_intr.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa
TRACE::2022-05-19.13:25:08::SCWMssOS::9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xiicps_intr.o ps7_cortexa9_0/lib/xcanps_g.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_co
TRACE::2022-05-19.13:25:08::SCWMssOS::rtexa9_0/lib/xiicps_slave.o ps7_cortexa9_0/lib/xcanps_sinit.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cor
TRACE::2022-05-19.13:25:08::SCWMssOS::texa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xcanps_selftest.o ps7_cortexa9_0/lib/xiicps_options.o ps
TRACE::2022-05-19.13:25:08::SCWMssOS::7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xttcps_options.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o
TRACE::2022-05-19.13:25:08::SCWMssOS:: ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xiicps_hw.
TRACE::2022-05-19.13:25:08::SCWMssOS::o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/getpid.o ps7_co
TRACE::2022-05-19.13:25:08::SCWMssOS::rtexa9_0/lib/xiicps_selftest.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.
TRACE::2022-05-19.13:25:08::SCWMssOS::o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xttcps.o ps7_cortexa9_0/lib/xpm_count
TRACE::2022-05-19.13:25:08::SCWMssOS::er.o ps7_cortexa9_0/lib/xiicps.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xiicps_master.o p
TRACE::2022-05-19.13:25:08::SCWMssOS::s7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xqspi
TRACE::2022-05-19.13:25:08::SCWMssOS::ps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/li
TRACE::2022-05-19.13:25:08::SCWMssOS::b/xemacps_control.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/x
TRACE::2022-05-19.13:25:08::SCWMssOS::canps.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/li
TRACE::2022-05-19.13:25:08::SCWMssOS::b/xscugic_hw.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/f
TRACE::2022-05-19.13:25:08::SCWMssOS::cntl.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xiicps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps
TRACE::2022-05-19.13:25:08::SCWMssOS::7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/_open.o ps7_cortex
TRACE::2022-05-19.13:25:08::SCWMssOS::a9_0/lib/print.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusb
TRACE::2022-05-19.13:25:08::SCWMssOS::ps_g.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/lib/translation_table.o ps7_corte
TRACE::2022-05-19.13:25:08::SCWMssOS::xa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/l
TRACE::2022-05-19.13:25:08::SCWMssOS::ib/cpu_init.o ps7_cortexa9_0/lib/xaxidma_bd.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/l
TRACE::2022-05-19.13:25:08::SCWMssOS::ib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_c
TRACE::2022-05-19.13:25:08::SCWMssOS::ortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xttcps_g.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xcanps_intr.o ps7_cort
TRACE::2022-05-19.13:25:08::SCWMssOS::exa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cor
TRACE::2022-05-19.13:25:08::SCWMssOS::texa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xttcps_sinit.o ps7_
TRACE::2022-05-19.13:25:08::SCWMssOS::cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0
TRACE::2022-05-19.13:25:08::SCWMssOS::/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0
TRACE::2022-05-19.13:25:08::SCWMssOS::/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xcanps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortex
TRACE::2022-05-19.13:25:08::SCWMssOS::a9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xiicps_sinit.o ps7_cortexa9_0/lib/xadcps_g.o ps7_co
TRACE::2022-05-19.13:25:08::SCWMssOS::rtexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xiicps_xfer.o

TRACE::2022-05-19.13:25:08::SCWMssOS::'Finished building libraries'

TRACE::2022-05-19.13:25:09::SCWMssOS::Copying to export directory.
TRACE::2022-05-19.13:25:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-05-19.13:25:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-05-19.13:25:11::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2022-05-19.13:25:11::SCWSystem::Completed Processing the sysconfig RadarProcessor_HW
LOG::2022-05-19.13:25:11::SCWPlatform::Completed generating the artifacts for system configuration RadarProcessor_HW
TRACE::2022-05-19.13:25:11::SCWPlatform::Started preparing the platform 
TRACE::2022-05-19.13:25:11::SCWSystem::Writing the bif file for system config RadarProcessor_HW
TRACE::2022-05-19.13:25:11::SCWSystem::dir created 
TRACE::2022-05-19.13:25:11::SCWSystem::Writing the bif 
TRACE::2022-05-19.13:25:11::SCWPlatform::Started writing the spfm file 
TRACE::2022-05-19.13:25:11::SCWPlatform::Started writing the xpfm file 
TRACE::2022-05-19.13:25:11::SCWPlatform::Completed generating the platform
TRACE::2022-05-19.13:25:11::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:25:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:25:11::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:25:11::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:25:11::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:25:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:25:11::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:25:11::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:25:11::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:25:11::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:25:11::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:25:11::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:25:11::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:25:11::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:25:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:25:11::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:25:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:25:11::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:25:11::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:25:11::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-05-19.13:25:11::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:25:11::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:25:11::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:25:11::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:25:11::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:25:11::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:25:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:25:11::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:25:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:25:11::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:25:11::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:25:11::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:25:11::SCWWriter::formatted JSON is {
	"platformName":	"RadarProcessor_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"RadarProcessor_HW",
	"platHandOff":	"E:/Academics/BTP/Vivado/RadarProcessor3/RadarProcessor_HW.xsa",
	"platIntHandOff":	"<platformDir>/hw/RadarProcessor_HW.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"RadarProcessor_HW",
	"systems":	[{
			"systemName":	"RadarProcessor_HW",
			"systemDesc":	"RadarProcessor_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"RadarProcessor_HW",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"0c3031fbc4da81fa2efd448af85fa662",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Vivado2020/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"8c2ed83625785189f379056b284bc055",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-05-19.13:25:11::SCWPlatform::updated the xpfm file.
TRACE::2022-05-19.13:25:11::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:25:11::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:25:11::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:25:11::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:25:11::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:25:11::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:25:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:25:11::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:25:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:25:11::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:25:11::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:25:11::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:40:50::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:40:50::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:40:50::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:40:50::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:40:50::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:40:50::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:40:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:40:50::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:40:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:40:50::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:40:50::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:40:50::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:40:59::SCWMssOS::In reload Mss file.
TRACE::2022-05-19.13:40:59::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:40:59::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:40:59::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:40:59::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:40:59::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:40:59::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:40:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:40:59::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:40:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:40:59::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:40:59::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-05-19.13:40:59::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2022-05-19.13:40:59::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2022-05-19.13:40:59::SCWMssOS::Cleared the swdb table entry
TRACE::2022-05-19.13:40:59::SCWMssOS::No sw design opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:40:59::SCWMssOS::mss exists loading the mss file  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:40:59::SCWMssOS::Opened the sw design from mss  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:40:59::SCWMssOS::Adding the swdes entry E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2022-05-19.13:40:59::SCWMssOS::updating the scw layer about changes
TRACE::2022-05-19.13:41:00::SCWMssOS::Opened the sw design.  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:41:00::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:41:00::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:41:00::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:41:00::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:41:00::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:41:00::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:41:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:41:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:41:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:41:00::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:41:00::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:41:00::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:41:00::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2022-05-19.13:41:00::SCWMssOS::Saving the mss changes E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:41:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-05-19.13:41:00::SCWMssOS::Completed writemss as part of save.
TRACE::2022-05-19.13:41:00::SCWMssOS::Commit changes completed.
TRACE::2022-05-19.13:41:00::SCWPlatform::Trying to open the hw design at E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:41:00::SCWPlatform::DSA given E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:41:00::SCWPlatform::DSA absoulate path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:41:00::SCWPlatform::DSA directory E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw
TRACE::2022-05-19.13:41:00::SCWPlatform:: Platform Path E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/hw/RadarProcessor_HW.xsa
TRACE::2022-05-19.13:41:00::SCWPlatform:: Unique name xilinx:zc702::0.0
TRACE::2022-05-19.13:41:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2022-05-19.13:41:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2022-05-19.13:41:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-05-19.13:41:00::SCWMssOS::Checking the sw design at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:41:00::SCWMssOS::DEBUG:  swdes dump  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-05-19.13:41:00::SCWMssOS::Sw design exists and opened at  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2022-05-19.13:41:00::SCWMssOS::Removing the swdes entry for  E:/Academics/BTP/VitisSDK/Radar_Processor3/RadarProcessor_HW/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
