Classic Timing Analyzer report for ir
Wed Dec 04 00:31:32 2024
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                           ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.231 ns    ; a[1]      ; x[1]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.505 ns    ; x[3]~reg0 ; x[3]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.739 ns   ; a[6]      ; x[6]~reg0 ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+-------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To        ; To Clock ;
+-------+--------------+------------+-------+-----------+----------+
; N/A   ; None         ; 5.231 ns   ; a[1]  ; x[1]~reg0 ; clk      ;
; N/A   ; None         ; 5.119 ns   ; a[5]  ; x[5]~reg0 ; clk      ;
; N/A   ; None         ; 5.114 ns   ; a[2]  ; x[2]~reg0 ; clk      ;
; N/A   ; None         ; 4.715 ns   ; a[4]  ; x[4]~reg0 ; clk      ;
; N/A   ; None         ; 4.560 ns   ; a[3]  ; x[3]~reg0 ; clk      ;
; N/A   ; None         ; 4.500 ns   ; ld_ir ; x[0]~reg0 ; clk      ;
; N/A   ; None         ; 4.500 ns   ; ld_ir ; x[1]~reg0 ; clk      ;
; N/A   ; None         ; 4.500 ns   ; ld_ir ; x[2]~reg0 ; clk      ;
; N/A   ; None         ; 4.500 ns   ; ld_ir ; x[3]~reg0 ; clk      ;
; N/A   ; None         ; 4.500 ns   ; ld_ir ; x[4]~reg0 ; clk      ;
; N/A   ; None         ; 4.500 ns   ; ld_ir ; x[5]~reg0 ; clk      ;
; N/A   ; None         ; 4.500 ns   ; ld_ir ; x[6]~reg0 ; clk      ;
; N/A   ; None         ; 4.500 ns   ; ld_ir ; x[7]~reg0 ; clk      ;
; N/A   ; None         ; 4.467 ns   ; a[0]  ; x[0]~reg0 ; clk      ;
; N/A   ; None         ; 1.182 ns   ; a[7]  ; x[7]~reg0 ; clk      ;
; N/A   ; None         ; 1.005 ns   ; a[6]  ; x[6]~reg0 ; clk      ;
+-------+--------------+------------+-------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 8.505 ns   ; x[3]~reg0 ; x[3] ; clk        ;
; N/A   ; None         ; 8.476 ns   ; x[4]~reg0 ; x[4] ; clk        ;
; N/A   ; None         ; 7.886 ns   ; x[6]~reg0 ; x[6] ; clk        ;
; N/A   ; None         ; 7.742 ns   ; x[0]~reg0 ; x[0] ; clk        ;
; N/A   ; None         ; 7.728 ns   ; x[2]~reg0 ; x[2] ; clk        ;
; N/A   ; None         ; 7.400 ns   ; x[1]~reg0 ; x[1] ; clk        ;
; N/A   ; None         ; 7.399 ns   ; x[7]~reg0 ; x[7] ; clk        ;
; N/A   ; None         ; 7.391 ns   ; x[5]~reg0 ; x[5] ; clk        ;
+-------+--------------+------------+-----------+------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+-------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To        ; To Clock ;
+---------------+-------------+-----------+-------+-----------+----------+
; N/A           ; None        ; -0.739 ns ; a[6]  ; x[6]~reg0 ; clk      ;
; N/A           ; None        ; -0.916 ns ; a[7]  ; x[7]~reg0 ; clk      ;
; N/A           ; None        ; -4.201 ns ; a[0]  ; x[0]~reg0 ; clk      ;
; N/A           ; None        ; -4.234 ns ; ld_ir ; x[0]~reg0 ; clk      ;
; N/A           ; None        ; -4.234 ns ; ld_ir ; x[1]~reg0 ; clk      ;
; N/A           ; None        ; -4.234 ns ; ld_ir ; x[2]~reg0 ; clk      ;
; N/A           ; None        ; -4.234 ns ; ld_ir ; x[3]~reg0 ; clk      ;
; N/A           ; None        ; -4.234 ns ; ld_ir ; x[4]~reg0 ; clk      ;
; N/A           ; None        ; -4.234 ns ; ld_ir ; x[5]~reg0 ; clk      ;
; N/A           ; None        ; -4.234 ns ; ld_ir ; x[6]~reg0 ; clk      ;
; N/A           ; None        ; -4.234 ns ; ld_ir ; x[7]~reg0 ; clk      ;
; N/A           ; None        ; -4.294 ns ; a[3]  ; x[3]~reg0 ; clk      ;
; N/A           ; None        ; -4.449 ns ; a[4]  ; x[4]~reg0 ; clk      ;
; N/A           ; None        ; -4.848 ns ; a[2]  ; x[2]~reg0 ; clk      ;
; N/A           ; None        ; -4.853 ns ; a[5]  ; x[5]~reg0 ; clk      ;
; N/A           ; None        ; -4.965 ns ; a[1]  ; x[1]~reg0 ; clk      ;
+---------------+-------------+-----------+-------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 04 00:31:31 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ir -c ir --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "x[1]~reg0" (data pin = "a[1]", clock pin = "clk") is 5.231 ns
    Info: + Longest pin to register delay is 8.210 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_122; Fanout = 1; PIN Node = 'a[1]'
        Info: 2: + IC(6.952 ns) + CELL(0.206 ns) = 8.102 ns; Loc. = LCCOMB_X2_Y1_N26; Fanout = 1; COMB Node = 'x[1]~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.210 ns; Loc. = LCFF_X2_Y1_N27; Fanout = 1; REG Node = 'x[1]~reg0'
        Info: Total cell delay = 1.258 ns ( 15.32 % )
        Info: Total interconnect delay = 6.952 ns ( 84.68 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.939 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_41; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(1.319 ns) + CELL(0.666 ns) = 2.939 ns; Loc. = LCFF_X2_Y1_N27; Fanout = 1; REG Node = 'x[1]~reg0'
        Info: Total cell delay = 1.620 ns ( 55.12 % )
        Info: Total interconnect delay = 1.319 ns ( 44.88 % )
Info: tco from clock "clk" to destination pin "x[3]" through register "x[3]~reg0" is 8.505 ns
    Info: + Longest clock path from clock "clk" to source register is 2.939 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_41; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(1.319 ns) + CELL(0.666 ns) = 2.939 ns; Loc. = LCFF_X2_Y1_N7; Fanout = 1; REG Node = 'x[3]~reg0'
        Info: Total cell delay = 1.620 ns ( 55.12 % )
        Info: Total interconnect delay = 1.319 ns ( 44.88 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.262 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y1_N7; Fanout = 1; REG Node = 'x[3]~reg0'
        Info: 2: + IC(2.006 ns) + CELL(3.256 ns) = 5.262 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'x[3]'
        Info: Total cell delay = 3.256 ns ( 61.88 % )
        Info: Total interconnect delay = 2.006 ns ( 38.12 % )
Info: th for register "x[6]~reg0" (data pin = "a[6]", clock pin = "clk") is -0.739 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.939 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_41; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(1.319 ns) + CELL(0.666 ns) = 2.939 ns; Loc. = LCFF_X2_Y1_N29; Fanout = 1; REG Node = 'x[6]~reg0'
        Info: Total cell delay = 1.620 ns ( 55.12 % )
        Info: Total interconnect delay = 1.319 ns ( 44.88 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.984 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'a[6]'
        Info: 2: + IC(2.414 ns) + CELL(0.460 ns) = 3.984 ns; Loc. = LCFF_X2_Y1_N29; Fanout = 1; REG Node = 'x[6]~reg0'
        Info: Total cell delay = 1.570 ns ( 39.41 % )
        Info: Total interconnect delay = 2.414 ns ( 60.59 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Wed Dec 04 00:31:32 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


