{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688873198663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688873198663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 09 10:26:38 2023 " "Processing started: Sun Jul 09 10:26:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688873198663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688873198663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PRJ_DSD -c PRJ_DSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off PRJ_DSD -c PRJ_DSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688873198663 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1688873199335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_0808.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_0808.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_0808-behav " "Found design unit 1: ADC_0808-behav" {  } { { "ADC_0808.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/ADC_0808.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873200179 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_0808 " "Found entity 1: ADC_0808" {  } { { "ADC_0808.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/ADC_0808.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873200179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873200179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_ct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_ct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_CT-controller " "Found design unit 1: LCD_CT-controller" {  } { { "LCD_CT.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_CT.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873200188 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_CT " "Found entity 1: LCD_CT" {  } { { "LCD_CT.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_CT.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873200188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873200188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DATA-bhv_data " "Found design unit 1: LCD_DATA-bhv_data" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873200193 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DATA " "Found entity 1: LCD_DATA" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873200193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873200193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_tx-behav " "Found design unit 1: UART_tx-behav" {  } { { "UART_tx.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/UART_tx.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873200199 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/UART_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873200199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873200199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prj_dsd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prj_dsd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRJ_DSD-behav " "Found design unit 1: PRJ_DSD-behav" {  } { { "PRJ_DSD.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873200201 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRJ_DSD " "Found entity 1: PRJ_DSD" {  } { { "PRJ_DSD.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873200201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873200201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_clk-LogicFunction " "Found design unit 1: DIV_clk-LogicFunction" {  } { { "DIV_clk.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/DIV_clk.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873200209 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV_clk " "Found entity 1: DIV_clk" {  } { { "DIV_clk.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/DIV_clk.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873200209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873200209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PRJ_DSD " "Elaborating entity \"PRJ_DSD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1688873200392 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "START_TX_2 PRJ_DSD.vhd(40) " "Verilog HDL or VHDL warning at PRJ_DSD.vhd(40): object \"START_TX_2\" assigned a value but never read" {  } { { "PRJ_DSD.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1688873200392 "|PRJ_DSD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_CT LCD_CT:LCD_CT_PORTMAP " "Elaborating entity \"LCD_CT\" for hierarchy \"LCD_CT:LCD_CT_PORTMAP\"" {  } { { "PRJ_DSD.vhd" "LCD_CT_PORTMAP" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873200437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DATA LCD_DATA:LCD_CONVERT_DATA " "Elaborating entity \"LCD_DATA\" for hierarchy \"LCD_DATA:LCD_CONVERT_DATA\"" {  } { { "PRJ_DSD.vhd" "LCD_CONVERT_DATA" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873200444 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_chuc LCD_DATA.vhd(42) " "VHDL Process Statement warning at LCD_DATA.vhd(42): signal \"temp_chuc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1688873200449 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_dv LCD_DATA.vhd(43) " "VHDL Process Statement warning at LCD_DATA.vhd(43): signal \"temp_dv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1688873200449 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_chuc LCD_DATA.vhd(49) " "VHDL Process Statement warning at LCD_DATA.vhd(49): signal \"temp_chuc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1688873200449 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_dv LCD_DATA.vhd(50) " "VHDL Process Statement warning at LCD_DATA.vhd(50): signal \"temp_dv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1688873200449 "|PRJ_DSD|LCD_DATA:LCD_CONVERT_DATA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx UART_tx:UART_PORTMAP " "Elaborating entity \"UART_tx\" for hierarchy \"UART_tx:UART_PORTMAP\"" {  } { { "PRJ_DSD.vhd" "UART_PORTMAP" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873200465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_0808 ADC_0808:ADC_PORTMAP " "Elaborating entity \"ADC_0808\" for hierarchy \"ADC_0808:ADC_PORTMAP\"" {  } { { "PRJ_DSD.vhd" "ADC_PORTMAP" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873200495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_clk DIV_clk:DIV_CLK_PORTMAP " "Elaborating entity \"DIV_clk\" for hierarchy \"DIV_clk:DIV_CLK_PORTMAP\"" {  } { { "PRJ_DSD.vhd" "DIV_CLK_PORTMAP" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873200512 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_DATA:LCD_CONVERT_DATA\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_DATA:LCD_CONVERT_DATA\|Div1\"" {  } { { "LCD_DATA.vhd" "Div1" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873201684 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD_DATA:LCD_CONVERT_DATA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD_DATA:LCD_CONVERT_DATA\|Div0\"" {  } { { "LCD_DATA.vhd" "Div0" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873201684 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LCD_DATA:LCD_CONVERT_DATA\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LCD_DATA:LCD_CONVERT_DATA\|Mult1\"" {  } { { "LCD_DATA.vhd" "Mult1" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873201684 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "LCD_DATA:LCD_CONVERT_DATA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"LCD_DATA:LCD_CONVERT_DATA\|Mult0\"" {  } { { "LCD_DATA.vhd" "Mult0" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873201684 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1688873201684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_DATA:LCD_CONVERT_DATA\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_divide:Div1\"" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873201747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_DATA:LCD_CONVERT_DATA\|lpm_divide:Div1 " "Instantiated megafunction \"LCD_DATA:LCD_CONVERT_DATA\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873201747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873201747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873201747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873201747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873201747 ""}  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688873201747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6so.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6so.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6so " "Found entity 1: lpm_divide_6so" {  } { { "db/lpm_divide_6so.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/lpm_divide_6so.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873201861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873201861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/abs_divider_jbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873201885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873201885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873201917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873201917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873202042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873202042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873202167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873202167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_gq9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_gq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_gq9 " "Found entity 1: lpm_abs_gq9" {  } { { "db/lpm_abs_gq9.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/lpm_abs_gq9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873202198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873202198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_vr9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_vr9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_vr9 " "Found entity 1: lpm_abs_vr9" {  } { { "db/lpm_abs_vr9.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/lpm_abs_vr9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873202236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873202236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_DATA:LCD_CONVERT_DATA\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_divide:Div0\"" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873202257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_DATA:LCD_CONVERT_DATA\|lpm_divide:Div0 " "Instantiated megafunction \"LCD_DATA:LCD_CONVERT_DATA\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202257 ""}  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688873202257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/lpm_divide_4dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873202407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873202407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873202440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873202440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/alt_u_div_uve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873202476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873202476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult1\"" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873202552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult1 " "Instantiated megafunction \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202552 ""}  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688873202552 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult1\|multcore:mult_core LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202613 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202654 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult1\|altshift:external_latency_ffs LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 33 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\"" {  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873202695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0 " "Instantiated megafunction \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202695 ""}  } { { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688873202695 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|multcore:mult_core LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202706 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202708 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2ch " "Found entity 1: add_sub_2ch" {  } { { "db/add_sub_2ch.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/add_sub_2ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873202851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873202851 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202857 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6ch " "Found entity 1: add_sub_6ch" {  } { { "db/add_sub_6ch.tdf" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/db/add_sub_6ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873202961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873202961 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|altshift:external_latency_ffs LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"LCD_DATA:LCD_CONVERT_DATA\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "LCD_DATA.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/LCD_DATA.vhd" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873202972 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "11 " "Ignored 11 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "11 " "Ignored 11 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1688873203431 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1688873203431 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tt VCC " "Pin \"tt\" is stuck at VCC" {  } { { "PRJ_DSD.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688873204125 "|PRJ_DSD|tt"} { "Warning" "WMLS_MLS_STUCK_PIN" "tt2 VCC " "Pin \"tt2\" is stuck at VCC" {  } { { "PRJ_DSD.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688873204125 "|PRJ_DSD|tt2"} { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "PRJ_DSD.vhd" "" { Text "C:/Users/84778/OneDrive - Hanoi University of Science and Technology/Desktop/PRJ_FPGA/DSD_VHDL/PRJ_DSD.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688873204125 "|PRJ_DSD|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1688873204125 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1688873205924 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873205924 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "679 " "Implemented 679 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1688873206119 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1688873206119 ""} { "Info" "ICUT_CUT_TM_LCELLS" "623 " "Implemented 623 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1688873206119 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1688873206119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688873206175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 09 10:26:46 2023 " "Processing ended: Sun Jul 09 10:26:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688873206175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688873206175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688873206175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688873206175 ""}
