$date
	Sun Nov 12 12:59:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module assignment_tb $end
$var wire 1 ! q $end
$var wire 1 " p $end
$var wire 1 # g $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & c $end
$scope module uut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 1 # g $end
$var wire 1 " p $end
$var wire 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
1#
0"
1!
$end
#5
0#
0!
1%
#10
1#
1!
0%
1$
#15
0!
1"
1%
#20
0#
0"
1&
0%
0$
#25
1%
#30
0%
1$
#35
1#
1"
1%
#40
0#
0"
0%
0$
