

================================================================
== Vitis HLS Report for 'fc_layer1'
================================================================
* Date:           Tue Jul 20 14:28:31 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        fully1_cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  5.753 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     8071|     8071|  0.161 ms|  0.161 ms|  8071|  8071|     none|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1   |       10|       10|         1|          1|          1|    10|       yes|
        |- fc_layer1_label0  |     8036|     8036|        41|         41|         64|   196|       yes|
        |- fc_layer1_label3  |       10|       10|         2|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 41, depth = 41
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 41, D = 41, States = { 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 }
  Pipeline-2 : II = 1, D = 2, States = { 55 56 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 50 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 9 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 57 56 
56 --> 55 
57 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%output_V = alloca i64 1" [fully1_cnn.cpp:14]   --->   Operation 60 'alloca' 'output_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr i32 %output_V, i64 0, i64 0"   --->   Operation 61 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.67ns)   --->   "%store_ln731 = store i32 0, i4 %output_V_addr"   --->   Operation 62 'store' 'store_ln731' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%br_ln17 = br void" [fully1_cnn.cpp:17]   --->   Operation 63 'br' 'br_ln17' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%i = phi i4 0, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i4 %add_ln17, void %.split" [fully1_cnn.cpp:17]   --->   Operation 64 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.79ns)   --->   "%add_ln17 = add i4 %i, i4 1" [fully1_cnn.cpp:17]   --->   Operation 65 'add' 'add_ln17' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 66 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.72ns)   --->   "%icmp_ln17 = icmp_eq  i4 %i, i4 10" [fully1_cnn.cpp:17]   --->   Operation 67 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 68 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %.split, void" [fully1_cnn.cpp:17]   --->   Operation 69 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%i_cast = zext i4 %i" [fully1_cnn.cpp:17]   --->   Operation 70 'zext' 'i_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6"   --->   Operation 71 'specloopname' 'specloopname_ln183' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%output_V_addr_10 = getelementptr i32 %output_V, i64 0, i64 %i_cast" [fully1_cnn.cpp:18]   --->   Operation 72 'getelementptr' 'output_V_addr_10' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.67ns)   --->   "%store_ln18 = store i32 0, i4 %output_V_addr_10" [fully1_cnn.cpp:18]   --->   Operation 73 'store' 'store_ln18' <Predicate = (!icmp_ln17)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%output_V_addr_1 = getelementptr i32 %output_V, i64 0, i64 1"   --->   Operation 75 'getelementptr' 'output_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (0.67ns)   --->   "%output_V_load = load i4 %output_V_addr"   --->   Operation 76 'load' 'output_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 77 [2/2] (0.67ns)   --->   "%output_V_load_1 = load i4 %output_V_addr_1"   --->   Operation 77 'load' 'output_V_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%output_V_addr_2 = getelementptr i32 %output_V, i64 0, i64 2"   --->   Operation 78 'getelementptr' 'output_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%output_V_addr_3 = getelementptr i32 %output_V, i64 0, i64 3"   --->   Operation 79 'getelementptr' 'output_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/2] (0.67ns)   --->   "%output_V_load = load i4 %output_V_addr"   --->   Operation 80 'load' 'output_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 81 [1/2] (0.67ns)   --->   "%output_V_load_1 = load i4 %output_V_addr_1"   --->   Operation 81 'load' 'output_V_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 82 [2/2] (0.67ns)   --->   "%output_V_load_2 = load i4 %output_V_addr_2"   --->   Operation 82 'load' 'output_V_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 83 [2/2] (0.67ns)   --->   "%output_V_load_3 = load i4 %output_V_addr_3"   --->   Operation 83 'load' 'output_V_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 0.67>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%output_V_addr_4 = getelementptr i32 %output_V, i64 0, i64 4"   --->   Operation 84 'getelementptr' 'output_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%output_V_addr_5 = getelementptr i32 %output_V, i64 0, i64 5"   --->   Operation 85 'getelementptr' 'output_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/2] (0.67ns)   --->   "%output_V_load_2 = load i4 %output_V_addr_2"   --->   Operation 86 'load' 'output_V_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 87 [1/2] (0.67ns)   --->   "%output_V_load_3 = load i4 %output_V_addr_3"   --->   Operation 87 'load' 'output_V_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 88 [2/2] (0.67ns)   --->   "%output_V_load_4 = load i4 %output_V_addr_4"   --->   Operation 88 'load' 'output_V_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 89 [2/2] (0.67ns)   --->   "%output_V_load_5 = load i4 %output_V_addr_5"   --->   Operation 89 'load' 'output_V_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 0.67>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%output_V_addr_6 = getelementptr i32 %output_V, i64 0, i64 6"   --->   Operation 90 'getelementptr' 'output_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%output_V_addr_7 = getelementptr i32 %output_V, i64 0, i64 7"   --->   Operation 91 'getelementptr' 'output_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/2] (0.67ns)   --->   "%output_V_load_4 = load i4 %output_V_addr_4"   --->   Operation 92 'load' 'output_V_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 93 [1/2] (0.67ns)   --->   "%output_V_load_5 = load i4 %output_V_addr_5"   --->   Operation 93 'load' 'output_V_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 94 [2/2] (0.67ns)   --->   "%output_V_load_6 = load i4 %output_V_addr_6"   --->   Operation 94 'load' 'output_V_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 95 [2/2] (0.67ns)   --->   "%output_V_load_7 = load i4 %output_V_addr_7"   --->   Operation 95 'load' 'output_V_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 0.67>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%output_V_addr_8 = getelementptr i32 %output_V, i64 0, i64 8"   --->   Operation 96 'getelementptr' 'output_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%output_V_addr_9 = getelementptr i32 %output_V, i64 0, i64 9"   --->   Operation 97 'getelementptr' 'output_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/2] (0.67ns)   --->   "%output_V_load_6 = load i4 %output_V_addr_6"   --->   Operation 98 'load' 'output_V_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 99 [1/2] (0.67ns)   --->   "%output_V_load_7 = load i4 %output_V_addr_7"   --->   Operation 99 'load' 'output_V_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 100 [2/2] (0.67ns)   --->   "%output_V_load_8 = load i4 %output_V_addr_8"   --->   Operation 100 'load' 'output_V_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 101 [2/2] (0.67ns)   --->   "%output_V_load_9 = load i4 %output_V_addr_9"   --->   Operation 101 'load' 'output_V_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 0.67>
ST_8 : Operation 102 [1/2] (0.67ns)   --->   "%output_V_load_8 = load i4 %output_V_addr_8"   --->   Operation 102 'load' 'output_V_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 103 [1/2] (0.67ns)   --->   "%output_V_load_9 = load i4 %output_V_addr_9"   --->   Operation 103 'load' 'output_V_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 104 [1/1] (0.42ns)   --->   "%br_ln20 = br void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [fully1_cnn.cpp:20]   --->   Operation 104 'br' 'br_ln20' <Predicate = true> <Delay = 0.42>

State 9 <SV = 8> <Delay = 1.23>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%j = phi i8 %add_ln20, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i8 0, void" [fully1_cnn.cpp:20]   --->   Operation 105 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%lhs_18 = phi i32 %trunc_ln708_8, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %output_V_load_9, void"   --->   Operation 106 'phi' 'lhs_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%lhs_16 = phi i32 %trunc_ln708_7, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %output_V_load_8, void"   --->   Operation 107 'phi' 'lhs_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%lhs_14 = phi i32 %trunc_ln708_6, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %output_V_load_7, void"   --->   Operation 108 'phi' 'lhs_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%lhs_12 = phi i32 %trunc_ln708_5, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %output_V_load_6, void"   --->   Operation 109 'phi' 'lhs_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%lhs_10 = phi i32 %trunc_ln708_4, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %output_V_load_5, void"   --->   Operation 110 'phi' 'lhs_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%lhs_8 = phi i32 %trunc_ln708_3, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %output_V_load_4, void"   --->   Operation 111 'phi' 'lhs_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%lhs_6 = phi i32 %trunc_ln708_2, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %output_V_load_3, void"   --->   Operation 112 'phi' 'lhs_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%lhs_4 = phi i32 %trunc_ln708_1, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %output_V_load_2, void"   --->   Operation 113 'phi' 'lhs_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%lhs_2 = phi i32 %trunc_ln708_s, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %output_V_load_1, void"   --->   Operation 114 'phi' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%lhs = phi i32 %trunc_ln, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 %output_V_load, void"   --->   Operation 115 'phi' 'lhs' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.76ns)   --->   "%add_ln20 = add i8 %j, i8 1" [fully1_cnn.cpp:20]   --->   Operation 116 'add' 'add_ln20' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.84ns)   --->   "%icmp_ln20 = icmp_eq  i8 %j, i8 196" [fully1_cnn.cpp:20]   --->   Operation 117 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 118 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void" [fully1_cnn.cpp:20]   --->   Operation 119 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i8 %j" [fully1_cnn.cpp:20]   --->   Operation 120 'zext' 'zext_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_0_addr = getelementptr i22 %fc_layer1_weights_V_0, i64 0, i64 %zext_ln20"   --->   Operation 121 'getelementptr' 'fc_layer1_weights_V_0_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 122 [2/2] (1.23ns)   --->   "%r_V = load i11 %fc_layer1_weights_V_0_addr"   --->   Operation 122 'load' 'r_V' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_1_addr = getelementptr i23 %fc_layer1_weights_V_1, i64 0, i64 %zext_ln20"   --->   Operation 123 'getelementptr' 'fc_layer1_weights_V_1_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 124 [2/2] (1.23ns)   --->   "%r_V_2 = load i11 %fc_layer1_weights_V_1_addr"   --->   Operation 124 'load' 'r_V_2' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_2_addr = getelementptr i23 %fc_layer1_weights_V_2, i64 0, i64 %zext_ln20"   --->   Operation 125 'getelementptr' 'fc_layer1_weights_V_2_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 126 [2/2] (1.23ns)   --->   "%r_V_4 = load i11 %fc_layer1_weights_V_2_addr"   --->   Operation 126 'load' 'r_V_4' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_3_addr = getelementptr i23 %fc_layer1_weights_V_3, i64 0, i64 %zext_ln20"   --->   Operation 127 'getelementptr' 'fc_layer1_weights_V_3_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 128 [2/2] (1.23ns)   --->   "%r_V_6 = load i11 %fc_layer1_weights_V_3_addr"   --->   Operation 128 'load' 'r_V_6' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_4_addr = getelementptr i24 %fc_layer1_weights_V_4, i64 0, i64 %zext_ln20"   --->   Operation 129 'getelementptr' 'fc_layer1_weights_V_4_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 130 [2/2] (1.23ns)   --->   "%r_V_8 = load i11 %fc_layer1_weights_V_4_addr"   --->   Operation 130 'load' 'r_V_8' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 1568> <ROM>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_5_addr = getelementptr i23 %fc_layer1_weights_V_5, i64 0, i64 %zext_ln20"   --->   Operation 131 'getelementptr' 'fc_layer1_weights_V_5_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 132 [2/2] (1.23ns)   --->   "%r_V_10 = load i11 %fc_layer1_weights_V_5_addr"   --->   Operation 132 'load' 'r_V_10' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_6_addr = getelementptr i21 %fc_layer1_weights_V_6, i64 0, i64 %zext_ln20"   --->   Operation 133 'getelementptr' 'fc_layer1_weights_V_6_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 134 [2/2] (1.23ns)   --->   "%r_V_12 = load i11 %fc_layer1_weights_V_6_addr"   --->   Operation 134 'load' 'r_V_12' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1568> <ROM>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_7_addr = getelementptr i22 %fc_layer1_weights_V_7, i64 0, i64 %zext_ln20"   --->   Operation 135 'getelementptr' 'fc_layer1_weights_V_7_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 136 [2/2] (1.23ns)   --->   "%r_V_14 = load i11 %fc_layer1_weights_V_7_addr"   --->   Operation 136 'load' 'r_V_14' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_8_addr = getelementptr i20 %fc_layer1_weights_V_8, i64 0, i64 %zext_ln20"   --->   Operation 137 'getelementptr' 'fc_layer1_weights_V_8_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 138 [2/2] (1.23ns)   --->   "%r_V_16 = load i11 %fc_layer1_weights_V_8_addr"   --->   Operation 138 'load' 'r_V_16' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 1568> <ROM>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_9_addr = getelementptr i23 %fc_layer1_weights_V_9, i64 0, i64 %zext_ln20"   --->   Operation 139 'getelementptr' 'fc_layer1_weights_V_9_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 140 [2/2] (1.23ns)   --->   "%r_V_18 = load i11 %fc_layer1_weights_V_9_addr"   --->   Operation 140 'load' 'r_V_18' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>

State 10 <SV = 9> <Delay = 5.75>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln20_3 = zext i8 %j" [fully1_cnn.cpp:20]   --->   Operation 141 'zext' 'zext_ln20_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%read_V = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 142 'read' 'read_V' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i32 %read_V"   --->   Operation 143 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i32 %read_V"   --->   Operation 144 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/2] (1.23ns)   --->   "%r_V = load i11 %fc_layer1_weights_V_0_addr"   --->   Operation 145 'load' 'r_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i22 %r_V"   --->   Operation 146 'sext' 'sext_ln1115' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (3.42ns)   --->   "%r_V_1 = mul i53 %sext_ln1115, i53 %sext_ln1116_4"   --->   Operation 147 'mul' 'r_V_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs, i24 0"   --->   Operation 148 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i53 %r_V_1"   --->   Operation 149 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (1.09ns)   --->   "%ret_V = add i56 %lhs_1, i56 %sext_ln703"   --->   Operation 150 'add' 'ret_V' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/2] (1.23ns)   --->   "%r_V_2 = load i11 %fc_layer1_weights_V_1_addr"   --->   Operation 151 'load' 'r_V_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1115_1 = sext i23 %r_V_2"   --->   Operation 152 'sext' 'sext_ln1115_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (3.42ns)   --->   "%r_V_3 = mul i54 %sext_ln1115_1, i54 %sext_ln1116_3"   --->   Operation 153 'mul' 'r_V_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_2, i24 0"   --->   Operation 154 'bitconcatenate' 'lhs_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i54 %r_V_3"   --->   Operation 155 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (1.09ns)   --->   "%ret_V_1 = add i56 %lhs_3, i56 %sext_ln703_1"   --->   Operation 156 'add' 'ret_V_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/2] (1.23ns)   --->   "%r_V_4 = load i11 %fc_layer1_weights_V_2_addr"   --->   Operation 157 'load' 'r_V_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_10 : Operation 158 [1/2] (1.23ns)   --->   "%r_V_6 = load i11 %fc_layer1_weights_V_3_addr"   --->   Operation 158 'load' 'r_V_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_10 : Operation 159 [1/2] (1.23ns)   --->   "%r_V_8 = load i11 %fc_layer1_weights_V_4_addr"   --->   Operation 159 'load' 'r_V_8' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 1568> <ROM>
ST_10 : Operation 160 [1/2] (1.23ns)   --->   "%r_V_10 = load i11 %fc_layer1_weights_V_5_addr"   --->   Operation 160 'load' 'r_V_10' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_10 : Operation 161 [1/2] (1.23ns)   --->   "%r_V_12 = load i11 %fc_layer1_weights_V_6_addr"   --->   Operation 161 'load' 'r_V_12' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1568> <ROM>
ST_10 : Operation 162 [1/2] (1.23ns)   --->   "%r_V_14 = load i11 %fc_layer1_weights_V_7_addr"   --->   Operation 162 'load' 'r_V_14' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_10 : Operation 163 [1/2] (1.23ns)   --->   "%r_V_16 = load i11 %fc_layer1_weights_V_8_addr"   --->   Operation 163 'load' 'r_V_16' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 1568> <ROM>
ST_10 : Operation 164 [1/2] (1.23ns)   --->   "%r_V_18 = load i11 %fc_layer1_weights_V_9_addr"   --->   Operation 164 'load' 'r_V_18' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_10 : Operation 165 [1/1] (0.77ns)   --->   "%empty_13 = add i9 %zext_ln20_3, i9 196" [fully1_cnn.cpp:20]   --->   Operation 165 'add' 'empty_13' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%p_cast45 = zext i9 %empty_13" [fully1_cnn.cpp:20]   --->   Operation 166 'zext' 'p_cast45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_0_addr_1 = getelementptr i22 %fc_layer1_weights_V_0, i64 0, i64 %p_cast45"   --->   Operation 167 'getelementptr' 'fc_layer1_weights_V_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [2/2] (1.23ns)   --->   "%r_V_20 = load i11 %fc_layer1_weights_V_0_addr_1"   --->   Operation 168 'load' 'r_V_20' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V, i32 24, i32 55"   --->   Operation 169 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_1_addr_1 = getelementptr i23 %fc_layer1_weights_V_1, i64 0, i64 %p_cast45"   --->   Operation 170 'getelementptr' 'fc_layer1_weights_V_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [2/2] (1.23ns)   --->   "%r_V_22 = load i11 %fc_layer1_weights_V_1_addr_1"   --->   Operation 171 'load' 'r_V_22' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_1, i32 24, i32 55"   --->   Operation 172 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_2_addr_1 = getelementptr i23 %fc_layer1_weights_V_2, i64 0, i64 %p_cast45"   --->   Operation 173 'getelementptr' 'fc_layer1_weights_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [2/2] (1.23ns)   --->   "%r_V_24 = load i11 %fc_layer1_weights_V_2_addr_1"   --->   Operation 174 'load' 'r_V_24' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_3_addr_1 = getelementptr i23 %fc_layer1_weights_V_3, i64 0, i64 %p_cast45"   --->   Operation 175 'getelementptr' 'fc_layer1_weights_V_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [2/2] (1.23ns)   --->   "%r_V_26 = load i11 %fc_layer1_weights_V_3_addr_1"   --->   Operation 176 'load' 'r_V_26' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_4_addr_1 = getelementptr i24 %fc_layer1_weights_V_4, i64 0, i64 %p_cast45"   --->   Operation 177 'getelementptr' 'fc_layer1_weights_V_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [2/2] (1.23ns)   --->   "%r_V_28 = load i11 %fc_layer1_weights_V_4_addr_1"   --->   Operation 178 'load' 'r_V_28' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 1568> <ROM>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_5_addr_1 = getelementptr i23 %fc_layer1_weights_V_5, i64 0, i64 %p_cast45"   --->   Operation 179 'getelementptr' 'fc_layer1_weights_V_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [2/2] (1.23ns)   --->   "%r_V_30 = load i11 %fc_layer1_weights_V_5_addr_1"   --->   Operation 180 'load' 'r_V_30' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_6_addr_1 = getelementptr i21 %fc_layer1_weights_V_6, i64 0, i64 %p_cast45"   --->   Operation 181 'getelementptr' 'fc_layer1_weights_V_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [2/2] (1.23ns)   --->   "%r_V_32 = load i11 %fc_layer1_weights_V_6_addr_1"   --->   Operation 182 'load' 'r_V_32' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1568> <ROM>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_7_addr_1 = getelementptr i22 %fc_layer1_weights_V_7, i64 0, i64 %p_cast45"   --->   Operation 183 'getelementptr' 'fc_layer1_weights_V_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [2/2] (1.23ns)   --->   "%r_V_34 = load i11 %fc_layer1_weights_V_7_addr_1"   --->   Operation 184 'load' 'r_V_34' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_8_addr_1 = getelementptr i20 %fc_layer1_weights_V_8, i64 0, i64 %p_cast45"   --->   Operation 185 'getelementptr' 'fc_layer1_weights_V_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [2/2] (1.23ns)   --->   "%r_V_36 = load i11 %fc_layer1_weights_V_8_addr_1"   --->   Operation 186 'load' 'r_V_36' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 1568> <ROM>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_9_addr_1 = getelementptr i23 %fc_layer1_weights_V_9, i64 0, i64 %p_cast45"   --->   Operation 187 'getelementptr' 'fc_layer1_weights_V_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [2/2] (1.23ns)   --->   "%r_V_38 = load i11 %fc_layer1_weights_V_9_addr_1"   --->   Operation 188 'load' 'r_V_38' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>

State 11 <SV = 10> <Delay = 4.51>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i8 %j" [fully1_cnn.cpp:20]   --->   Operation 189 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i8 %j" [fully1_cnn.cpp:20]   --->   Operation 190 'zext' 'zext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1115_2 = sext i23 %r_V_4"   --->   Operation 191 'sext' 'sext_ln1115_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (3.42ns)   --->   "%r_V_5 = mul i54 %sext_ln1115_2, i54 %sext_ln1116_3"   --->   Operation 192 'mul' 'r_V_5' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%lhs_5 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_4, i24 0"   --->   Operation 193 'bitconcatenate' 'lhs_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i54 %r_V_5"   --->   Operation 194 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (1.09ns)   --->   "%ret_V_2 = add i56 %lhs_5, i56 %sext_ln703_2"   --->   Operation 195 'add' 'ret_V_2' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1115_3 = sext i23 %r_V_6"   --->   Operation 196 'sext' 'sext_ln1115_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (3.42ns)   --->   "%r_V_7 = mul i54 %sext_ln1115_3, i54 %sext_ln1116_3"   --->   Operation 197 'mul' 'r_V_7' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%lhs_7 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_6, i24 0"   --->   Operation 198 'bitconcatenate' 'lhs_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i54 %r_V_7"   --->   Operation 199 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (1.09ns)   --->   "%ret_V_3 = add i56 %lhs_7, i56 %sext_ln703_3"   --->   Operation 200 'add' 'ret_V_3' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%read_V_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 201 'read' 'read_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 202 [1/2] (1.23ns)   --->   "%r_V_20 = load i11 %fc_layer1_weights_V_0_addr_1"   --->   Operation 202 'load' 'r_V_20' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_11 : Operation 203 [1/2] (1.23ns)   --->   "%r_V_22 = load i11 %fc_layer1_weights_V_1_addr_1"   --->   Operation 203 'load' 'r_V_22' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_11 : Operation 204 [1/2] (1.23ns)   --->   "%r_V_24 = load i11 %fc_layer1_weights_V_2_addr_1"   --->   Operation 204 'load' 'r_V_24' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_2, i32 24, i32 55"   --->   Operation 205 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 206 [1/2] (1.23ns)   --->   "%r_V_26 = load i11 %fc_layer1_weights_V_3_addr_1"   --->   Operation 206 'load' 'r_V_26' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_3, i32 24, i32 55"   --->   Operation 207 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [1/2] (1.23ns)   --->   "%r_V_28 = load i11 %fc_layer1_weights_V_4_addr_1"   --->   Operation 208 'load' 'r_V_28' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 1568> <ROM>
ST_11 : Operation 209 [1/2] (1.23ns)   --->   "%r_V_30 = load i11 %fc_layer1_weights_V_5_addr_1"   --->   Operation 209 'load' 'r_V_30' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_11 : Operation 210 [1/2] (1.23ns)   --->   "%r_V_32 = load i11 %fc_layer1_weights_V_6_addr_1"   --->   Operation 210 'load' 'r_V_32' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1568> <ROM>
ST_11 : Operation 211 [1/2] (1.23ns)   --->   "%r_V_34 = load i11 %fc_layer1_weights_V_7_addr_1"   --->   Operation 211 'load' 'r_V_34' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_11 : Operation 212 [1/2] (1.23ns)   --->   "%r_V_36 = load i11 %fc_layer1_weights_V_8_addr_1"   --->   Operation 212 'load' 'r_V_36' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 1568> <ROM>
ST_11 : Operation 213 [1/2] (1.23ns)   --->   "%r_V_38 = load i11 %fc_layer1_weights_V_9_addr_1"   --->   Operation 213 'load' 'r_V_38' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_11 : Operation 214 [1/1] (0.78ns)   --->   "%empty_14 = add i10 %zext_ln20_2, i10 392" [fully1_cnn.cpp:20]   --->   Operation 214 'add' 'empty_14' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%p_cast46 = zext i10 %empty_14" [fully1_cnn.cpp:20]   --->   Operation 215 'zext' 'p_cast46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_0_addr_2 = getelementptr i22 %fc_layer1_weights_V_0, i64 0, i64 %p_cast46"   --->   Operation 216 'getelementptr' 'fc_layer1_weights_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 217 [2/2] (1.23ns)   --->   "%r_V_40 = load i11 %fc_layer1_weights_V_0_addr_2"   --->   Operation 217 'load' 'r_V_40' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_1_addr_2 = getelementptr i23 %fc_layer1_weights_V_1, i64 0, i64 %p_cast46"   --->   Operation 218 'getelementptr' 'fc_layer1_weights_V_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [2/2] (1.23ns)   --->   "%r_V_42 = load i11 %fc_layer1_weights_V_1_addr_2"   --->   Operation 219 'load' 'r_V_42' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_2_addr_2 = getelementptr i23 %fc_layer1_weights_V_2, i64 0, i64 %p_cast46"   --->   Operation 220 'getelementptr' 'fc_layer1_weights_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 221 [2/2] (1.23ns)   --->   "%r_V_44 = load i11 %fc_layer1_weights_V_2_addr_2"   --->   Operation 221 'load' 'r_V_44' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_3_addr_2 = getelementptr i23 %fc_layer1_weights_V_3, i64 0, i64 %p_cast46"   --->   Operation 222 'getelementptr' 'fc_layer1_weights_V_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 223 [2/2] (1.23ns)   --->   "%r_V_46 = load i11 %fc_layer1_weights_V_3_addr_2"   --->   Operation 223 'load' 'r_V_46' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_4_addr_2 = getelementptr i24 %fc_layer1_weights_V_4, i64 0, i64 %p_cast46"   --->   Operation 224 'getelementptr' 'fc_layer1_weights_V_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 225 [2/2] (1.23ns)   --->   "%r_V_48 = load i11 %fc_layer1_weights_V_4_addr_2"   --->   Operation 225 'load' 'r_V_48' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 1568> <ROM>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_5_addr_2 = getelementptr i23 %fc_layer1_weights_V_5, i64 0, i64 %p_cast46"   --->   Operation 226 'getelementptr' 'fc_layer1_weights_V_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 227 [2/2] (1.23ns)   --->   "%r_V_50 = load i11 %fc_layer1_weights_V_5_addr_2"   --->   Operation 227 'load' 'r_V_50' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_6_addr_2 = getelementptr i21 %fc_layer1_weights_V_6, i64 0, i64 %p_cast46"   --->   Operation 228 'getelementptr' 'fc_layer1_weights_V_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [2/2] (1.23ns)   --->   "%r_V_52 = load i11 %fc_layer1_weights_V_6_addr_2"   --->   Operation 229 'load' 'r_V_52' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1568> <ROM>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_7_addr_2 = getelementptr i22 %fc_layer1_weights_V_7, i64 0, i64 %p_cast46"   --->   Operation 230 'getelementptr' 'fc_layer1_weights_V_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 231 [2/2] (1.23ns)   --->   "%r_V_54 = load i11 %fc_layer1_weights_V_7_addr_2"   --->   Operation 231 'load' 'r_V_54' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_8_addr_2 = getelementptr i20 %fc_layer1_weights_V_8, i64 0, i64 %p_cast46"   --->   Operation 232 'getelementptr' 'fc_layer1_weights_V_8_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 233 [2/2] (1.23ns)   --->   "%r_V_56 = load i11 %fc_layer1_weights_V_8_addr_2"   --->   Operation 233 'load' 'r_V_56' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 1568> <ROM>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_9_addr_2 = getelementptr i23 %fc_layer1_weights_V_9, i64 0, i64 %p_cast46"   --->   Operation 234 'getelementptr' 'fc_layer1_weights_V_9_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 235 [2/2] (1.23ns)   --->   "%r_V_58 = load i11 %fc_layer1_weights_V_9_addr_2"   --->   Operation 235 'load' 'r_V_58' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>

State 12 <SV = 11> <Delay = 4.51>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i32 %read_V"   --->   Operation 236 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1115_4 = sext i24 %r_V_8"   --->   Operation 237 'sext' 'sext_ln1115_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (3.42ns)   --->   "%r_V_9 = mul i55 %sext_ln1115_4, i55 %sext_ln1116_2"   --->   Operation 238 'mul' 'r_V_9' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%lhs_9 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_8, i24 0"   --->   Operation 239 'bitconcatenate' 'lhs_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i55 %r_V_9"   --->   Operation 240 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (1.09ns)   --->   "%ret_V_4 = add i56 %lhs_9, i56 %sext_ln703_4"   --->   Operation 241 'add' 'ret_V_4' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1115_5 = sext i23 %r_V_10"   --->   Operation 242 'sext' 'sext_ln1115_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (3.42ns)   --->   "%r_V_11 = mul i54 %sext_ln1115_5, i54 %sext_ln1116_3"   --->   Operation 243 'mul' 'r_V_11' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%lhs_11 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_10, i24 0"   --->   Operation 244 'bitconcatenate' 'lhs_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i54 %r_V_11"   --->   Operation 245 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (1.09ns)   --->   "%ret_V_5 = add i56 %lhs_11, i56 %sext_ln703_5"   --->   Operation 246 'add' 'ret_V_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_4, i32 24, i32 55"   --->   Operation 247 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_5, i32 24, i32 55"   --->   Operation 248 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%read_V_2 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 249 'read' 'read_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 250 [1/2] (1.23ns)   --->   "%r_V_40 = load i11 %fc_layer1_weights_V_0_addr_2"   --->   Operation 250 'load' 'r_V_40' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_12 : Operation 251 [1/2] (1.23ns)   --->   "%r_V_42 = load i11 %fc_layer1_weights_V_1_addr_2"   --->   Operation 251 'load' 'r_V_42' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_12 : Operation 252 [1/2] (1.23ns)   --->   "%r_V_44 = load i11 %fc_layer1_weights_V_2_addr_2"   --->   Operation 252 'load' 'r_V_44' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_12 : Operation 253 [1/2] (1.23ns)   --->   "%r_V_46 = load i11 %fc_layer1_weights_V_3_addr_2"   --->   Operation 253 'load' 'r_V_46' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_12 : Operation 254 [1/2] (1.23ns)   --->   "%r_V_48 = load i11 %fc_layer1_weights_V_4_addr_2"   --->   Operation 254 'load' 'r_V_48' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 1568> <ROM>
ST_12 : Operation 255 [1/2] (1.23ns)   --->   "%r_V_50 = load i11 %fc_layer1_weights_V_5_addr_2"   --->   Operation 255 'load' 'r_V_50' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_12 : Operation 256 [1/2] (1.23ns)   --->   "%r_V_52 = load i11 %fc_layer1_weights_V_6_addr_2"   --->   Operation 256 'load' 'r_V_52' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1568> <ROM>
ST_12 : Operation 257 [1/2] (1.23ns)   --->   "%r_V_54 = load i11 %fc_layer1_weights_V_7_addr_2"   --->   Operation 257 'load' 'r_V_54' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_12 : Operation 258 [1/2] (1.23ns)   --->   "%r_V_56 = load i11 %fc_layer1_weights_V_8_addr_2"   --->   Operation 258 'load' 'r_V_56' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 1568> <ROM>
ST_12 : Operation 259 [1/2] (1.23ns)   --->   "%r_V_58 = load i11 %fc_layer1_weights_V_9_addr_2"   --->   Operation 259 'load' 'r_V_58' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_12 : Operation 260 [1/1] (0.78ns)   --->   "%empty_15 = add i10 %zext_ln20_2, i10 588" [fully1_cnn.cpp:20]   --->   Operation 260 'add' 'empty_15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 261 [1/1] (0.00ns)   --->   "%p_cast47 = zext i10 %empty_15" [fully1_cnn.cpp:20]   --->   Operation 261 'zext' 'p_cast47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 262 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_0_addr_3 = getelementptr i22 %fc_layer1_weights_V_0, i64 0, i64 %p_cast47"   --->   Operation 262 'getelementptr' 'fc_layer1_weights_V_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 263 [2/2] (1.23ns)   --->   "%r_V_60 = load i11 %fc_layer1_weights_V_0_addr_3"   --->   Operation 263 'load' 'r_V_60' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_1_addr_3 = getelementptr i23 %fc_layer1_weights_V_1, i64 0, i64 %p_cast47"   --->   Operation 264 'getelementptr' 'fc_layer1_weights_V_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 265 [2/2] (1.23ns)   --->   "%r_V_62 = load i11 %fc_layer1_weights_V_1_addr_3"   --->   Operation 265 'load' 'r_V_62' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_2_addr_3 = getelementptr i23 %fc_layer1_weights_V_2, i64 0, i64 %p_cast47"   --->   Operation 266 'getelementptr' 'fc_layer1_weights_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 267 [2/2] (1.23ns)   --->   "%r_V_64 = load i11 %fc_layer1_weights_V_2_addr_3"   --->   Operation 267 'load' 'r_V_64' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_12 : Operation 268 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_3_addr_3 = getelementptr i23 %fc_layer1_weights_V_3, i64 0, i64 %p_cast47"   --->   Operation 268 'getelementptr' 'fc_layer1_weights_V_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 269 [2/2] (1.23ns)   --->   "%r_V_66 = load i11 %fc_layer1_weights_V_3_addr_3"   --->   Operation 269 'load' 'r_V_66' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_12 : Operation 270 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_4_addr_3 = getelementptr i24 %fc_layer1_weights_V_4, i64 0, i64 %p_cast47"   --->   Operation 270 'getelementptr' 'fc_layer1_weights_V_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 271 [2/2] (1.23ns)   --->   "%r_V_68 = load i11 %fc_layer1_weights_V_4_addr_3"   --->   Operation 271 'load' 'r_V_68' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 1568> <ROM>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_5_addr_3 = getelementptr i23 %fc_layer1_weights_V_5, i64 0, i64 %p_cast47"   --->   Operation 272 'getelementptr' 'fc_layer1_weights_V_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 273 [2/2] (1.23ns)   --->   "%r_V_70 = load i11 %fc_layer1_weights_V_5_addr_3"   --->   Operation 273 'load' 'r_V_70' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_6_addr_3 = getelementptr i21 %fc_layer1_weights_V_6, i64 0, i64 %p_cast47"   --->   Operation 274 'getelementptr' 'fc_layer1_weights_V_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 275 [2/2] (1.23ns)   --->   "%r_V_72 = load i11 %fc_layer1_weights_V_6_addr_3"   --->   Operation 275 'load' 'r_V_72' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1568> <ROM>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_7_addr_3 = getelementptr i22 %fc_layer1_weights_V_7, i64 0, i64 %p_cast47"   --->   Operation 276 'getelementptr' 'fc_layer1_weights_V_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 277 [2/2] (1.23ns)   --->   "%r_V_74 = load i11 %fc_layer1_weights_V_7_addr_3"   --->   Operation 277 'load' 'r_V_74' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_8_addr_3 = getelementptr i20 %fc_layer1_weights_V_8, i64 0, i64 %p_cast47"   --->   Operation 278 'getelementptr' 'fc_layer1_weights_V_8_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 279 [2/2] (1.23ns)   --->   "%r_V_76 = load i11 %fc_layer1_weights_V_8_addr_3"   --->   Operation 279 'load' 'r_V_76' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 1568> <ROM>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_9_addr_3 = getelementptr i23 %fc_layer1_weights_V_9, i64 0, i64 %p_cast47"   --->   Operation 280 'getelementptr' 'fc_layer1_weights_V_9_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 281 [2/2] (1.23ns)   --->   "%r_V_78 = load i11 %fc_layer1_weights_V_9_addr_3"   --->   Operation 281 'load' 'r_V_78' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>

State 13 <SV = 12> <Delay = 4.51>
ST_13 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i32 %read_V"   --->   Operation 282 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1115_6 = sext i21 %r_V_12"   --->   Operation 283 'sext' 'sext_ln1115_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 284 [1/1] (3.42ns)   --->   "%r_V_13 = mul i52 %sext_ln1115_6, i52 %sext_ln1116_1"   --->   Operation 284 'mul' 'r_V_13' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "%lhs_13 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_12, i24 0"   --->   Operation 285 'bitconcatenate' 'lhs_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i52 %r_V_13"   --->   Operation 286 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 287 [1/1] (1.09ns)   --->   "%ret_V_6 = add i56 %lhs_13, i56 %sext_ln703_6"   --->   Operation 287 'add' 'ret_V_6' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1115_7 = sext i22 %r_V_14"   --->   Operation 288 'sext' 'sext_ln1115_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 289 [1/1] (3.42ns)   --->   "%r_V_15 = mul i53 %sext_ln1115_7, i53 %sext_ln1116_4"   --->   Operation 289 'mul' 'r_V_15' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 290 [1/1] (0.00ns)   --->   "%lhs_15 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_14, i24 0"   --->   Operation 290 'bitconcatenate' 'lhs_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i53 %r_V_15"   --->   Operation 291 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 292 [1/1] (1.09ns)   --->   "%ret_V_7 = add i56 %lhs_15, i56 %sext_ln703_7"   --->   Operation 292 'add' 'ret_V_7' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_6, i32 24, i32 55"   --->   Operation 293 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_7, i32 24, i32 55"   --->   Operation 294 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%read_V_3 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 295 'read' 'read_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 296 [1/2] (1.23ns)   --->   "%r_V_60 = load i11 %fc_layer1_weights_V_0_addr_3"   --->   Operation 296 'load' 'r_V_60' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_13 : Operation 297 [1/2] (1.23ns)   --->   "%r_V_62 = load i11 %fc_layer1_weights_V_1_addr_3"   --->   Operation 297 'load' 'r_V_62' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_13 : Operation 298 [1/2] (1.23ns)   --->   "%r_V_64 = load i11 %fc_layer1_weights_V_2_addr_3"   --->   Operation 298 'load' 'r_V_64' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_13 : Operation 299 [1/2] (1.23ns)   --->   "%r_V_66 = load i11 %fc_layer1_weights_V_3_addr_3"   --->   Operation 299 'load' 'r_V_66' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_13 : Operation 300 [1/2] (1.23ns)   --->   "%r_V_68 = load i11 %fc_layer1_weights_V_4_addr_3"   --->   Operation 300 'load' 'r_V_68' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 1568> <ROM>
ST_13 : Operation 301 [1/2] (1.23ns)   --->   "%r_V_70 = load i11 %fc_layer1_weights_V_5_addr_3"   --->   Operation 301 'load' 'r_V_70' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_13 : Operation 302 [1/2] (1.23ns)   --->   "%r_V_72 = load i11 %fc_layer1_weights_V_6_addr_3"   --->   Operation 302 'load' 'r_V_72' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1568> <ROM>
ST_13 : Operation 303 [1/2] (1.23ns)   --->   "%r_V_74 = load i11 %fc_layer1_weights_V_7_addr_3"   --->   Operation 303 'load' 'r_V_74' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_13 : Operation 304 [1/2] (1.23ns)   --->   "%r_V_76 = load i11 %fc_layer1_weights_V_8_addr_3"   --->   Operation 304 'load' 'r_V_76' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 1568> <ROM>
ST_13 : Operation 305 [1/2] (1.23ns)   --->   "%r_V_78 = load i11 %fc_layer1_weights_V_9_addr_3"   --->   Operation 305 'load' 'r_V_78' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_13 : Operation 306 [1/1] (0.77ns)   --->   "%empty_16 = add i9 %zext_ln20_3, i9 272" [fully1_cnn.cpp:20]   --->   Operation 306 'add' 'empty_16' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "%p_cast48_cast_cast = sext i9 %empty_16" [fully1_cnn.cpp:20]   --->   Operation 307 'sext' 'p_cast48_cast_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%p_cast48_cast_cast_cast = zext i10 %p_cast48_cast_cast" [fully1_cnn.cpp:20]   --->   Operation 308 'zext' 'p_cast48_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_0_addr_4 = getelementptr i22 %fc_layer1_weights_V_0, i64 0, i64 %p_cast48_cast_cast_cast"   --->   Operation 309 'getelementptr' 'fc_layer1_weights_V_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 310 [2/2] (1.23ns)   --->   "%r_V_80 = load i11 %fc_layer1_weights_V_0_addr_4"   --->   Operation 310 'load' 'r_V_80' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_1_addr_4 = getelementptr i23 %fc_layer1_weights_V_1, i64 0, i64 %p_cast48_cast_cast_cast"   --->   Operation 311 'getelementptr' 'fc_layer1_weights_V_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 312 [2/2] (1.23ns)   --->   "%r_V_82 = load i11 %fc_layer1_weights_V_1_addr_4"   --->   Operation 312 'load' 'r_V_82' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_2_addr_4 = getelementptr i23 %fc_layer1_weights_V_2, i64 0, i64 %p_cast48_cast_cast_cast"   --->   Operation 313 'getelementptr' 'fc_layer1_weights_V_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 314 [2/2] (1.23ns)   --->   "%r_V_84 = load i11 %fc_layer1_weights_V_2_addr_4"   --->   Operation 314 'load' 'r_V_84' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_3_addr_4 = getelementptr i23 %fc_layer1_weights_V_3, i64 0, i64 %p_cast48_cast_cast_cast"   --->   Operation 315 'getelementptr' 'fc_layer1_weights_V_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 316 [2/2] (1.23ns)   --->   "%r_V_86 = load i11 %fc_layer1_weights_V_3_addr_4"   --->   Operation 316 'load' 'r_V_86' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_4_addr_4 = getelementptr i24 %fc_layer1_weights_V_4, i64 0, i64 %p_cast48_cast_cast_cast"   --->   Operation 317 'getelementptr' 'fc_layer1_weights_V_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 318 [2/2] (1.23ns)   --->   "%r_V_88 = load i11 %fc_layer1_weights_V_4_addr_4"   --->   Operation 318 'load' 'r_V_88' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 1568> <ROM>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_5_addr_4 = getelementptr i23 %fc_layer1_weights_V_5, i64 0, i64 %p_cast48_cast_cast_cast"   --->   Operation 319 'getelementptr' 'fc_layer1_weights_V_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 320 [2/2] (1.23ns)   --->   "%r_V_90 = load i11 %fc_layer1_weights_V_5_addr_4"   --->   Operation 320 'load' 'r_V_90' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_13 : Operation 321 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_6_addr_4 = getelementptr i21 %fc_layer1_weights_V_6, i64 0, i64 %p_cast48_cast_cast_cast"   --->   Operation 321 'getelementptr' 'fc_layer1_weights_V_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 322 [2/2] (1.23ns)   --->   "%r_V_92 = load i11 %fc_layer1_weights_V_6_addr_4"   --->   Operation 322 'load' 'r_V_92' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1568> <ROM>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_7_addr_4 = getelementptr i22 %fc_layer1_weights_V_7, i64 0, i64 %p_cast48_cast_cast_cast"   --->   Operation 323 'getelementptr' 'fc_layer1_weights_V_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 324 [2/2] (1.23ns)   --->   "%r_V_94 = load i11 %fc_layer1_weights_V_7_addr_4"   --->   Operation 324 'load' 'r_V_94' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_8_addr_4 = getelementptr i20 %fc_layer1_weights_V_8, i64 0, i64 %p_cast48_cast_cast_cast"   --->   Operation 325 'getelementptr' 'fc_layer1_weights_V_8_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 326 [2/2] (1.23ns)   --->   "%r_V_96 = load i11 %fc_layer1_weights_V_8_addr_4"   --->   Operation 326 'load' 'r_V_96' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 1568> <ROM>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_9_addr_4 = getelementptr i23 %fc_layer1_weights_V_9, i64 0, i64 %p_cast48_cast_cast_cast"   --->   Operation 327 'getelementptr' 'fc_layer1_weights_V_9_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 328 [2/2] (1.23ns)   --->   "%r_V_98 = load i11 %fc_layer1_weights_V_9_addr_4"   --->   Operation 328 'load' 'r_V_98' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>

State 14 <SV = 13> <Delay = 4.51>
ST_14 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i32 %read_V"   --->   Operation 329 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1115_8 = sext i20 %r_V_16"   --->   Operation 330 'sext' 'sext_ln1115_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 331 [1/1] (3.42ns)   --->   "%r_V_17 = mul i51 %sext_ln1115_8, i51 %sext_ln1116"   --->   Operation 331 'mul' 'r_V_17' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 332 [1/1] (0.00ns)   --->   "%lhs_17 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_16, i24 0"   --->   Operation 332 'bitconcatenate' 'lhs_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i51 %r_V_17"   --->   Operation 333 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 334 [1/1] (1.09ns)   --->   "%ret_V_8 = add i56 %lhs_17, i56 %sext_ln703_8"   --->   Operation 334 'add' 'ret_V_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1115_9 = sext i23 %r_V_18"   --->   Operation 335 'sext' 'sext_ln1115_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 336 [1/1] (3.42ns)   --->   "%r_V_19 = mul i54 %sext_ln1115_9, i54 %sext_ln1116_3"   --->   Operation 336 'mul' 'r_V_19' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 337 [1/1] (0.00ns)   --->   "%lhs_19 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %lhs_18, i24 0"   --->   Operation 337 'bitconcatenate' 'lhs_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i54 %r_V_19"   --->   Operation 338 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 339 [1/1] (1.09ns)   --->   "%ret_V_9 = add i56 %lhs_19, i56 %sext_ln703_9"   --->   Operation 339 'add' 'ret_V_9' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_8, i32 24, i32 55"   --->   Operation 340 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_9, i32 24, i32 55"   --->   Operation 341 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 342 [1/1] (0.00ns)   --->   "%read_V_4 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 342 'read' 'read_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 343 [1/2] (1.23ns)   --->   "%r_V_80 = load i11 %fc_layer1_weights_V_0_addr_4"   --->   Operation 343 'load' 'r_V_80' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_14 : Operation 344 [1/2] (1.23ns)   --->   "%r_V_82 = load i11 %fc_layer1_weights_V_1_addr_4"   --->   Operation 344 'load' 'r_V_82' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_14 : Operation 345 [1/2] (1.23ns)   --->   "%r_V_84 = load i11 %fc_layer1_weights_V_2_addr_4"   --->   Operation 345 'load' 'r_V_84' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_14 : Operation 346 [1/2] (1.23ns)   --->   "%r_V_86 = load i11 %fc_layer1_weights_V_3_addr_4"   --->   Operation 346 'load' 'r_V_86' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_14 : Operation 347 [1/2] (1.23ns)   --->   "%r_V_88 = load i11 %fc_layer1_weights_V_4_addr_4"   --->   Operation 347 'load' 'r_V_88' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 1568> <ROM>
ST_14 : Operation 348 [1/2] (1.23ns)   --->   "%r_V_90 = load i11 %fc_layer1_weights_V_5_addr_4"   --->   Operation 348 'load' 'r_V_90' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_14 : Operation 349 [1/2] (1.23ns)   --->   "%r_V_92 = load i11 %fc_layer1_weights_V_6_addr_4"   --->   Operation 349 'load' 'r_V_92' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1568> <ROM>
ST_14 : Operation 350 [1/2] (1.23ns)   --->   "%r_V_94 = load i11 %fc_layer1_weights_V_7_addr_4"   --->   Operation 350 'load' 'r_V_94' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_14 : Operation 351 [1/2] (1.23ns)   --->   "%r_V_96 = load i11 %fc_layer1_weights_V_8_addr_4"   --->   Operation 351 'load' 'r_V_96' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 1568> <ROM>
ST_14 : Operation 352 [1/2] (1.23ns)   --->   "%r_V_98 = load i11 %fc_layer1_weights_V_9_addr_4"   --->   Operation 352 'load' 'r_V_98' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_14 : Operation 353 [1/1] (0.79ns)   --->   "%empty_17 = add i11 %zext_ln20_1, i11 980" [fully1_cnn.cpp:20]   --->   Operation 353 'add' 'empty_17' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 354 [1/1] (0.00ns)   --->   "%p_cast49 = zext i11 %empty_17" [fully1_cnn.cpp:20]   --->   Operation 354 'zext' 'p_cast49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 355 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_0_addr_5 = getelementptr i22 %fc_layer1_weights_V_0, i64 0, i64 %p_cast49"   --->   Operation 355 'getelementptr' 'fc_layer1_weights_V_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 356 [2/2] (1.23ns)   --->   "%r_V_100 = load i11 %fc_layer1_weights_V_0_addr_5"   --->   Operation 356 'load' 'r_V_100' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_14 : Operation 357 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_1_addr_5 = getelementptr i23 %fc_layer1_weights_V_1, i64 0, i64 %p_cast49"   --->   Operation 357 'getelementptr' 'fc_layer1_weights_V_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 358 [2/2] (1.23ns)   --->   "%r_V_102 = load i11 %fc_layer1_weights_V_1_addr_5"   --->   Operation 358 'load' 'r_V_102' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_2_addr_5 = getelementptr i23 %fc_layer1_weights_V_2, i64 0, i64 %p_cast49"   --->   Operation 359 'getelementptr' 'fc_layer1_weights_V_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 360 [2/2] (1.23ns)   --->   "%r_V_104 = load i11 %fc_layer1_weights_V_2_addr_5"   --->   Operation 360 'load' 'r_V_104' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_3_addr_5 = getelementptr i23 %fc_layer1_weights_V_3, i64 0, i64 %p_cast49"   --->   Operation 361 'getelementptr' 'fc_layer1_weights_V_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 362 [2/2] (1.23ns)   --->   "%r_V_106 = load i11 %fc_layer1_weights_V_3_addr_5"   --->   Operation 362 'load' 'r_V_106' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_4_addr_5 = getelementptr i24 %fc_layer1_weights_V_4, i64 0, i64 %p_cast49"   --->   Operation 363 'getelementptr' 'fc_layer1_weights_V_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 364 [2/2] (1.23ns)   --->   "%r_V_108 = load i11 %fc_layer1_weights_V_4_addr_5"   --->   Operation 364 'load' 'r_V_108' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 1568> <ROM>
ST_14 : Operation 365 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_5_addr_5 = getelementptr i23 %fc_layer1_weights_V_5, i64 0, i64 %p_cast49"   --->   Operation 365 'getelementptr' 'fc_layer1_weights_V_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 366 [2/2] (1.23ns)   --->   "%r_V_110 = load i11 %fc_layer1_weights_V_5_addr_5"   --->   Operation 366 'load' 'r_V_110' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_14 : Operation 367 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_6_addr_5 = getelementptr i21 %fc_layer1_weights_V_6, i64 0, i64 %p_cast49"   --->   Operation 367 'getelementptr' 'fc_layer1_weights_V_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 368 [2/2] (1.23ns)   --->   "%r_V_112 = load i11 %fc_layer1_weights_V_6_addr_5"   --->   Operation 368 'load' 'r_V_112' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1568> <ROM>
ST_14 : Operation 369 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_7_addr_5 = getelementptr i22 %fc_layer1_weights_V_7, i64 0, i64 %p_cast49"   --->   Operation 369 'getelementptr' 'fc_layer1_weights_V_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 370 [2/2] (1.23ns)   --->   "%r_V_114 = load i11 %fc_layer1_weights_V_7_addr_5"   --->   Operation 370 'load' 'r_V_114' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_14 : Operation 371 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_8_addr_5 = getelementptr i20 %fc_layer1_weights_V_8, i64 0, i64 %p_cast49"   --->   Operation 371 'getelementptr' 'fc_layer1_weights_V_8_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 372 [2/2] (1.23ns)   --->   "%r_V_116 = load i11 %fc_layer1_weights_V_8_addr_5"   --->   Operation 372 'load' 'r_V_116' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 1568> <ROM>
ST_14 : Operation 373 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_9_addr_5 = getelementptr i23 %fc_layer1_weights_V_9, i64 0, i64 %p_cast49"   --->   Operation 373 'getelementptr' 'fc_layer1_weights_V_9_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 374 [2/2] (1.23ns)   --->   "%r_V_118 = load i11 %fc_layer1_weights_V_9_addr_5"   --->   Operation 374 'load' 'r_V_118' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>

State 15 <SV = 14> <Delay = 4.51>
ST_15 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i32 %read_V_1"   --->   Operation 375 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i32 %read_V_1"   --->   Operation 376 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1115_10 = sext i22 %r_V_20"   --->   Operation 377 'sext' 'sext_ln1115_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 378 [1/1] (3.42ns)   --->   "%r_V_21 = mul i53 %sext_ln1115_10, i53 %sext_ln1116_9"   --->   Operation 378 'mul' 'r_V_21' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 379 [1/1] (0.00ns)   --->   "%lhs_20 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp, i24 0"   --->   Operation 379 'bitconcatenate' 'lhs_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i53 %r_V_21"   --->   Operation 380 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 381 [1/1] (1.09ns)   --->   "%ret_V_10 = add i56 %lhs_20, i56 %sext_ln703_10"   --->   Operation 381 'add' 'ret_V_10' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1115_11 = sext i23 %r_V_22"   --->   Operation 382 'sext' 'sext_ln1115_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 383 [1/1] (3.42ns)   --->   "%r_V_23 = mul i54 %sext_ln1115_11, i54 %sext_ln1116_8"   --->   Operation 383 'mul' 'r_V_23' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 384 [1/1] (0.00ns)   --->   "%lhs_21 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_1, i24 0"   --->   Operation 384 'bitconcatenate' 'lhs_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i54 %r_V_23"   --->   Operation 385 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 386 [1/1] (1.09ns)   --->   "%ret_V_11 = add i56 %lhs_21, i56 %sext_ln703_11"   --->   Operation 386 'add' 'ret_V_11' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_10, i32 24, i32 55"   --->   Operation 387 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_11, i32 24, i32 55"   --->   Operation 388 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 389 [1/1] (0.00ns)   --->   "%read_V_5 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 389 'read' 'read_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 390 [1/2] (1.23ns)   --->   "%r_V_100 = load i11 %fc_layer1_weights_V_0_addr_5"   --->   Operation 390 'load' 'r_V_100' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_15 : Operation 391 [1/2] (1.23ns)   --->   "%r_V_102 = load i11 %fc_layer1_weights_V_1_addr_5"   --->   Operation 391 'load' 'r_V_102' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_15 : Operation 392 [1/2] (1.23ns)   --->   "%r_V_104 = load i11 %fc_layer1_weights_V_2_addr_5"   --->   Operation 392 'load' 'r_V_104' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_15 : Operation 393 [1/2] (1.23ns)   --->   "%r_V_106 = load i11 %fc_layer1_weights_V_3_addr_5"   --->   Operation 393 'load' 'r_V_106' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_15 : Operation 394 [1/2] (1.23ns)   --->   "%r_V_108 = load i11 %fc_layer1_weights_V_4_addr_5"   --->   Operation 394 'load' 'r_V_108' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 1568> <ROM>
ST_15 : Operation 395 [1/2] (1.23ns)   --->   "%r_V_110 = load i11 %fc_layer1_weights_V_5_addr_5"   --->   Operation 395 'load' 'r_V_110' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_15 : Operation 396 [1/2] (1.23ns)   --->   "%r_V_112 = load i11 %fc_layer1_weights_V_6_addr_5"   --->   Operation 396 'load' 'r_V_112' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1568> <ROM>
ST_15 : Operation 397 [1/2] (1.23ns)   --->   "%r_V_114 = load i11 %fc_layer1_weights_V_7_addr_5"   --->   Operation 397 'load' 'r_V_114' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_15 : Operation 398 [1/2] (1.23ns)   --->   "%r_V_116 = load i11 %fc_layer1_weights_V_8_addr_5"   --->   Operation 398 'load' 'r_V_116' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 1568> <ROM>
ST_15 : Operation 399 [1/2] (1.23ns)   --->   "%r_V_118 = load i11 %fc_layer1_weights_V_9_addr_5"   --->   Operation 399 'load' 'r_V_118' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_15 : Operation 400 [1/1] (0.79ns)   --->   "%empty_18 = add i11 %zext_ln20_1, i11 1176" [fully1_cnn.cpp:20]   --->   Operation 400 'add' 'empty_18' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 401 [1/1] (0.00ns)   --->   "%p_cast50 = zext i11 %empty_18" [fully1_cnn.cpp:20]   --->   Operation 401 'zext' 'p_cast50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 402 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_0_addr_6 = getelementptr i22 %fc_layer1_weights_V_0, i64 0, i64 %p_cast50"   --->   Operation 402 'getelementptr' 'fc_layer1_weights_V_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 403 [2/2] (1.23ns)   --->   "%r_V_120 = load i11 %fc_layer1_weights_V_0_addr_6"   --->   Operation 403 'load' 'r_V_120' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_15 : Operation 404 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_1_addr_6 = getelementptr i23 %fc_layer1_weights_V_1, i64 0, i64 %p_cast50"   --->   Operation 404 'getelementptr' 'fc_layer1_weights_V_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 405 [2/2] (1.23ns)   --->   "%r_V_122 = load i11 %fc_layer1_weights_V_1_addr_6"   --->   Operation 405 'load' 'r_V_122' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_15 : Operation 406 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_2_addr_6 = getelementptr i23 %fc_layer1_weights_V_2, i64 0, i64 %p_cast50"   --->   Operation 406 'getelementptr' 'fc_layer1_weights_V_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 407 [2/2] (1.23ns)   --->   "%r_V_124 = load i11 %fc_layer1_weights_V_2_addr_6"   --->   Operation 407 'load' 'r_V_124' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_15 : Operation 408 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_3_addr_6 = getelementptr i23 %fc_layer1_weights_V_3, i64 0, i64 %p_cast50"   --->   Operation 408 'getelementptr' 'fc_layer1_weights_V_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 409 [2/2] (1.23ns)   --->   "%r_V_126 = load i11 %fc_layer1_weights_V_3_addr_6"   --->   Operation 409 'load' 'r_V_126' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_15 : Operation 410 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_4_addr_6 = getelementptr i24 %fc_layer1_weights_V_4, i64 0, i64 %p_cast50"   --->   Operation 410 'getelementptr' 'fc_layer1_weights_V_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 411 [2/2] (1.23ns)   --->   "%r_V_128 = load i11 %fc_layer1_weights_V_4_addr_6"   --->   Operation 411 'load' 'r_V_128' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 1568> <ROM>
ST_15 : Operation 412 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_5_addr_6 = getelementptr i23 %fc_layer1_weights_V_5, i64 0, i64 %p_cast50"   --->   Operation 412 'getelementptr' 'fc_layer1_weights_V_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 413 [2/2] (1.23ns)   --->   "%r_V_130 = load i11 %fc_layer1_weights_V_5_addr_6"   --->   Operation 413 'load' 'r_V_130' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_15 : Operation 414 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_6_addr_6 = getelementptr i21 %fc_layer1_weights_V_6, i64 0, i64 %p_cast50"   --->   Operation 414 'getelementptr' 'fc_layer1_weights_V_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 415 [2/2] (1.23ns)   --->   "%r_V_132 = load i11 %fc_layer1_weights_V_6_addr_6"   --->   Operation 415 'load' 'r_V_132' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1568> <ROM>
ST_15 : Operation 416 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_7_addr_6 = getelementptr i22 %fc_layer1_weights_V_7, i64 0, i64 %p_cast50"   --->   Operation 416 'getelementptr' 'fc_layer1_weights_V_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 417 [2/2] (1.23ns)   --->   "%r_V_134 = load i11 %fc_layer1_weights_V_7_addr_6"   --->   Operation 417 'load' 'r_V_134' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_15 : Operation 418 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_8_addr_6 = getelementptr i20 %fc_layer1_weights_V_8, i64 0, i64 %p_cast50"   --->   Operation 418 'getelementptr' 'fc_layer1_weights_V_8_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 419 [2/2] (1.23ns)   --->   "%r_V_136 = load i11 %fc_layer1_weights_V_8_addr_6"   --->   Operation 419 'load' 'r_V_136' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 1568> <ROM>
ST_15 : Operation 420 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_9_addr_6 = getelementptr i23 %fc_layer1_weights_V_9, i64 0, i64 %p_cast50"   --->   Operation 420 'getelementptr' 'fc_layer1_weights_V_9_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 421 [2/2] (1.23ns)   --->   "%r_V_138 = load i11 %fc_layer1_weights_V_9_addr_6"   --->   Operation 421 'load' 'r_V_138' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>

State 16 <SV = 15> <Delay = 4.51>
ST_16 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln1115_12 = sext i23 %r_V_24"   --->   Operation 422 'sext' 'sext_ln1115_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 423 [1/1] (3.42ns)   --->   "%r_V_25 = mul i54 %sext_ln1115_12, i54 %sext_ln1116_8"   --->   Operation 423 'mul' 'r_V_25' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 424 [1/1] (0.00ns)   --->   "%lhs_22 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_2, i24 0"   --->   Operation 424 'bitconcatenate' 'lhs_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i54 %r_V_25"   --->   Operation 425 'sext' 'sext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 426 [1/1] (1.09ns)   --->   "%ret_V_12 = add i56 %lhs_22, i56 %sext_ln703_12"   --->   Operation 426 'add' 'ret_V_12' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln1115_13 = sext i23 %r_V_26"   --->   Operation 427 'sext' 'sext_ln1115_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 428 [1/1] (3.42ns)   --->   "%r_V_27 = mul i54 %sext_ln1115_13, i54 %sext_ln1116_8"   --->   Operation 428 'mul' 'r_V_27' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 429 [1/1] (0.00ns)   --->   "%lhs_23 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_3, i24 0"   --->   Operation 429 'bitconcatenate' 'lhs_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln703_13 = sext i54 %r_V_27"   --->   Operation 430 'sext' 'sext_ln703_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 431 [1/1] (1.09ns)   --->   "%ret_V_13 = add i56 %lhs_23, i56 %sext_ln703_13"   --->   Operation 431 'add' 'ret_V_13' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_12, i32 24, i32 55"   --->   Operation 432 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_13, i32 24, i32 55"   --->   Operation 433 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 434 [1/1] (0.00ns)   --->   "%read_V_6 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 434 'read' 'read_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 435 [1/2] (1.23ns)   --->   "%r_V_120 = load i11 %fc_layer1_weights_V_0_addr_6"   --->   Operation 435 'load' 'r_V_120' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_16 : Operation 436 [1/2] (1.23ns)   --->   "%r_V_122 = load i11 %fc_layer1_weights_V_1_addr_6"   --->   Operation 436 'load' 'r_V_122' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_16 : Operation 437 [1/2] (1.23ns)   --->   "%r_V_124 = load i11 %fc_layer1_weights_V_2_addr_6"   --->   Operation 437 'load' 'r_V_124' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_16 : Operation 438 [1/2] (1.23ns)   --->   "%r_V_126 = load i11 %fc_layer1_weights_V_3_addr_6"   --->   Operation 438 'load' 'r_V_126' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_16 : Operation 439 [1/2] (1.23ns)   --->   "%r_V_128 = load i11 %fc_layer1_weights_V_4_addr_6"   --->   Operation 439 'load' 'r_V_128' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 1568> <ROM>
ST_16 : Operation 440 [1/2] (1.23ns)   --->   "%r_V_130 = load i11 %fc_layer1_weights_V_5_addr_6"   --->   Operation 440 'load' 'r_V_130' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_16 : Operation 441 [1/2] (1.23ns)   --->   "%r_V_132 = load i11 %fc_layer1_weights_V_6_addr_6"   --->   Operation 441 'load' 'r_V_132' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1568> <ROM>
ST_16 : Operation 442 [1/2] (1.23ns)   --->   "%r_V_134 = load i11 %fc_layer1_weights_V_7_addr_6"   --->   Operation 442 'load' 'r_V_134' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_16 : Operation 443 [1/2] (1.23ns)   --->   "%r_V_136 = load i11 %fc_layer1_weights_V_8_addr_6"   --->   Operation 443 'load' 'r_V_136' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 1568> <ROM>
ST_16 : Operation 444 [1/2] (1.23ns)   --->   "%r_V_138 = load i11 %fc_layer1_weights_V_9_addr_6"   --->   Operation 444 'load' 'r_V_138' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_16 : Operation 445 [1/1] (0.79ns)   --->   "%empty_19 = add i11 %zext_ln20_1, i11 1372" [fully1_cnn.cpp:20]   --->   Operation 445 'add' 'empty_19' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 446 [1/1] (0.00ns)   --->   "%p_cast51 = zext i11 %empty_19" [fully1_cnn.cpp:20]   --->   Operation 446 'zext' 'p_cast51' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 447 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_0_addr_7 = getelementptr i22 %fc_layer1_weights_V_0, i64 0, i64 %p_cast51"   --->   Operation 447 'getelementptr' 'fc_layer1_weights_V_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 448 [2/2] (1.23ns)   --->   "%r_V_140 = load i11 %fc_layer1_weights_V_0_addr_7"   --->   Operation 448 'load' 'r_V_140' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_16 : Operation 449 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_1_addr_7 = getelementptr i23 %fc_layer1_weights_V_1, i64 0, i64 %p_cast51"   --->   Operation 449 'getelementptr' 'fc_layer1_weights_V_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 450 [2/2] (1.23ns)   --->   "%r_V_142 = load i11 %fc_layer1_weights_V_1_addr_7"   --->   Operation 450 'load' 'r_V_142' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_16 : Operation 451 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_2_addr_7 = getelementptr i23 %fc_layer1_weights_V_2, i64 0, i64 %p_cast51"   --->   Operation 451 'getelementptr' 'fc_layer1_weights_V_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 452 [2/2] (1.23ns)   --->   "%r_V_144 = load i11 %fc_layer1_weights_V_2_addr_7"   --->   Operation 452 'load' 'r_V_144' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_16 : Operation 453 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_3_addr_7 = getelementptr i23 %fc_layer1_weights_V_3, i64 0, i64 %p_cast51"   --->   Operation 453 'getelementptr' 'fc_layer1_weights_V_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 454 [2/2] (1.23ns)   --->   "%r_V_146 = load i11 %fc_layer1_weights_V_3_addr_7"   --->   Operation 454 'load' 'r_V_146' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_16 : Operation 455 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_4_addr_7 = getelementptr i24 %fc_layer1_weights_V_4, i64 0, i64 %p_cast51"   --->   Operation 455 'getelementptr' 'fc_layer1_weights_V_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 456 [2/2] (1.23ns)   --->   "%r_V_148 = load i11 %fc_layer1_weights_V_4_addr_7"   --->   Operation 456 'load' 'r_V_148' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 1568> <ROM>
ST_16 : Operation 457 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_5_addr_7 = getelementptr i23 %fc_layer1_weights_V_5, i64 0, i64 %p_cast51"   --->   Operation 457 'getelementptr' 'fc_layer1_weights_V_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 458 [2/2] (1.23ns)   --->   "%r_V_150 = load i11 %fc_layer1_weights_V_5_addr_7"   --->   Operation 458 'load' 'r_V_150' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_16 : Operation 459 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_6_addr_7 = getelementptr i21 %fc_layer1_weights_V_6, i64 0, i64 %p_cast51"   --->   Operation 459 'getelementptr' 'fc_layer1_weights_V_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 460 [2/2] (1.23ns)   --->   "%r_V_152 = load i11 %fc_layer1_weights_V_6_addr_7"   --->   Operation 460 'load' 'r_V_152' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1568> <ROM>
ST_16 : Operation 461 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_7_addr_7 = getelementptr i22 %fc_layer1_weights_V_7, i64 0, i64 %p_cast51"   --->   Operation 461 'getelementptr' 'fc_layer1_weights_V_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 462 [2/2] (1.23ns)   --->   "%r_V_154 = load i11 %fc_layer1_weights_V_7_addr_7"   --->   Operation 462 'load' 'r_V_154' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_16 : Operation 463 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_8_addr_7 = getelementptr i20 %fc_layer1_weights_V_8, i64 0, i64 %p_cast51"   --->   Operation 463 'getelementptr' 'fc_layer1_weights_V_8_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 464 [2/2] (1.23ns)   --->   "%r_V_156 = load i11 %fc_layer1_weights_V_8_addr_7"   --->   Operation 464 'load' 'r_V_156' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 1568> <ROM>
ST_16 : Operation 465 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_9_addr_7 = getelementptr i23 %fc_layer1_weights_V_9, i64 0, i64 %p_cast51"   --->   Operation 465 'getelementptr' 'fc_layer1_weights_V_9_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 466 [2/2] (1.23ns)   --->   "%r_V_158 = load i11 %fc_layer1_weights_V_9_addr_7"   --->   Operation 466 'load' 'r_V_158' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>

State 17 <SV = 16> <Delay = 4.51>
ST_17 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i32 %read_V_1"   --->   Operation 467 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln1115_14 = sext i24 %r_V_28"   --->   Operation 468 'sext' 'sext_ln1115_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 469 [1/1] (3.42ns)   --->   "%r_V_29 = mul i55 %sext_ln1115_14, i55 %sext_ln1116_7"   --->   Operation 469 'mul' 'r_V_29' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 470 [1/1] (0.00ns)   --->   "%lhs_24 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_4, i24 0"   --->   Operation 470 'bitconcatenate' 'lhs_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln703_14 = sext i55 %r_V_29"   --->   Operation 471 'sext' 'sext_ln703_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 472 [1/1] (1.09ns)   --->   "%ret_V_14 = add i56 %lhs_24, i56 %sext_ln703_14"   --->   Operation 472 'add' 'ret_V_14' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln1115_15 = sext i23 %r_V_30"   --->   Operation 473 'sext' 'sext_ln1115_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 474 [1/1] (3.42ns)   --->   "%r_V_31 = mul i54 %sext_ln1115_15, i54 %sext_ln1116_8"   --->   Operation 474 'mul' 'r_V_31' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 475 [1/1] (0.00ns)   --->   "%lhs_25 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_5, i24 0"   --->   Operation 475 'bitconcatenate' 'lhs_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln703_15 = sext i54 %r_V_31"   --->   Operation 476 'sext' 'sext_ln703_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 477 [1/1] (1.09ns)   --->   "%ret_V_15 = add i56 %lhs_25, i56 %sext_ln703_15"   --->   Operation 477 'add' 'ret_V_15' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_14, i32 24, i32 55"   --->   Operation 478 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_15, i32 24, i32 55"   --->   Operation 479 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 480 [1/1] (0.00ns)   --->   "%read_V_7 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 480 'read' 'read_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 481 [1/2] (1.23ns)   --->   "%r_V_140 = load i11 %fc_layer1_weights_V_0_addr_7"   --->   Operation 481 'load' 'r_V_140' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_17 : Operation 482 [1/2] (1.23ns)   --->   "%r_V_142 = load i11 %fc_layer1_weights_V_1_addr_7"   --->   Operation 482 'load' 'r_V_142' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_17 : Operation 483 [1/2] (1.23ns)   --->   "%r_V_144 = load i11 %fc_layer1_weights_V_2_addr_7"   --->   Operation 483 'load' 'r_V_144' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_17 : Operation 484 [1/2] (1.23ns)   --->   "%r_V_146 = load i11 %fc_layer1_weights_V_3_addr_7"   --->   Operation 484 'load' 'r_V_146' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_17 : Operation 485 [1/2] (1.23ns)   --->   "%r_V_148 = load i11 %fc_layer1_weights_V_4_addr_7"   --->   Operation 485 'load' 'r_V_148' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 24> <Depth = 1568> <ROM>
ST_17 : Operation 486 [1/2] (1.23ns)   --->   "%r_V_150 = load i11 %fc_layer1_weights_V_5_addr_7"   --->   Operation 486 'load' 'r_V_150' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>
ST_17 : Operation 487 [1/2] (1.23ns)   --->   "%r_V_152 = load i11 %fc_layer1_weights_V_6_addr_7"   --->   Operation 487 'load' 'r_V_152' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1568> <ROM>
ST_17 : Operation 488 [1/2] (1.23ns)   --->   "%r_V_154 = load i11 %fc_layer1_weights_V_7_addr_7"   --->   Operation 488 'load' 'r_V_154' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 1568> <ROM>
ST_17 : Operation 489 [1/2] (1.23ns)   --->   "%r_V_156 = load i11 %fc_layer1_weights_V_8_addr_7"   --->   Operation 489 'load' 'r_V_156' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 1568> <ROM>
ST_17 : Operation 490 [1/2] (1.23ns)   --->   "%r_V_158 = load i11 %fc_layer1_weights_V_9_addr_7"   --->   Operation 490 'load' 'r_V_158' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 1568> <ROM>

State 18 <SV = 17> <Delay = 4.51>
ST_18 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i32 %read_V_1"   --->   Operation 491 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln1115_16 = sext i21 %r_V_32"   --->   Operation 492 'sext' 'sext_ln1115_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 493 [1/1] (3.42ns)   --->   "%r_V_33 = mul i52 %sext_ln1115_16, i52 %sext_ln1116_6"   --->   Operation 493 'mul' 'r_V_33' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 494 [1/1] (0.00ns)   --->   "%lhs_26 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_6, i24 0"   --->   Operation 494 'bitconcatenate' 'lhs_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln703_16 = sext i52 %r_V_33"   --->   Operation 495 'sext' 'sext_ln703_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 496 [1/1] (1.09ns)   --->   "%ret_V_16 = add i56 %lhs_26, i56 %sext_ln703_16"   --->   Operation 496 'add' 'ret_V_16' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln1115_17 = sext i22 %r_V_34"   --->   Operation 497 'sext' 'sext_ln1115_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 498 [1/1] (3.42ns)   --->   "%r_V_35 = mul i53 %sext_ln1115_17, i53 %sext_ln1116_9"   --->   Operation 498 'mul' 'r_V_35' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 499 [1/1] (0.00ns)   --->   "%lhs_27 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_7, i24 0"   --->   Operation 499 'bitconcatenate' 'lhs_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln703_17 = sext i53 %r_V_35"   --->   Operation 500 'sext' 'sext_ln703_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 501 [1/1] (1.09ns)   --->   "%ret_V_17 = add i56 %lhs_27, i56 %sext_ln703_17"   --->   Operation 501 'add' 'ret_V_17' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_16, i32 24, i32 55"   --->   Operation 502 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_17, i32 24, i32 55"   --->   Operation 503 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 4.51>
ST_19 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i32 %read_V_1"   --->   Operation 504 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln1115_18 = sext i20 %r_V_36"   --->   Operation 505 'sext' 'sext_ln1115_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 506 [1/1] (3.42ns)   --->   "%r_V_37 = mul i51 %sext_ln1115_18, i51 %sext_ln1116_5"   --->   Operation 506 'mul' 'r_V_37' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 507 [1/1] (0.00ns)   --->   "%lhs_28 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_8, i24 0"   --->   Operation 507 'bitconcatenate' 'lhs_28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln703_18 = sext i51 %r_V_37"   --->   Operation 508 'sext' 'sext_ln703_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 509 [1/1] (1.09ns)   --->   "%ret_V_18 = add i56 %lhs_28, i56 %sext_ln703_18"   --->   Operation 509 'add' 'ret_V_18' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln1115_19 = sext i23 %r_V_38"   --->   Operation 510 'sext' 'sext_ln1115_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 511 [1/1] (3.42ns)   --->   "%r_V_39 = mul i54 %sext_ln1115_19, i54 %sext_ln1116_8"   --->   Operation 511 'mul' 'r_V_39' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 512 [1/1] (0.00ns)   --->   "%lhs_29 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_9, i24 0"   --->   Operation 512 'bitconcatenate' 'lhs_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln703_19 = sext i54 %r_V_39"   --->   Operation 513 'sext' 'sext_ln703_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 514 [1/1] (1.09ns)   --->   "%ret_V_19 = add i56 %lhs_29, i56 %sext_ln703_19"   --->   Operation 514 'add' 'ret_V_19' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_18, i32 24, i32 55"   --->   Operation 515 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_19, i32 24, i32 55"   --->   Operation 516 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 4.51>
ST_20 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln1116_13 = sext i32 %read_V_2"   --->   Operation 517 'sext' 'sext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln1116_14 = sext i32 %read_V_2"   --->   Operation 518 'sext' 'sext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln1115_20 = sext i22 %r_V_40"   --->   Operation 519 'sext' 'sext_ln1115_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 520 [1/1] (3.42ns)   --->   "%r_V_41 = mul i53 %sext_ln1115_20, i53 %sext_ln1116_14"   --->   Operation 520 'mul' 'r_V_41' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 521 [1/1] (0.00ns)   --->   "%lhs_30 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_s, i24 0"   --->   Operation 521 'bitconcatenate' 'lhs_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln703_20 = sext i53 %r_V_41"   --->   Operation 522 'sext' 'sext_ln703_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 523 [1/1] (1.09ns)   --->   "%ret_V_20 = add i56 %lhs_30, i56 %sext_ln703_20"   --->   Operation 523 'add' 'ret_V_20' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln1115_21 = sext i23 %r_V_42"   --->   Operation 524 'sext' 'sext_ln1115_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 525 [1/1] (3.42ns)   --->   "%r_V_43 = mul i54 %sext_ln1115_21, i54 %sext_ln1116_13"   --->   Operation 525 'mul' 'r_V_43' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 526 [1/1] (0.00ns)   --->   "%lhs_31 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_10, i24 0"   --->   Operation 526 'bitconcatenate' 'lhs_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln703_21 = sext i54 %r_V_43"   --->   Operation 527 'sext' 'sext_ln703_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 528 [1/1] (1.09ns)   --->   "%ret_V_21 = add i56 %lhs_31, i56 %sext_ln703_21"   --->   Operation 528 'add' 'ret_V_21' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_20, i32 24, i32 55"   --->   Operation 529 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_21, i32 24, i32 55"   --->   Operation 530 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 4.51>
ST_21 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln1115_22 = sext i23 %r_V_44"   --->   Operation 531 'sext' 'sext_ln1115_22' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 532 [1/1] (3.42ns)   --->   "%r_V_45 = mul i54 %sext_ln1115_22, i54 %sext_ln1116_13"   --->   Operation 532 'mul' 'r_V_45' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 533 [1/1] (0.00ns)   --->   "%lhs_32 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_11, i24 0"   --->   Operation 533 'bitconcatenate' 'lhs_32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln703_22 = sext i54 %r_V_45"   --->   Operation 534 'sext' 'sext_ln703_22' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 535 [1/1] (1.09ns)   --->   "%ret_V_22 = add i56 %lhs_32, i56 %sext_ln703_22"   --->   Operation 535 'add' 'ret_V_22' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln1115_23 = sext i23 %r_V_46"   --->   Operation 536 'sext' 'sext_ln1115_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 537 [1/1] (3.42ns)   --->   "%r_V_47 = mul i54 %sext_ln1115_23, i54 %sext_ln1116_13"   --->   Operation 537 'mul' 'r_V_47' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 538 [1/1] (0.00ns)   --->   "%lhs_33 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_12, i24 0"   --->   Operation 538 'bitconcatenate' 'lhs_33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln703_23 = sext i54 %r_V_47"   --->   Operation 539 'sext' 'sext_ln703_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 540 [1/1] (1.09ns)   --->   "%ret_V_23 = add i56 %lhs_33, i56 %sext_ln703_23"   --->   Operation 540 'add' 'ret_V_23' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_22, i32 24, i32 55"   --->   Operation 541 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_23, i32 24, i32 55"   --->   Operation 542 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 4.51>
ST_22 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i32 %read_V_2"   --->   Operation 543 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln1115_24 = sext i24 %r_V_48"   --->   Operation 544 'sext' 'sext_ln1115_24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 545 [1/1] (3.42ns)   --->   "%r_V_49 = mul i55 %sext_ln1115_24, i55 %sext_ln1116_12"   --->   Operation 545 'mul' 'r_V_49' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 546 [1/1] (0.00ns)   --->   "%lhs_34 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_13, i24 0"   --->   Operation 546 'bitconcatenate' 'lhs_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln703_24 = sext i55 %r_V_49"   --->   Operation 547 'sext' 'sext_ln703_24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 548 [1/1] (1.09ns)   --->   "%ret_V_24 = add i56 %lhs_34, i56 %sext_ln703_24"   --->   Operation 548 'add' 'ret_V_24' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln1115_25 = sext i23 %r_V_50"   --->   Operation 549 'sext' 'sext_ln1115_25' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 550 [1/1] (3.42ns)   --->   "%r_V_51 = mul i54 %sext_ln1115_25, i54 %sext_ln1116_13"   --->   Operation 550 'mul' 'r_V_51' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 551 [1/1] (0.00ns)   --->   "%lhs_35 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_14, i24 0"   --->   Operation 551 'bitconcatenate' 'lhs_35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln703_25 = sext i54 %r_V_51"   --->   Operation 552 'sext' 'sext_ln703_25' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 553 [1/1] (1.09ns)   --->   "%ret_V_25 = add i56 %lhs_35, i56 %sext_ln703_25"   --->   Operation 553 'add' 'ret_V_25' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_24, i32 24, i32 55"   --->   Operation 554 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_25, i32 24, i32 55"   --->   Operation 555 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 4.51>
ST_23 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i32 %read_V_2"   --->   Operation 556 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln1115_26 = sext i21 %r_V_52"   --->   Operation 557 'sext' 'sext_ln1115_26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 558 [1/1] (3.42ns)   --->   "%r_V_53 = mul i52 %sext_ln1115_26, i52 %sext_ln1116_11"   --->   Operation 558 'mul' 'r_V_53' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 559 [1/1] (0.00ns)   --->   "%lhs_36 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_15, i24 0"   --->   Operation 559 'bitconcatenate' 'lhs_36' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln703_26 = sext i52 %r_V_53"   --->   Operation 560 'sext' 'sext_ln703_26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 561 [1/1] (1.09ns)   --->   "%ret_V_26 = add i56 %lhs_36, i56 %sext_ln703_26"   --->   Operation 561 'add' 'ret_V_26' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln1115_27 = sext i22 %r_V_54"   --->   Operation 562 'sext' 'sext_ln1115_27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 563 [1/1] (3.42ns)   --->   "%r_V_55 = mul i53 %sext_ln1115_27, i53 %sext_ln1116_14"   --->   Operation 563 'mul' 'r_V_55' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 564 [1/1] (0.00ns)   --->   "%lhs_37 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_16, i24 0"   --->   Operation 564 'bitconcatenate' 'lhs_37' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln703_27 = sext i53 %r_V_55"   --->   Operation 565 'sext' 'sext_ln703_27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 566 [1/1] (1.09ns)   --->   "%ret_V_27 = add i56 %lhs_37, i56 %sext_ln703_27"   --->   Operation 566 'add' 'ret_V_27' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_26, i32 24, i32 55"   --->   Operation 567 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_27, i32 24, i32 55"   --->   Operation 568 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 4.51>
ST_24 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i32 %read_V_2"   --->   Operation 569 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln1115_28 = sext i20 %r_V_56"   --->   Operation 570 'sext' 'sext_ln1115_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 571 [1/1] (3.42ns)   --->   "%r_V_57 = mul i51 %sext_ln1115_28, i51 %sext_ln1116_10"   --->   Operation 571 'mul' 'r_V_57' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 572 [1/1] (0.00ns)   --->   "%lhs_38 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_17, i24 0"   --->   Operation 572 'bitconcatenate' 'lhs_38' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln703_28 = sext i51 %r_V_57"   --->   Operation 573 'sext' 'sext_ln703_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 574 [1/1] (1.09ns)   --->   "%ret_V_28 = add i56 %lhs_38, i56 %sext_ln703_28"   --->   Operation 574 'add' 'ret_V_28' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln1115_29 = sext i23 %r_V_58"   --->   Operation 575 'sext' 'sext_ln1115_29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 576 [1/1] (3.42ns)   --->   "%r_V_59 = mul i54 %sext_ln1115_29, i54 %sext_ln1116_13"   --->   Operation 576 'mul' 'r_V_59' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 577 [1/1] (0.00ns)   --->   "%lhs_39 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_18, i24 0"   --->   Operation 577 'bitconcatenate' 'lhs_39' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln703_29 = sext i54 %r_V_59"   --->   Operation 578 'sext' 'sext_ln703_29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 579 [1/1] (1.09ns)   --->   "%ret_V_29 = add i56 %lhs_39, i56 %sext_ln703_29"   --->   Operation 579 'add' 'ret_V_29' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_28, i32 24, i32 55"   --->   Operation 580 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_29, i32 24, i32 55"   --->   Operation 581 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 4.51>
ST_25 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln1116_18 = sext i32 %read_V_3"   --->   Operation 582 'sext' 'sext_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln1116_19 = sext i32 %read_V_3"   --->   Operation 583 'sext' 'sext_ln1116_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln1115_30 = sext i22 %r_V_60"   --->   Operation 584 'sext' 'sext_ln1115_30' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 585 [1/1] (3.42ns)   --->   "%r_V_61 = mul i53 %sext_ln1115_30, i53 %sext_ln1116_19"   --->   Operation 585 'mul' 'r_V_61' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 586 [1/1] (0.00ns)   --->   "%lhs_40 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_19, i24 0"   --->   Operation 586 'bitconcatenate' 'lhs_40' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln703_30 = sext i53 %r_V_61"   --->   Operation 587 'sext' 'sext_ln703_30' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 588 [1/1] (1.09ns)   --->   "%ret_V_30 = add i56 %lhs_40, i56 %sext_ln703_30"   --->   Operation 588 'add' 'ret_V_30' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln1115_31 = sext i23 %r_V_62"   --->   Operation 589 'sext' 'sext_ln1115_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 590 [1/1] (3.42ns)   --->   "%r_V_63 = mul i54 %sext_ln1115_31, i54 %sext_ln1116_18"   --->   Operation 590 'mul' 'r_V_63' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 591 [1/1] (0.00ns)   --->   "%lhs_41 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_20, i24 0"   --->   Operation 591 'bitconcatenate' 'lhs_41' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln703_31 = sext i54 %r_V_63"   --->   Operation 592 'sext' 'sext_ln703_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 593 [1/1] (1.09ns)   --->   "%ret_V_31 = add i56 %lhs_41, i56 %sext_ln703_31"   --->   Operation 593 'add' 'ret_V_31' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_30, i32 24, i32 55"   --->   Operation 594 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_31, i32 24, i32 55"   --->   Operation 595 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 4.51>
ST_26 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln1115_32 = sext i23 %r_V_64"   --->   Operation 596 'sext' 'sext_ln1115_32' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 597 [1/1] (3.42ns)   --->   "%r_V_65 = mul i54 %sext_ln1115_32, i54 %sext_ln1116_18"   --->   Operation 597 'mul' 'r_V_65' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 598 [1/1] (0.00ns)   --->   "%lhs_42 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_21, i24 0"   --->   Operation 598 'bitconcatenate' 'lhs_42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln703_32 = sext i54 %r_V_65"   --->   Operation 599 'sext' 'sext_ln703_32' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 600 [1/1] (1.09ns)   --->   "%ret_V_32 = add i56 %lhs_42, i56 %sext_ln703_32"   --->   Operation 600 'add' 'ret_V_32' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln1115_33 = sext i23 %r_V_66"   --->   Operation 601 'sext' 'sext_ln1115_33' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 602 [1/1] (3.42ns)   --->   "%r_V_67 = mul i54 %sext_ln1115_33, i54 %sext_ln1116_18"   --->   Operation 602 'mul' 'r_V_67' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 603 [1/1] (0.00ns)   --->   "%lhs_43 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_22, i24 0"   --->   Operation 603 'bitconcatenate' 'lhs_43' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln703_33 = sext i54 %r_V_67"   --->   Operation 604 'sext' 'sext_ln703_33' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 605 [1/1] (1.09ns)   --->   "%ret_V_33 = add i56 %lhs_43, i56 %sext_ln703_33"   --->   Operation 605 'add' 'ret_V_33' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_32, i32 24, i32 55"   --->   Operation 606 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_33, i32 24, i32 55"   --->   Operation 607 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 4.51>
ST_27 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln1116_17 = sext i32 %read_V_3"   --->   Operation 608 'sext' 'sext_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln1115_34 = sext i24 %r_V_68"   --->   Operation 609 'sext' 'sext_ln1115_34' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 610 [1/1] (3.42ns)   --->   "%r_V_69 = mul i55 %sext_ln1115_34, i55 %sext_ln1116_17"   --->   Operation 610 'mul' 'r_V_69' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 611 [1/1] (0.00ns)   --->   "%lhs_44 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_23, i24 0"   --->   Operation 611 'bitconcatenate' 'lhs_44' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln703_34 = sext i55 %r_V_69"   --->   Operation 612 'sext' 'sext_ln703_34' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 613 [1/1] (1.09ns)   --->   "%ret_V_34 = add i56 %lhs_44, i56 %sext_ln703_34"   --->   Operation 613 'add' 'ret_V_34' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln1115_35 = sext i23 %r_V_70"   --->   Operation 614 'sext' 'sext_ln1115_35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 615 [1/1] (3.42ns)   --->   "%r_V_71 = mul i54 %sext_ln1115_35, i54 %sext_ln1116_18"   --->   Operation 615 'mul' 'r_V_71' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 616 [1/1] (0.00ns)   --->   "%lhs_45 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_24, i24 0"   --->   Operation 616 'bitconcatenate' 'lhs_45' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln703_35 = sext i54 %r_V_71"   --->   Operation 617 'sext' 'sext_ln703_35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 618 [1/1] (1.09ns)   --->   "%ret_V_35 = add i56 %lhs_45, i56 %sext_ln703_35"   --->   Operation 618 'add' 'ret_V_35' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_34, i32 24, i32 55"   --->   Operation 619 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_35, i32 24, i32 55"   --->   Operation 620 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 4.51>
ST_28 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln1116_16 = sext i32 %read_V_3"   --->   Operation 621 'sext' 'sext_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln1115_36 = sext i21 %r_V_72"   --->   Operation 622 'sext' 'sext_ln1115_36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 623 [1/1] (3.42ns)   --->   "%r_V_73 = mul i52 %sext_ln1115_36, i52 %sext_ln1116_16"   --->   Operation 623 'mul' 'r_V_73' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 624 [1/1] (0.00ns)   --->   "%lhs_46 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_25, i24 0"   --->   Operation 624 'bitconcatenate' 'lhs_46' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln703_36 = sext i52 %r_V_73"   --->   Operation 625 'sext' 'sext_ln703_36' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 626 [1/1] (1.09ns)   --->   "%ret_V_36 = add i56 %lhs_46, i56 %sext_ln703_36"   --->   Operation 626 'add' 'ret_V_36' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln1115_37 = sext i22 %r_V_74"   --->   Operation 627 'sext' 'sext_ln1115_37' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 628 [1/1] (3.42ns)   --->   "%r_V_75 = mul i53 %sext_ln1115_37, i53 %sext_ln1116_19"   --->   Operation 628 'mul' 'r_V_75' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 629 [1/1] (0.00ns)   --->   "%lhs_47 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_26, i24 0"   --->   Operation 629 'bitconcatenate' 'lhs_47' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln703_37 = sext i53 %r_V_75"   --->   Operation 630 'sext' 'sext_ln703_37' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 631 [1/1] (1.09ns)   --->   "%ret_V_37 = add i56 %lhs_47, i56 %sext_ln703_37"   --->   Operation 631 'add' 'ret_V_37' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_36, i32 24, i32 55"   --->   Operation 632 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_37, i32 24, i32 55"   --->   Operation 633 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 4.51>
ST_29 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln1116_15 = sext i32 %read_V_3"   --->   Operation 634 'sext' 'sext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln1115_38 = sext i20 %r_V_76"   --->   Operation 635 'sext' 'sext_ln1115_38' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 636 [1/1] (3.42ns)   --->   "%r_V_77 = mul i51 %sext_ln1115_38, i51 %sext_ln1116_15"   --->   Operation 636 'mul' 'r_V_77' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 637 [1/1] (0.00ns)   --->   "%lhs_48 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_27, i24 0"   --->   Operation 637 'bitconcatenate' 'lhs_48' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln703_38 = sext i51 %r_V_77"   --->   Operation 638 'sext' 'sext_ln703_38' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 639 [1/1] (1.09ns)   --->   "%ret_V_38 = add i56 %lhs_48, i56 %sext_ln703_38"   --->   Operation 639 'add' 'ret_V_38' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln1115_39 = sext i23 %r_V_78"   --->   Operation 640 'sext' 'sext_ln1115_39' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 641 [1/1] (3.42ns)   --->   "%r_V_79 = mul i54 %sext_ln1115_39, i54 %sext_ln1116_18"   --->   Operation 641 'mul' 'r_V_79' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 642 [1/1] (0.00ns)   --->   "%lhs_49 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_28, i24 0"   --->   Operation 642 'bitconcatenate' 'lhs_49' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln703_39 = sext i54 %r_V_79"   --->   Operation 643 'sext' 'sext_ln703_39' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 644 [1/1] (1.09ns)   --->   "%ret_V_39 = add i56 %lhs_49, i56 %sext_ln703_39"   --->   Operation 644 'add' 'ret_V_39' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_38, i32 24, i32 55"   --->   Operation 645 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_39, i32 24, i32 55"   --->   Operation 646 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 4.51>
ST_30 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln1116_23 = sext i32 %read_V_4"   --->   Operation 647 'sext' 'sext_ln1116_23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln1116_24 = sext i32 %read_V_4"   --->   Operation 648 'sext' 'sext_ln1116_24' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln1115_40 = sext i22 %r_V_80"   --->   Operation 649 'sext' 'sext_ln1115_40' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 650 [1/1] (3.42ns)   --->   "%r_V_81 = mul i53 %sext_ln1115_40, i53 %sext_ln1116_24"   --->   Operation 650 'mul' 'r_V_81' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 651 [1/1] (0.00ns)   --->   "%lhs_50 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_29, i24 0"   --->   Operation 651 'bitconcatenate' 'lhs_50' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln703_40 = sext i53 %r_V_81"   --->   Operation 652 'sext' 'sext_ln703_40' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 653 [1/1] (1.09ns)   --->   "%ret_V_40 = add i56 %lhs_50, i56 %sext_ln703_40"   --->   Operation 653 'add' 'ret_V_40' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln1115_41 = sext i23 %r_V_82"   --->   Operation 654 'sext' 'sext_ln1115_41' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 655 [1/1] (3.42ns)   --->   "%r_V_83 = mul i54 %sext_ln1115_41, i54 %sext_ln1116_23"   --->   Operation 655 'mul' 'r_V_83' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 656 [1/1] (0.00ns)   --->   "%lhs_51 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_30, i24 0"   --->   Operation 656 'bitconcatenate' 'lhs_51' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln703_41 = sext i54 %r_V_83"   --->   Operation 657 'sext' 'sext_ln703_41' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 658 [1/1] (1.09ns)   --->   "%ret_V_41 = add i56 %lhs_51, i56 %sext_ln703_41"   --->   Operation 658 'add' 'ret_V_41' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_40, i32 24, i32 55"   --->   Operation 659 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_41, i32 24, i32 55"   --->   Operation 660 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 4.51>
ST_31 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln1115_42 = sext i23 %r_V_84"   --->   Operation 661 'sext' 'sext_ln1115_42' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 662 [1/1] (3.42ns)   --->   "%r_V_85 = mul i54 %sext_ln1115_42, i54 %sext_ln1116_23"   --->   Operation 662 'mul' 'r_V_85' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 663 [1/1] (0.00ns)   --->   "%lhs_52 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_31, i24 0"   --->   Operation 663 'bitconcatenate' 'lhs_52' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln703_42 = sext i54 %r_V_85"   --->   Operation 664 'sext' 'sext_ln703_42' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 665 [1/1] (1.09ns)   --->   "%ret_V_42 = add i56 %lhs_52, i56 %sext_ln703_42"   --->   Operation 665 'add' 'ret_V_42' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln1115_43 = sext i23 %r_V_86"   --->   Operation 666 'sext' 'sext_ln1115_43' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 667 [1/1] (3.42ns)   --->   "%r_V_87 = mul i54 %sext_ln1115_43, i54 %sext_ln1116_23"   --->   Operation 667 'mul' 'r_V_87' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 668 [1/1] (0.00ns)   --->   "%lhs_53 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_32, i24 0"   --->   Operation 668 'bitconcatenate' 'lhs_53' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln703_43 = sext i54 %r_V_87"   --->   Operation 669 'sext' 'sext_ln703_43' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 670 [1/1] (1.09ns)   --->   "%ret_V_43 = add i56 %lhs_53, i56 %sext_ln703_43"   --->   Operation 670 'add' 'ret_V_43' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_42, i32 24, i32 55"   --->   Operation 671 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_43, i32 24, i32 55"   --->   Operation 672 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 4.51>
ST_32 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln1116_22 = sext i32 %read_V_4"   --->   Operation 673 'sext' 'sext_ln1116_22' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln1115_44 = sext i24 %r_V_88"   --->   Operation 674 'sext' 'sext_ln1115_44' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 675 [1/1] (3.42ns)   --->   "%r_V_89 = mul i55 %sext_ln1115_44, i55 %sext_ln1116_22"   --->   Operation 675 'mul' 'r_V_89' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 676 [1/1] (0.00ns)   --->   "%lhs_54 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_33, i24 0"   --->   Operation 676 'bitconcatenate' 'lhs_54' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln703_44 = sext i55 %r_V_89"   --->   Operation 677 'sext' 'sext_ln703_44' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 678 [1/1] (1.09ns)   --->   "%ret_V_44 = add i56 %lhs_54, i56 %sext_ln703_44"   --->   Operation 678 'add' 'ret_V_44' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln1115_45 = sext i23 %r_V_90"   --->   Operation 679 'sext' 'sext_ln1115_45' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 680 [1/1] (3.42ns)   --->   "%r_V_91 = mul i54 %sext_ln1115_45, i54 %sext_ln1116_23"   --->   Operation 680 'mul' 'r_V_91' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 681 [1/1] (0.00ns)   --->   "%lhs_55 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_34, i24 0"   --->   Operation 681 'bitconcatenate' 'lhs_55' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln703_45 = sext i54 %r_V_91"   --->   Operation 682 'sext' 'sext_ln703_45' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 683 [1/1] (1.09ns)   --->   "%ret_V_45 = add i56 %lhs_55, i56 %sext_ln703_45"   --->   Operation 683 'add' 'ret_V_45' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_44, i32 24, i32 55"   --->   Operation 684 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_45, i32 24, i32 55"   --->   Operation 685 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 4.51>
ST_33 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln1116_21 = sext i32 %read_V_4"   --->   Operation 686 'sext' 'sext_ln1116_21' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln1115_46 = sext i21 %r_V_92"   --->   Operation 687 'sext' 'sext_ln1115_46' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 688 [1/1] (3.42ns)   --->   "%r_V_93 = mul i52 %sext_ln1115_46, i52 %sext_ln1116_21"   --->   Operation 688 'mul' 'r_V_93' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 689 [1/1] (0.00ns)   --->   "%lhs_56 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_35, i24 0"   --->   Operation 689 'bitconcatenate' 'lhs_56' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln703_46 = sext i52 %r_V_93"   --->   Operation 690 'sext' 'sext_ln703_46' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 691 [1/1] (1.09ns)   --->   "%ret_V_46 = add i56 %lhs_56, i56 %sext_ln703_46"   --->   Operation 691 'add' 'ret_V_46' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln1115_47 = sext i22 %r_V_94"   --->   Operation 692 'sext' 'sext_ln1115_47' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 693 [1/1] (3.42ns)   --->   "%r_V_95 = mul i53 %sext_ln1115_47, i53 %sext_ln1116_24"   --->   Operation 693 'mul' 'r_V_95' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 694 [1/1] (0.00ns)   --->   "%lhs_57 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_36, i24 0"   --->   Operation 694 'bitconcatenate' 'lhs_57' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln703_47 = sext i53 %r_V_95"   --->   Operation 695 'sext' 'sext_ln703_47' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 696 [1/1] (1.09ns)   --->   "%ret_V_47 = add i56 %lhs_57, i56 %sext_ln703_47"   --->   Operation 696 'add' 'ret_V_47' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_46, i32 24, i32 55"   --->   Operation 697 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_47, i32 24, i32 55"   --->   Operation 698 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 4.51>
ST_34 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln1116_20 = sext i32 %read_V_4"   --->   Operation 699 'sext' 'sext_ln1116_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln1115_48 = sext i20 %r_V_96"   --->   Operation 700 'sext' 'sext_ln1115_48' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 701 [1/1] (3.42ns)   --->   "%r_V_97 = mul i51 %sext_ln1115_48, i51 %sext_ln1116_20"   --->   Operation 701 'mul' 'r_V_97' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 702 [1/1] (0.00ns)   --->   "%lhs_58 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_37, i24 0"   --->   Operation 702 'bitconcatenate' 'lhs_58' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln703_48 = sext i51 %r_V_97"   --->   Operation 703 'sext' 'sext_ln703_48' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 704 [1/1] (1.09ns)   --->   "%ret_V_48 = add i56 %lhs_58, i56 %sext_ln703_48"   --->   Operation 704 'add' 'ret_V_48' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln1115_49 = sext i23 %r_V_98"   --->   Operation 705 'sext' 'sext_ln1115_49' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 706 [1/1] (3.42ns)   --->   "%r_V_99 = mul i54 %sext_ln1115_49, i54 %sext_ln1116_23"   --->   Operation 706 'mul' 'r_V_99' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 707 [1/1] (0.00ns)   --->   "%lhs_59 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_38, i24 0"   --->   Operation 707 'bitconcatenate' 'lhs_59' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln703_49 = sext i54 %r_V_99"   --->   Operation 708 'sext' 'sext_ln703_49' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 709 [1/1] (1.09ns)   --->   "%ret_V_49 = add i56 %lhs_59, i56 %sext_ln703_49"   --->   Operation 709 'add' 'ret_V_49' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_48, i32 24, i32 55"   --->   Operation 710 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_49, i32 24, i32 55"   --->   Operation 711 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 4.51>
ST_35 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln1116_28 = sext i32 %read_V_5"   --->   Operation 712 'sext' 'sext_ln1116_28' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln1116_29 = sext i32 %read_V_5"   --->   Operation 713 'sext' 'sext_ln1116_29' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln1115_50 = sext i22 %r_V_100"   --->   Operation 714 'sext' 'sext_ln1115_50' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 715 [1/1] (3.42ns)   --->   "%r_V_101 = mul i53 %sext_ln1115_50, i53 %sext_ln1116_29"   --->   Operation 715 'mul' 'r_V_101' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 716 [1/1] (0.00ns)   --->   "%lhs_60 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_39, i24 0"   --->   Operation 716 'bitconcatenate' 'lhs_60' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln703_50 = sext i53 %r_V_101"   --->   Operation 717 'sext' 'sext_ln703_50' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 718 [1/1] (1.09ns)   --->   "%ret_V_50 = add i56 %lhs_60, i56 %sext_ln703_50"   --->   Operation 718 'add' 'ret_V_50' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln1115_51 = sext i23 %r_V_102"   --->   Operation 719 'sext' 'sext_ln1115_51' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 720 [1/1] (3.42ns)   --->   "%r_V_103 = mul i54 %sext_ln1115_51, i54 %sext_ln1116_28"   --->   Operation 720 'mul' 'r_V_103' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 721 [1/1] (0.00ns)   --->   "%lhs_61 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_40, i24 0"   --->   Operation 721 'bitconcatenate' 'lhs_61' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln703_51 = sext i54 %r_V_103"   --->   Operation 722 'sext' 'sext_ln703_51' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 723 [1/1] (1.09ns)   --->   "%ret_V_51 = add i56 %lhs_61, i56 %sext_ln703_51"   --->   Operation 723 'add' 'ret_V_51' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_50, i32 24, i32 55"   --->   Operation 724 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_51, i32 24, i32 55"   --->   Operation 725 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 4.51>
ST_36 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln1115_52 = sext i23 %r_V_104"   --->   Operation 726 'sext' 'sext_ln1115_52' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 727 [1/1] (3.42ns)   --->   "%r_V_105 = mul i54 %sext_ln1115_52, i54 %sext_ln1116_28"   --->   Operation 727 'mul' 'r_V_105' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 728 [1/1] (0.00ns)   --->   "%lhs_62 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_41, i24 0"   --->   Operation 728 'bitconcatenate' 'lhs_62' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln703_52 = sext i54 %r_V_105"   --->   Operation 729 'sext' 'sext_ln703_52' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 730 [1/1] (1.09ns)   --->   "%ret_V_52 = add i56 %lhs_62, i56 %sext_ln703_52"   --->   Operation 730 'add' 'ret_V_52' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln1115_53 = sext i23 %r_V_106"   --->   Operation 731 'sext' 'sext_ln1115_53' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 732 [1/1] (3.42ns)   --->   "%r_V_107 = mul i54 %sext_ln1115_53, i54 %sext_ln1116_28"   --->   Operation 732 'mul' 'r_V_107' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 733 [1/1] (0.00ns)   --->   "%lhs_63 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_42, i24 0"   --->   Operation 733 'bitconcatenate' 'lhs_63' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln703_53 = sext i54 %r_V_107"   --->   Operation 734 'sext' 'sext_ln703_53' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 735 [1/1] (1.09ns)   --->   "%ret_V_53 = add i56 %lhs_63, i56 %sext_ln703_53"   --->   Operation 735 'add' 'ret_V_53' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_52, i32 24, i32 55"   --->   Operation 736 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_53, i32 24, i32 55"   --->   Operation 737 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 4.51>
ST_37 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln1116_27 = sext i32 %read_V_5"   --->   Operation 738 'sext' 'sext_ln1116_27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln1115_54 = sext i24 %r_V_108"   --->   Operation 739 'sext' 'sext_ln1115_54' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 740 [1/1] (3.42ns)   --->   "%r_V_109 = mul i55 %sext_ln1115_54, i55 %sext_ln1116_27"   --->   Operation 740 'mul' 'r_V_109' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 741 [1/1] (0.00ns)   --->   "%lhs_64 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_43, i24 0"   --->   Operation 741 'bitconcatenate' 'lhs_64' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln703_54 = sext i55 %r_V_109"   --->   Operation 742 'sext' 'sext_ln703_54' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 743 [1/1] (1.09ns)   --->   "%ret_V_54 = add i56 %lhs_64, i56 %sext_ln703_54"   --->   Operation 743 'add' 'ret_V_54' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln1115_55 = sext i23 %r_V_110"   --->   Operation 744 'sext' 'sext_ln1115_55' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 745 [1/1] (3.42ns)   --->   "%r_V_111 = mul i54 %sext_ln1115_55, i54 %sext_ln1116_28"   --->   Operation 745 'mul' 'r_V_111' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 746 [1/1] (0.00ns)   --->   "%lhs_65 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_44, i24 0"   --->   Operation 746 'bitconcatenate' 'lhs_65' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln703_55 = sext i54 %r_V_111"   --->   Operation 747 'sext' 'sext_ln703_55' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 748 [1/1] (1.09ns)   --->   "%ret_V_55 = add i56 %lhs_65, i56 %sext_ln703_55"   --->   Operation 748 'add' 'ret_V_55' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_54, i32 24, i32 55"   --->   Operation 749 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_55, i32 24, i32 55"   --->   Operation 750 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 4.51>
ST_38 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln1116_26 = sext i32 %read_V_5"   --->   Operation 751 'sext' 'sext_ln1116_26' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln1115_56 = sext i21 %r_V_112"   --->   Operation 752 'sext' 'sext_ln1115_56' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 753 [1/1] (3.42ns)   --->   "%r_V_113 = mul i52 %sext_ln1115_56, i52 %sext_ln1116_26"   --->   Operation 753 'mul' 'r_V_113' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 754 [1/1] (0.00ns)   --->   "%lhs_66 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_45, i24 0"   --->   Operation 754 'bitconcatenate' 'lhs_66' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln703_56 = sext i52 %r_V_113"   --->   Operation 755 'sext' 'sext_ln703_56' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 756 [1/1] (1.09ns)   --->   "%ret_V_56 = add i56 %lhs_66, i56 %sext_ln703_56"   --->   Operation 756 'add' 'ret_V_56' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln1115_57 = sext i22 %r_V_114"   --->   Operation 757 'sext' 'sext_ln1115_57' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 758 [1/1] (3.42ns)   --->   "%r_V_115 = mul i53 %sext_ln1115_57, i53 %sext_ln1116_29"   --->   Operation 758 'mul' 'r_V_115' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 759 [1/1] (0.00ns)   --->   "%lhs_67 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_46, i24 0"   --->   Operation 759 'bitconcatenate' 'lhs_67' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln703_57 = sext i53 %r_V_115"   --->   Operation 760 'sext' 'sext_ln703_57' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 761 [1/1] (1.09ns)   --->   "%ret_V_57 = add i56 %lhs_67, i56 %sext_ln703_57"   --->   Operation 761 'add' 'ret_V_57' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_56, i32 24, i32 55"   --->   Operation 762 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_57, i32 24, i32 55"   --->   Operation 763 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 4.51>
ST_39 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln1116_25 = sext i32 %read_V_5"   --->   Operation 764 'sext' 'sext_ln1116_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln1115_58 = sext i20 %r_V_116"   --->   Operation 765 'sext' 'sext_ln1115_58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 766 [1/1] (3.42ns)   --->   "%r_V_117 = mul i51 %sext_ln1115_58, i51 %sext_ln1116_25"   --->   Operation 766 'mul' 'r_V_117' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 767 [1/1] (0.00ns)   --->   "%lhs_68 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_47, i24 0"   --->   Operation 767 'bitconcatenate' 'lhs_68' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln703_58 = sext i51 %r_V_117"   --->   Operation 768 'sext' 'sext_ln703_58' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 769 [1/1] (1.09ns)   --->   "%ret_V_58 = add i56 %lhs_68, i56 %sext_ln703_58"   --->   Operation 769 'add' 'ret_V_58' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln1115_59 = sext i23 %r_V_118"   --->   Operation 770 'sext' 'sext_ln1115_59' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 771 [1/1] (3.42ns)   --->   "%r_V_119 = mul i54 %sext_ln1115_59, i54 %sext_ln1116_28"   --->   Operation 771 'mul' 'r_V_119' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 772 [1/1] (0.00ns)   --->   "%lhs_69 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_48, i24 0"   --->   Operation 772 'bitconcatenate' 'lhs_69' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln703_59 = sext i54 %r_V_119"   --->   Operation 773 'sext' 'sext_ln703_59' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 774 [1/1] (1.09ns)   --->   "%ret_V_59 = add i56 %lhs_69, i56 %sext_ln703_59"   --->   Operation 774 'add' 'ret_V_59' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_58, i32 24, i32 55"   --->   Operation 775 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_59, i32 24, i32 55"   --->   Operation 776 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>

State 40 <SV = 39> <Delay = 4.51>
ST_40 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln1116_33 = sext i32 %read_V_6"   --->   Operation 777 'sext' 'sext_ln1116_33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln1116_34 = sext i32 %read_V_6"   --->   Operation 778 'sext' 'sext_ln1116_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln1115_60 = sext i22 %r_V_120"   --->   Operation 779 'sext' 'sext_ln1115_60' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 780 [1/1] (3.42ns)   --->   "%r_V_121 = mul i53 %sext_ln1115_60, i53 %sext_ln1116_34"   --->   Operation 780 'mul' 'r_V_121' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 781 [1/1] (0.00ns)   --->   "%lhs_70 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_49, i24 0"   --->   Operation 781 'bitconcatenate' 'lhs_70' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln703_60 = sext i53 %r_V_121"   --->   Operation 782 'sext' 'sext_ln703_60' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 783 [1/1] (1.09ns)   --->   "%ret_V_60 = add i56 %lhs_70, i56 %sext_ln703_60"   --->   Operation 783 'add' 'ret_V_60' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln1115_61 = sext i23 %r_V_122"   --->   Operation 784 'sext' 'sext_ln1115_61' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 785 [1/1] (3.42ns)   --->   "%r_V_123 = mul i54 %sext_ln1115_61, i54 %sext_ln1116_33"   --->   Operation 785 'mul' 'r_V_123' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 786 [1/1] (0.00ns)   --->   "%lhs_71 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_50, i24 0"   --->   Operation 786 'bitconcatenate' 'lhs_71' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln703_61 = sext i54 %r_V_123"   --->   Operation 787 'sext' 'sext_ln703_61' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 788 [1/1] (1.09ns)   --->   "%ret_V_61 = add i56 %lhs_71, i56 %sext_ln703_61"   --->   Operation 788 'add' 'ret_V_61' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_60, i32 24, i32 55"   --->   Operation 789 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_61, i32 24, i32 55"   --->   Operation 790 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 4.51>
ST_41 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln1115_62 = sext i23 %r_V_124"   --->   Operation 791 'sext' 'sext_ln1115_62' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 792 [1/1] (3.42ns)   --->   "%r_V_125 = mul i54 %sext_ln1115_62, i54 %sext_ln1116_33"   --->   Operation 792 'mul' 'r_V_125' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 793 [1/1] (0.00ns)   --->   "%lhs_72 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_51, i24 0"   --->   Operation 793 'bitconcatenate' 'lhs_72' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln703_62 = sext i54 %r_V_125"   --->   Operation 794 'sext' 'sext_ln703_62' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 795 [1/1] (1.09ns)   --->   "%ret_V_62 = add i56 %lhs_72, i56 %sext_ln703_62"   --->   Operation 795 'add' 'ret_V_62' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln1115_63 = sext i23 %r_V_126"   --->   Operation 796 'sext' 'sext_ln1115_63' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 797 [1/1] (3.42ns)   --->   "%r_V_127 = mul i54 %sext_ln1115_63, i54 %sext_ln1116_33"   --->   Operation 797 'mul' 'r_V_127' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 798 [1/1] (0.00ns)   --->   "%lhs_73 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_52, i24 0"   --->   Operation 798 'bitconcatenate' 'lhs_73' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln703_63 = sext i54 %r_V_127"   --->   Operation 799 'sext' 'sext_ln703_63' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 800 [1/1] (1.09ns)   --->   "%ret_V_63 = add i56 %lhs_73, i56 %sext_ln703_63"   --->   Operation 800 'add' 'ret_V_63' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_62, i32 24, i32 55"   --->   Operation 801 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_63, i32 24, i32 55"   --->   Operation 802 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 4.51>
ST_42 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln1116_32 = sext i32 %read_V_6"   --->   Operation 803 'sext' 'sext_ln1116_32' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln1115_64 = sext i24 %r_V_128"   --->   Operation 804 'sext' 'sext_ln1115_64' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 805 [1/1] (3.42ns)   --->   "%r_V_129 = mul i55 %sext_ln1115_64, i55 %sext_ln1116_32"   --->   Operation 805 'mul' 'r_V_129' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 806 [1/1] (0.00ns)   --->   "%lhs_74 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_53, i24 0"   --->   Operation 806 'bitconcatenate' 'lhs_74' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln703_64 = sext i55 %r_V_129"   --->   Operation 807 'sext' 'sext_ln703_64' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 808 [1/1] (1.09ns)   --->   "%ret_V_64 = add i56 %lhs_74, i56 %sext_ln703_64"   --->   Operation 808 'add' 'ret_V_64' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln1115_65 = sext i23 %r_V_130"   --->   Operation 809 'sext' 'sext_ln1115_65' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 810 [1/1] (3.42ns)   --->   "%r_V_131 = mul i54 %sext_ln1115_65, i54 %sext_ln1116_33"   --->   Operation 810 'mul' 'r_V_131' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 811 [1/1] (0.00ns)   --->   "%lhs_75 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_54, i24 0"   --->   Operation 811 'bitconcatenate' 'lhs_75' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln703_65 = sext i54 %r_V_131"   --->   Operation 812 'sext' 'sext_ln703_65' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 813 [1/1] (1.09ns)   --->   "%ret_V_65 = add i56 %lhs_75, i56 %sext_ln703_65"   --->   Operation 813 'add' 'ret_V_65' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_64, i32 24, i32 55"   --->   Operation 814 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 815 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_65, i32 24, i32 55"   --->   Operation 815 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>

State 43 <SV = 42> <Delay = 4.51>
ST_43 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln1116_31 = sext i32 %read_V_6"   --->   Operation 816 'sext' 'sext_ln1116_31' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln1115_66 = sext i21 %r_V_132"   --->   Operation 817 'sext' 'sext_ln1115_66' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 818 [1/1] (3.42ns)   --->   "%r_V_133 = mul i52 %sext_ln1115_66, i52 %sext_ln1116_31"   --->   Operation 818 'mul' 'r_V_133' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 819 [1/1] (0.00ns)   --->   "%lhs_76 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_55, i24 0"   --->   Operation 819 'bitconcatenate' 'lhs_76' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln703_66 = sext i52 %r_V_133"   --->   Operation 820 'sext' 'sext_ln703_66' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 821 [1/1] (1.09ns)   --->   "%ret_V_66 = add i56 %lhs_76, i56 %sext_ln703_66"   --->   Operation 821 'add' 'ret_V_66' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 822 [1/1] (0.00ns)   --->   "%sext_ln1115_67 = sext i22 %r_V_134"   --->   Operation 822 'sext' 'sext_ln1115_67' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 823 [1/1] (3.42ns)   --->   "%r_V_135 = mul i53 %sext_ln1115_67, i53 %sext_ln1116_34"   --->   Operation 823 'mul' 'r_V_135' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 824 [1/1] (0.00ns)   --->   "%lhs_77 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_56, i24 0"   --->   Operation 824 'bitconcatenate' 'lhs_77' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln703_67 = sext i53 %r_V_135"   --->   Operation 825 'sext' 'sext_ln703_67' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 826 [1/1] (1.09ns)   --->   "%ret_V_67 = add i56 %lhs_77, i56 %sext_ln703_67"   --->   Operation 826 'add' 'ret_V_67' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_66, i32 24, i32 55"   --->   Operation 827 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 828 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_67, i32 24, i32 55"   --->   Operation 828 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>

State 44 <SV = 43> <Delay = 4.51>
ST_44 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln1116_30 = sext i32 %read_V_6"   --->   Operation 829 'sext' 'sext_ln1116_30' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln1115_68 = sext i20 %r_V_136"   --->   Operation 830 'sext' 'sext_ln1115_68' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 831 [1/1] (3.42ns)   --->   "%r_V_137 = mul i51 %sext_ln1115_68, i51 %sext_ln1116_30"   --->   Operation 831 'mul' 'r_V_137' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 832 [1/1] (0.00ns)   --->   "%lhs_78 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_57, i24 0"   --->   Operation 832 'bitconcatenate' 'lhs_78' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln703_68 = sext i51 %r_V_137"   --->   Operation 833 'sext' 'sext_ln703_68' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 834 [1/1] (1.09ns)   --->   "%ret_V_68 = add i56 %lhs_78, i56 %sext_ln703_68"   --->   Operation 834 'add' 'ret_V_68' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln1115_69 = sext i23 %r_V_138"   --->   Operation 835 'sext' 'sext_ln1115_69' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 836 [1/1] (3.42ns)   --->   "%r_V_139 = mul i54 %sext_ln1115_69, i54 %sext_ln1116_33"   --->   Operation 836 'mul' 'r_V_139' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 837 [1/1] (0.00ns)   --->   "%lhs_79 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_58, i24 0"   --->   Operation 837 'bitconcatenate' 'lhs_79' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln703_69 = sext i54 %r_V_139"   --->   Operation 838 'sext' 'sext_ln703_69' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 839 [1/1] (1.09ns)   --->   "%ret_V_69 = add i56 %lhs_79, i56 %sext_ln703_69"   --->   Operation 839 'add' 'ret_V_69' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_68, i32 24, i32 55"   --->   Operation 840 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_69, i32 24, i32 55"   --->   Operation 841 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>

State 45 <SV = 44> <Delay = 4.51>
ST_45 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln1116_38 = sext i32 %read_V_7"   --->   Operation 842 'sext' 'sext_ln1116_38' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln1116_39 = sext i32 %read_V_7"   --->   Operation 843 'sext' 'sext_ln1116_39' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln1115_70 = sext i22 %r_V_140"   --->   Operation 844 'sext' 'sext_ln1115_70' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 845 [1/1] (3.42ns)   --->   "%r_V_141 = mul i53 %sext_ln1115_70, i53 %sext_ln1116_39"   --->   Operation 845 'mul' 'r_V_141' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 846 [1/1] (0.00ns)   --->   "%lhs_80 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_59, i24 0"   --->   Operation 846 'bitconcatenate' 'lhs_80' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln703_70 = sext i53 %r_V_141"   --->   Operation 847 'sext' 'sext_ln703_70' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 848 [1/1] (1.09ns)   --->   "%ret_V_70 = add i56 %lhs_80, i56 %sext_ln703_70"   --->   Operation 848 'add' 'ret_V_70' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 849 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_70, i32 24, i32 55"   --->   Operation 849 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln1115_71 = sext i23 %r_V_142"   --->   Operation 850 'sext' 'sext_ln1115_71' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 851 [1/1] (3.42ns)   --->   "%r_V_143 = mul i54 %sext_ln1115_71, i54 %sext_ln1116_38"   --->   Operation 851 'mul' 'r_V_143' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 852 [1/1] (0.00ns)   --->   "%lhs_81 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_60, i24 0"   --->   Operation 852 'bitconcatenate' 'lhs_81' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln703_71 = sext i54 %r_V_143"   --->   Operation 853 'sext' 'sext_ln703_71' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 854 [1/1] (1.09ns)   --->   "%ret_V_71 = add i56 %lhs_81, i56 %sext_ln703_71"   --->   Operation 854 'add' 'ret_V_71' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_71, i32 24, i32 55"   --->   Operation 855 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 46 <SV = 45> <Delay = 4.51>
ST_46 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln1115_72 = sext i23 %r_V_144"   --->   Operation 856 'sext' 'sext_ln1115_72' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 857 [1/1] (3.42ns)   --->   "%r_V_145 = mul i54 %sext_ln1115_72, i54 %sext_ln1116_38"   --->   Operation 857 'mul' 'r_V_145' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 858 [1/1] (0.00ns)   --->   "%lhs_82 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_61, i24 0"   --->   Operation 858 'bitconcatenate' 'lhs_82' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln703_72 = sext i54 %r_V_145"   --->   Operation 859 'sext' 'sext_ln703_72' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 860 [1/1] (1.09ns)   --->   "%ret_V_72 = add i56 %lhs_82, i56 %sext_ln703_72"   --->   Operation 860 'add' 'ret_V_72' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 861 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_72, i32 24, i32 55"   --->   Operation 861 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln1115_73 = sext i23 %r_V_146"   --->   Operation 862 'sext' 'sext_ln1115_73' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 863 [1/1] (3.42ns)   --->   "%r_V_147 = mul i54 %sext_ln1115_73, i54 %sext_ln1116_38"   --->   Operation 863 'mul' 'r_V_147' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 864 [1/1] (0.00ns)   --->   "%lhs_83 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_62, i24 0"   --->   Operation 864 'bitconcatenate' 'lhs_83' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln703_73 = sext i54 %r_V_147"   --->   Operation 865 'sext' 'sext_ln703_73' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 866 [1/1] (1.09ns)   --->   "%ret_V_73 = add i56 %lhs_83, i56 %sext_ln703_73"   --->   Operation 866 'add' 'ret_V_73' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_73, i32 24, i32 55"   --->   Operation 867 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>

State 47 <SV = 46> <Delay = 4.51>
ST_47 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln1116_37 = sext i32 %read_V_7"   --->   Operation 868 'sext' 'sext_ln1116_37' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln1115_74 = sext i24 %r_V_148"   --->   Operation 869 'sext' 'sext_ln1115_74' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 870 [1/1] (3.42ns)   --->   "%r_V_149 = mul i55 %sext_ln1115_74, i55 %sext_ln1116_37"   --->   Operation 870 'mul' 'r_V_149' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 871 [1/1] (0.00ns)   --->   "%lhs_84 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_63, i24 0"   --->   Operation 871 'bitconcatenate' 'lhs_84' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln703_74 = sext i55 %r_V_149"   --->   Operation 872 'sext' 'sext_ln703_74' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 873 [1/1] (1.09ns)   --->   "%ret_V_74 = add i56 %lhs_84, i56 %sext_ln703_74"   --->   Operation 873 'add' 'ret_V_74' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 874 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_74, i32 24, i32 55"   --->   Operation 874 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln1115_75 = sext i23 %r_V_150"   --->   Operation 875 'sext' 'sext_ln1115_75' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 876 [1/1] (3.42ns)   --->   "%r_V_151 = mul i54 %sext_ln1115_75, i54 %sext_ln1116_38"   --->   Operation 876 'mul' 'r_V_151' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 877 [1/1] (0.00ns)   --->   "%lhs_85 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_64, i24 0"   --->   Operation 877 'bitconcatenate' 'lhs_85' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln703_75 = sext i54 %r_V_151"   --->   Operation 878 'sext' 'sext_ln703_75' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 879 [1/1] (1.09ns)   --->   "%ret_V_75 = add i56 %lhs_85, i56 %sext_ln703_75"   --->   Operation 879 'add' 'ret_V_75' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_75, i32 24, i32 55"   --->   Operation 880 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>

State 48 <SV = 47> <Delay = 4.51>
ST_48 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln1116_36 = sext i32 %read_V_7"   --->   Operation 881 'sext' 'sext_ln1116_36' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln1115_76 = sext i21 %r_V_152"   --->   Operation 882 'sext' 'sext_ln1115_76' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 883 [1/1] (3.42ns)   --->   "%r_V_153 = mul i52 %sext_ln1115_76, i52 %sext_ln1116_36"   --->   Operation 883 'mul' 'r_V_153' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 884 [1/1] (0.00ns)   --->   "%lhs_86 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_65, i24 0"   --->   Operation 884 'bitconcatenate' 'lhs_86' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln703_76 = sext i52 %r_V_153"   --->   Operation 885 'sext' 'sext_ln703_76' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 886 [1/1] (1.09ns)   --->   "%ret_V_76 = add i56 %lhs_86, i56 %sext_ln703_76"   --->   Operation 886 'add' 'ret_V_76' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 887 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_76, i32 24, i32 55"   --->   Operation 887 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln1115_77 = sext i22 %r_V_154"   --->   Operation 888 'sext' 'sext_ln1115_77' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 889 [1/1] (3.42ns)   --->   "%r_V_155 = mul i53 %sext_ln1115_77, i53 %sext_ln1116_39"   --->   Operation 889 'mul' 'r_V_155' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 890 [1/1] (0.00ns)   --->   "%lhs_87 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_66, i24 0"   --->   Operation 890 'bitconcatenate' 'lhs_87' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln703_77 = sext i53 %r_V_155"   --->   Operation 891 'sext' 'sext_ln703_77' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 892 [1/1] (1.09ns)   --->   "%ret_V_77 = add i56 %lhs_87, i56 %sext_ln703_77"   --->   Operation 892 'add' 'ret_V_77' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 893 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_77, i32 24, i32 55"   --->   Operation 893 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>

State 49 <SV = 48> <Delay = 4.51>
ST_49 : Operation 894 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 64, i32 0, i32 0, i32 0, void @empty_1" [fully1_cnn.cpp:15]   --->   Operation 894 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 895 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [fully1_cnn.cpp:15]   --->   Operation 895 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln1116_35 = sext i32 %read_V_7"   --->   Operation 896 'sext' 'sext_ln1116_35' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 897 [1/1] (0.00ns)   --->   "%sext_ln1115_78 = sext i20 %r_V_156"   --->   Operation 897 'sext' 'sext_ln1115_78' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 898 [1/1] (3.42ns)   --->   "%r_V_157 = mul i51 %sext_ln1115_78, i51 %sext_ln1116_35"   --->   Operation 898 'mul' 'r_V_157' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 899 [1/1] (0.00ns)   --->   "%lhs_88 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_67, i24 0"   --->   Operation 899 'bitconcatenate' 'lhs_88' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln703_78 = sext i51 %r_V_157"   --->   Operation 900 'sext' 'sext_ln703_78' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 901 [1/1] (1.09ns)   --->   "%ret_V_78 = add i56 %lhs_88, i56 %sext_ln703_78"   --->   Operation 901 'add' 'ret_V_78' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 902 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_78, i32 24, i32 55"   --->   Operation 902 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln1115_79 = sext i23 %r_V_158"   --->   Operation 903 'sext' 'sext_ln1115_79' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 904 [1/1] (3.42ns)   --->   "%r_V_159 = mul i54 %sext_ln1115_79, i54 %sext_ln1116_38"   --->   Operation 904 'mul' 'r_V_159' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 905 [1/1] (0.00ns)   --->   "%lhs_89 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i32.i24, i32 %tmp_68, i24 0"   --->   Operation 905 'bitconcatenate' 'lhs_89' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln703_79 = sext i54 %r_V_159"   --->   Operation 906 'sext' 'sext_ln703_79' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 907 [1/1] (1.09ns)   --->   "%ret_V_79 = add i56 %lhs_89, i56 %sext_ln703_79"   --->   Operation 907 'add' 'ret_V_79' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 908 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = partselect i32 @_ssdm_op_PartSelect.i32.i56.i32.i32, i56 %ret_V_79, i32 24, i32 55"   --->   Operation 908 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 909 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 909 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 50 <SV = 9> <Delay = 0.67>
ST_50 : Operation 910 [1/1] (0.67ns)   --->   "%store_ln727 = store i32 %lhs, i4 %output_V_addr"   --->   Operation 910 'store' 'store_ln727' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_50 : Operation 911 [1/1] (0.67ns)   --->   "%store_ln727 = store i32 %lhs_2, i4 %output_V_addr_1"   --->   Operation 911 'store' 'store_ln727' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 51 <SV = 10> <Delay = 0.67>
ST_51 : Operation 912 [1/1] (0.67ns)   --->   "%store_ln727 = store i32 %lhs_4, i4 %output_V_addr_2"   --->   Operation 912 'store' 'store_ln727' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_51 : Operation 913 [1/1] (0.67ns)   --->   "%store_ln727 = store i32 %lhs_6, i4 %output_V_addr_3"   --->   Operation 913 'store' 'store_ln727' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 52 <SV = 11> <Delay = 0.67>
ST_52 : Operation 914 [1/1] (0.67ns)   --->   "%store_ln727 = store i32 %lhs_8, i4 %output_V_addr_4"   --->   Operation 914 'store' 'store_ln727' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_52 : Operation 915 [1/1] (0.67ns)   --->   "%store_ln727 = store i32 %lhs_10, i4 %output_V_addr_5"   --->   Operation 915 'store' 'store_ln727' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 53 <SV = 12> <Delay = 0.67>
ST_53 : Operation 916 [1/1] (0.67ns)   --->   "%store_ln727 = store i32 %lhs_12, i4 %output_V_addr_6"   --->   Operation 916 'store' 'store_ln727' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_53 : Operation 917 [1/1] (0.67ns)   --->   "%store_ln727 = store i32 %lhs_14, i4 %output_V_addr_7"   --->   Operation 917 'store' 'store_ln727' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 54 <SV = 13> <Delay = 0.67>
ST_54 : Operation 918 [1/1] (0.67ns)   --->   "%store_ln727 = store i32 %lhs_16, i4 %output_V_addr_8"   --->   Operation 918 'store' 'store_ln727' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_54 : Operation 919 [1/1] (0.67ns)   --->   "%store_ln727 = store i32 %lhs_18, i4 %output_V_addr_9"   --->   Operation 919 'store' 'store_ln727' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_54 : Operation 920 [1/1] (0.42ns)   --->   "%br_ln35 = br void %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [fully1_cnn.cpp:35]   --->   Operation 920 'br' 'br_ln35' <Predicate = true> <Delay = 0.42>

State 55 <SV = 14> <Delay = 0.79>
ST_55 : Operation 921 [1/1] (0.00ns)   --->   "%i_1 = phi i4 0, void, i4 %add_ln35, void %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fully1_cnn.cpp:35]   --->   Operation 921 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 922 [1/1] (0.79ns)   --->   "%add_ln35 = add i4 %i_1, i4 1" [fully1_cnn.cpp:35]   --->   Operation 922 'add' 'add_ln35' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 923 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 923 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 924 [1/1] (0.72ns)   --->   "%icmp_ln35 = icmp_eq  i4 %i_1, i4 10" [fully1_cnn.cpp:35]   --->   Operation 924 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 925 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 925 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 926 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void" [fully1_cnn.cpp:35]   --->   Operation 926 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 927 [1/1] (0.00ns)   --->   "%i_1_cast = zext i4 %i_1" [fully1_cnn.cpp:35]   --->   Operation 927 'zext' 'i_1_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 928 [1/1] (0.00ns)   --->   "%output_V_addr_11 = getelementptr i32 %output_V, i64 0, i64 %i_1_cast"   --->   Operation 928 'getelementptr' 'output_V_addr_11' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 929 [2/2] (0.67ns)   --->   "%output_V_load_10 = load i4 %output_V_addr_11"   --->   Operation 929 'load' 'output_V_load_10' <Predicate = (!icmp_ln35)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_55 : Operation 930 [1/1] (0.00ns)   --->   "%fc_layer1_bias_V_addr = getelementptr i23 %fc_layer1_bias_V, i64 0, i64 %i_1_cast"   --->   Operation 930 'getelementptr' 'fc_layer1_bias_V_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_55 : Operation 931 [2/2] (0.67ns)   --->   "%fc_layer1_bias_V_load = load i4 %fc_layer1_bias_V_addr"   --->   Operation 931 'load' 'fc_layer1_bias_V_load' <Predicate = (!icmp_ln35)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 10> <ROM>

State 56 <SV = 15> <Delay = 3.10>
ST_56 : Operation 932 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [fully1_cnn.cpp:15]   --->   Operation 932 'specloopname' 'specloopname_ln15' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 933 [1/2] (0.67ns)   --->   "%output_V_load_10 = load i4 %output_V_addr_11"   --->   Operation 933 'load' 'output_V_load_10' <Predicate = (!icmp_ln35)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_56 : Operation 934 [1/2] (0.67ns)   --->   "%fc_layer1_bias_V_load = load i4 %fc_layer1_bias_V_addr"   --->   Operation 934 'load' 'fc_layer1_bias_V_load' <Predicate = (!icmp_ln35)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 10> <ROM>
ST_56 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln703_80 = sext i23 %fc_layer1_bias_V_load"   --->   Operation 935 'sext' 'sext_ln703_80' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 936 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i32 %output_V_load_10"   --->   Operation 936 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln703_81 = sext i23 %fc_layer1_bias_V_load"   --->   Operation 937 'sext' 'sext_ln703_81' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 938 [1/1] (1.01ns)   --->   "%a_V = add i32 %sext_ln703_80, i32 %output_V_load_10"   --->   Operation 938 'add' 'a_V' <Predicate = (!icmp_ln35)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 939 [1/1] (1.00ns)   --->   "%add_ln32 = add i31 %sext_ln703_81, i31 %trunc_ln703" [./headers1/activations.h:32]   --->   Operation 939 'add' 'add_ln32' <Predicate = (!icmp_ln35)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 940 [1/1] (0.99ns)   --->   "%icmp_ln1494 = icmp_sgt  i32 %a_V, i32 0"   --->   Operation 940 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln35)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 941 [1/1] (0.41ns)   --->   "%select_ln34 = select i1 %icmp_ln1494, i31 %add_ln32, i31 0" [./headers1/activations.h:34]   --->   Operation 941 'select' 'select_ln34' <Predicate = (!icmp_ln35)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i31 %select_ln34" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 942 'zext' 'zext_ln174' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_56 : Operation 943 [1/1] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %zext_ln174" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 943 'write' 'write_ln174' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_56 : Operation 944 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 944 'br' 'br_ln0' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 57 <SV = 16> <Delay = 0.00>
ST_57 : Operation 945 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [fully1_cnn.cpp:39]   --->   Operation 945 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0.677ns
The critical path consists of the following:
	'alloca' operation ('output.V', fully1_cnn.cpp:14) [27]  (0 ns)
	'getelementptr' operation ('output_V_addr') [28]  (0 ns)
	'store' operation ('store_ln731') of constant 0 on array 'output.V', fully1_cnn.cpp:14 [29]  (0.677 ns)

 <State 2>: 1.4ns
The critical path consists of the following:
	'phi' operation ('i', fully1_cnn.cpp:17) with incoming values : ('add_ln17', fully1_cnn.cpp:17) [32]  (0 ns)
	'add' operation ('add_ln17', fully1_cnn.cpp:17) [33]  (0.797 ns)
	blocking operation 0.601 ns on control path)

 <State 3>: 0.677ns
The critical path consists of the following:
	'load' operation ('output_V_load') on array 'output.V', fully1_cnn.cpp:14 [54]  (0.677 ns)

 <State 4>: 0.677ns
The critical path consists of the following:
	'load' operation ('output_V_load') on array 'output.V', fully1_cnn.cpp:14 [54]  (0.677 ns)

 <State 5>: 0.677ns
The critical path consists of the following:
	'load' operation ('output_V_load_2') on array 'output.V', fully1_cnn.cpp:14 [56]  (0.677 ns)

 <State 6>: 0.677ns
The critical path consists of the following:
	'load' operation ('output_V_load_4') on array 'output.V', fully1_cnn.cpp:14 [58]  (0.677 ns)

 <State 7>: 0.677ns
The critical path consists of the following:
	'load' operation ('output_V_load_6') on array 'output.V', fully1_cnn.cpp:14 [60]  (0.677 ns)

 <State 8>: 0.677ns
The critical path consists of the following:
	'load' operation ('output_V_load_8') on array 'output.V', fully1_cnn.cpp:14 [62]  (0.677 ns)

 <State 9>: 1.24ns
The critical path consists of the following:
	'phi' operation ('j', fully1_cnn.cpp:20) with incoming values : ('add_ln20', fully1_cnn.cpp:20) [66]  (0 ns)
	'getelementptr' operation ('fc_layer1_weights_V_0_addr') [94]  (0 ns)
	'load' operation ('r.V') on array 'fc_layer1_weights_V_0' [95]  (1.24 ns)

 <State 10>: 5.75ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'fc_layer1_weights_V_0' [95]  (1.24 ns)
	'mul' operation ('r.V') [97]  (3.42 ns)
	'add' operation ('ret.V') [100]  (1.1 ns)

 <State 11>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [111]  (3.42 ns)
	'add' operation ('ret.V') [114]  (1.1 ns)

 <State 12>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [125]  (3.42 ns)
	'add' operation ('ret.V') [128]  (1.1 ns)

 <State 13>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [139]  (3.42 ns)
	'add' operation ('ret.V') [142]  (1.1 ns)

 <State 14>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [153]  (3.42 ns)
	'add' operation ('ret.V') [156]  (1.1 ns)

 <State 15>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [175]  (3.42 ns)
	'add' operation ('ret.V') [179]  (1.1 ns)

 <State 16>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [191]  (3.42 ns)
	'add' operation ('ret.V') [195]  (1.1 ns)

 <State 17>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [207]  (3.42 ns)
	'add' operation ('ret.V') [211]  (1.1 ns)

 <State 18>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [223]  (3.42 ns)
	'add' operation ('ret.V') [227]  (1.1 ns)

 <State 19>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [239]  (3.42 ns)
	'add' operation ('ret.V') [243]  (1.1 ns)

 <State 20>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [263]  (3.42 ns)
	'add' operation ('ret.V') [267]  (1.1 ns)

 <State 21>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [279]  (3.42 ns)
	'add' operation ('ret.V') [283]  (1.1 ns)

 <State 22>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [295]  (3.42 ns)
	'add' operation ('ret.V') [299]  (1.1 ns)

 <State 23>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [311]  (3.42 ns)
	'add' operation ('ret.V') [315]  (1.1 ns)

 <State 24>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [327]  (3.42 ns)
	'add' operation ('ret.V') [331]  (1.1 ns)

 <State 25>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [351]  (3.42 ns)
	'add' operation ('ret.V') [355]  (1.1 ns)

 <State 26>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [367]  (3.42 ns)
	'add' operation ('ret.V') [371]  (1.1 ns)

 <State 27>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [383]  (3.42 ns)
	'add' operation ('ret.V') [387]  (1.1 ns)

 <State 28>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [399]  (3.42 ns)
	'add' operation ('ret.V') [403]  (1.1 ns)

 <State 29>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [415]  (3.42 ns)
	'add' operation ('ret.V') [419]  (1.1 ns)

 <State 30>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [440]  (3.42 ns)
	'add' operation ('ret.V') [444]  (1.1 ns)

 <State 31>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [456]  (3.42 ns)
	'add' operation ('ret.V') [460]  (1.1 ns)

 <State 32>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [472]  (3.42 ns)
	'add' operation ('ret.V') [476]  (1.1 ns)

 <State 33>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [488]  (3.42 ns)
	'add' operation ('ret.V') [492]  (1.1 ns)

 <State 34>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [504]  (3.42 ns)
	'add' operation ('ret.V') [508]  (1.1 ns)

 <State 35>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [528]  (3.42 ns)
	'add' operation ('ret.V') [532]  (1.1 ns)

 <State 36>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [544]  (3.42 ns)
	'add' operation ('ret.V') [548]  (1.1 ns)

 <State 37>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [560]  (3.42 ns)
	'add' operation ('ret.V') [564]  (1.1 ns)

 <State 38>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [576]  (3.42 ns)
	'add' operation ('ret.V') [580]  (1.1 ns)

 <State 39>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [592]  (3.42 ns)
	'add' operation ('ret.V') [596]  (1.1 ns)

 <State 40>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [616]  (3.42 ns)
	'add' operation ('ret.V') [620]  (1.1 ns)

 <State 41>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [632]  (3.42 ns)
	'add' operation ('ret.V') [636]  (1.1 ns)

 <State 42>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [648]  (3.42 ns)
	'add' operation ('ret.V') [652]  (1.1 ns)

 <State 43>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [664]  (3.42 ns)
	'add' operation ('ret.V') [668]  (1.1 ns)

 <State 44>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [680]  (3.42 ns)
	'add' operation ('ret.V') [684]  (1.1 ns)

 <State 45>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [704]  (3.42 ns)
	'add' operation ('ret.V') [708]  (1.1 ns)

 <State 46>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [722]  (3.42 ns)
	'add' operation ('ret.V') [726]  (1.1 ns)

 <State 47>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [740]  (3.42 ns)
	'add' operation ('ret.V') [744]  (1.1 ns)

 <State 48>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [758]  (3.42 ns)
	'add' operation ('ret.V') [762]  (1.1 ns)

 <State 49>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V') [776]  (3.42 ns)
	'add' operation ('ret.V') [780]  (1.1 ns)

 <State 50>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln727') of variable 'lhs' on array 'output.V', fully1_cnn.cpp:14 [793]  (0.677 ns)

 <State 51>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln727') of variable 'lhs' on array 'output.V', fully1_cnn.cpp:14 [795]  (0.677 ns)

 <State 52>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln727') of variable 'lhs' on array 'output.V', fully1_cnn.cpp:14 [797]  (0.677 ns)

 <State 53>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln727') of variable 'lhs' on array 'output.V', fully1_cnn.cpp:14 [799]  (0.677 ns)

 <State 54>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln727') of variable 'lhs' on array 'output.V', fully1_cnn.cpp:14 [801]  (0.677 ns)

 <State 55>: 0.797ns
The critical path consists of the following:
	'phi' operation ('i', fully1_cnn.cpp:35) with incoming values : ('add_ln35', fully1_cnn.cpp:35) [805]  (0 ns)
	'add' operation ('add_ln35', fully1_cnn.cpp:35) [806]  (0.797 ns)

 <State 56>: 3.1ns
The critical path consists of the following:
	'load' operation ('output_V_load_10') on array 'output.V', fully1_cnn.cpp:14 [815]  (0.677 ns)
	'add' operation ('a.V') [821]  (1.02 ns)
	'icmp' operation ('icmp_ln1494') [823]  (0.991 ns)
	'select' operation ('select_ln34', ./headers1/activations.h:34) [824]  (0.418 ns)

 <State 57>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
