mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/MEM-Scalability': File exists
> Benchmarks for BWA 0.7.15: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2592594.MEM-Scalability.catwoman.t64
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3369.230 CPU sec, 66.820 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3991.972 CPU sec, 65.045 real sec
[M::mem_process_seqs] Processed 6336634 reads in 4053.978 CPU sec, 64.687 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1642.945 CPU sec, 25.975 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 255.368 sec; CPU: 13104.170 sec
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2592594.MEM-Scalability.catwoman.t8
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 792080 sequences (80000080 bp)...
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.284 CPU sec, 22.674 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.327 CPU sec, 22.543 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.731 CPU sec, 22.539 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.141 CPU sec, 22.638 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.359 CPU sec, 22.902 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 186.042 CPU sec, 22.946 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 187.223 CPU sec, 23.159 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.890 CPU sec, 22.389 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.194 CPU sec, 22.574 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.429 CPU sec, 22.582 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.172 CPU sec, 22.804 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.516 CPU sec, 22.850 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 188.493 CPU sec, 23.327 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.052 CPU sec, 22.306 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.888 CPU sec, 22.261 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.098 CPU sec, 22.194 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.113 CPU sec, 22.295 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.171 CPU sec, 22.475 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.632 CPU sec, 22.495 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.523 CPU sec, 22.758 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.119 CPU sec, 22.417 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.999 CPU sec, 22.195 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.748 CPU sec, 22.497 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.571 CPU sec, 22.505 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.869 CPU sec, 22.891 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.216 CPU sec, 22.596 real sec
[M::process] read 148902 sequences (15039102 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.730 CPU sec, 23.065 real sec
[M::mem_process_seqs] Processed 148902 reads in 38.251 CPU sec, 4.610 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 620.652 sec; CPU: 4986.924 sec

 Performance counter stats for './bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,725,296,547 cache-misses                                                  (21.89%)
S0       16  3,226,461,062,700 cycles                    #    0.000 GHz                      (20.85%)
S0       16  2,839,765,065,509 instructions              #   14.06  insns per cycle        
                                             #    0.08  stalled cycles per insn  (27.12%)
S0       16          1,729,871 cs                                                            (100.00%)
S0       16              2,471 migrations                                                    (100.00%)
S0       16            120,654 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,614,543,357,715 idle-cycles-frontend      #  1790.10% frontend cycles idle     (18.34%)
S0       16  1,962,900,413,242 idle-cycles-backend       #  972.12% backend  cycles idle     (16.31%)
S0       16    903,129,840,553 L1-dcache-loads                                               (21.96%)
S0       16     11,456,599,989 L1-dcache-load-misses     #   18.78% of all L1-dcache hits    (26.80%)
S0       16     11,857,349,323 L1-dcache-stores                                              (28.14%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (26.81%)
S0       16      2,917,340,009 L1-icache-load-misses                                         (27.58%)
S0       16     15,701,567,402 LLC-loads                                                     (12.30%)
S0       16      8,415,979,356 LLC-stores                                                    (11.45%)
S0       16    <not supported> LLC-prefetches          
S0       16    889,509,853,733 dTLB-loads                                                    (17.38%)
S0       16        857,294,982 dTLB-load-misses          #    1.41% of all dTLB cache hits   (16.80%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    638,157,142,603 iTLB-loads                                                    (16.33%)
S0       16          8,693,482 iTLB-load-misses          #    0.02% of all iTLB cache hits   (11.02%)
S0       16    243,329,456,538 branch-loads                                                  (16.35%)
S0       16     16,635,019,917 branch-load-misses                                            (21.91%)
S1       16      2,568,178,084 cache-misses                                                  (22.53%)
S1       16  3,199,709,860,714 cycles                    #    0.000 GHz                      (22.57%)
S1       16  3,003,495,470,393 instructions              #    0.00  insns per cycle          (28.08%)
S1       16          1,892,484 cs                                                            (100.00%)
S1       16                976 migrations                                                    (100.00%)
S1       16            105,404 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  3,479,139,177,110 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.74%)
S1       16  1,973,780,673,648 idle-cycles-backend       #    0.00% backend  cycles idle     (16.50%)
S1       16  1,011,296,549,657 L1-dcache-loads                                               (21.99%)
S1       16     13,220,321,339 L1-dcache-load-misses                                         (27.51%)
S1       16     13,764,545,388 L1-dcache-stores                                              (27.62%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.70%)
S1       16      2,630,974,631 L1-icache-load-misses                                         (27.62%)
S1       16     15,842,030,863 LLC-loads                                                     (11.15%)
S1       16      9,354,877,370 LLC-stores                                                    (11.19%)
S1       16    <not supported> LLC-prefetches          
S1       16    998,730,095,367 dTLB-loads                                                    (16.65%)
S1       16      1,005,130,811 dTLB-load-misses                                              (16.40%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    735,753,460,790 iTLB-loads                                                    (16.40%)
S1       16          8,277,499 iTLB-load-misses                                              (11.20%)
S1       16    254,933,865,924 branch-loads                                                  (16.91%)
S1       16     16,714,428,870 branch-load-misses                                            (22.36%)
S2       16      2,947,221,184 cache-misses                                                  (21.72%)
S2       16  3,361,740,921,499 cycles                    #    0.000 GHz                      (21.53%)
S2       16  3,332,210,286,854 instructions              #    0.00  insns per cycle          (27.80%)
S2       16          2,093,343 cs                                                            (100.00%)
S2       16              5,368 migrations                                                    (100.00%)
S2       16            118,647 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  3,965,385,552,333 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.89%)
S2       16  1,815,226,084,776 idle-cycles-backend       #    0.00% backend  cycles idle     (16.36%)
S2       16  1,093,543,588,160 L1-dcache-loads                                               (22.71%)
S2       16     14,265,187,537 L1-dcache-load-misses                                         (27.75%)
S2       16     15,125,140,909 L1-dcache-stores                                              (26.86%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.71%)
S2       16      3,115,637,493 L1-icache-load-misses                                         (26.88%)
S2       16     18,219,434,891 LLC-loads                                                     (12.43%)
S2       16     10,489,437,775 LLC-stores                                                    (12.51%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,044,152,762,817 dTLB-loads                                                    (18.32%)
S2       16        971,309,498 dTLB-load-misses                                              (17.44%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    713,105,293,837 iTLB-loads                                                    (16.59%)
S2       16          7,999,929 iTLB-load-misses                                              (10.94%)
S2       16    275,660,739,752 branch-loads                                                  (16.64%)
S2       16     18,629,924,042 branch-load-misses                                            (21.99%)
S3       16      2,554,797,761 cache-misses                                                  (21.16%)
S3       16  3,134,898,480,785 cycles                    #    0.000 GHz                      (21.84%)
S3       16  2,877,868,774,566 instructions              #    0.00  insns per cycle          (27.92%)
S3       16          1,711,861 cs                                                            (100.00%)
S3       16                979 migrations                                                    (100.00%)
S3       16            199,137 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  3,640,021,177,159 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.66%)
S3       16  1,961,616,297,197 idle-cycles-backend       #    0.00% backend  cycles idle     (17.31%)
S3       16    897,044,603,515 L1-dcache-loads                                               (23.29%)
S3       16     12,099,501,790 L1-dcache-load-misses                                         (28.17%)
S3       16     12,918,935,335 L1-dcache-stores                                              (26.89%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.25%)
S3       16      2,522,561,371 L1-icache-load-misses                                         (26.67%)
S3       16     15,718,010,643 LLC-loads                                                     (11.39%)
S3       16      9,062,804,632 LLC-stores                                                    (11.87%)
S3       16    <not supported> LLC-prefetches          
S3       16    954,482,344,941 dTLB-loads                                                    (17.55%)
S3       16        919,991,912 dTLB-load-misses                                              (16.79%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    664,943,424,924 iTLB-loads                                                    (16.98%)
S3       16         10,002,680 iTLB-load-misses                                              (11.08%)
S3       16    239,357,771,243 branch-loads                                                  (16.57%)
S3       16     16,054,627,393 branch-load-misses                                            (22.06%)

     620.659107272 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2592594.MEM-Scalability.catwoman.t16
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 1584160 sequences (160000160 bp)...
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 389.373 CPU sec, 24.308 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 382.332 CPU sec, 23.641 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 388.352 CPU sec, 23.995 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.492 CPU sec, 23.868 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.419 CPU sec, 23.688 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 388.385 CPU sec, 24.012 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 389.914 CPU sec, 24.168 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.175 CPU sec, 23.771 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.094 CPU sec, 23.739 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 393.406 CPU sec, 24.285 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.638 CPU sec, 23.627 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 390.220 CPU sec, 24.100 real sec
[M::process] read 940982 sequences (95039182 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 388.432 CPU sec, 24.120 real sec
[M::mem_process_seqs] Processed 940982 reads in 239.114 CPU sec, 14.791 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 334.036 sec; CPU: 5276.256 sec

 Performance counter stats for './bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,897,438,775 cache-misses                                                  (22.57%)
S0       16  3,439,104,392,866 cycles                    #    0.000 GHz                      (23.03%)
S0       16  2,770,247,355,431 instructions              #   13.14  insns per cycle        
                                             #    0.08  stalled cycles per insn  (28.69%)
S0       16          2,277,625 cs                                                            (100.00%)
S0       16              1,916 migrations                                                    (100.00%)
S0       16            217,829 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,770,733,715,899 idle-cycles-frontend      #  1788.62% frontend cycles idle     (17.27%)
S0       16  2,194,210,079,370 idle-cycles-backend       #  1040.81% backend  cycles idle     (16.95%)
S0       16    903,942,285,504 L1-dcache-loads                                               (22.42%)
S0       16     12,223,037,349 L1-dcache-load-misses     #   20.47% of all L1-dcache hits    (28.09%)
S0       16     13,000,525,638 L1-dcache-stores                                              (27.92%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.77%)
S0       16      3,008,215,997 L1-icache-load-misses                                         (27.62%)
S0       16     16,818,386,908 LLC-loads                                                     (10.73%)
S0       16      9,381,404,009 LLC-stores                                                    (10.67%)
S0       16    <not supported> LLC-prefetches          
S0       16    974,493,515,555 dTLB-loads                                                    (16.16%)
S0       16      1,185,359,732 dTLB-load-misses          #    1.89% of all dTLB cache hits   (16.23%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    669,240,740,989 iTLB-loads                                                    (16.27%)
S0       16         28,667,691 iTLB-load-misses          #    0.07% of all iTLB cache hits   (10.91%)
S0       16    243,828,838,191 branch-loads                                                  (16.70%)
S0       16     16,121,687,723 branch-load-misses                                            (22.39%)
S1       16      2,583,388,860 cache-misses                                                  (21.92%)
S1       16  3,366,993,024,215 cycles                    #    0.000 GHz                      (22.44%)
S1       16  3,013,933,774,233 instructions              #    0.00  insns per cycle          (28.14%)
S1       16          1,847,126 cs                                                            (100.00%)
S1       16                458 migrations                                                    (100.00%)
S1       16            118,690 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  3,557,568,679,520 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.27%)
S1       16  2,019,528,452,891 idle-cycles-backend       #    0.00% backend  cycles idle     (16.68%)
S1       16    959,548,660,615 L1-dcache-loads                                               (21.98%)
S1       16     12,214,258,545 L1-dcache-load-misses                                         (27.72%)
S1       16     12,611,682,916 L1-dcache-stores                                              (27.73%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.54%)
S1       16      2,453,222,169 L1-icache-load-misses                                         (28.01%)
S1       16     15,866,611,725 LLC-loads                                                     (11.14%)
S1       16      9,818,884,520 LLC-stores                                                    (10.84%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,050,212,999,710 dTLB-loads                                                    (16.45%)
S1       16      1,274,055,499 dTLB-load-misses                                              (16.58%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    737,475,121,524 iTLB-loads                                                    (16.62%)
S1       16         27,898,254 iTLB-load-misses                                              (10.97%)
S1       16    269,201,687,552 branch-loads                                                  (16.26%)
S1       16     18,225,437,026 branch-load-misses                                            (21.81%)
S2       16      2,840,406,695 cache-misses                                                  (21.37%)
S2       16  3,387,438,729,031 cycles                    #    0.000 GHz                      (21.72%)
S2       16  3,261,390,749,298 instructions              #    0.00  insns per cycle          (27.61%)
S2       16          2,163,961 cs                                                            (100.00%)
S2       16              3,627 migrations                                                    (100.00%)
S2       16            131,978 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  3,600,478,134,596 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.79%)
S2       16  2,024,936,727,582 idle-cycles-backend       #    0.00% backend  cycles idle     (16.23%)
S2       16  1,083,182,019,096 L1-dcache-loads                                               (22.07%)
S2       16     13,975,595,573 L1-dcache-load-misses                                         (27.99%)
S2       16     14,512,898,041 L1-dcache-stores                                              (28.01%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (27.12%)
S2       16      2,851,875,969 L1-icache-load-misses                                         (27.47%)
S2       16     16,980,009,287 LLC-loads                                                     (11.70%)
S2       16     10,109,819,925 LLC-stores                                                    (12.00%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,025,305,693,482 dTLB-loads                                                    (17.69%)
S2       16      1,261,003,136 dTLB-load-misses                                              (17.49%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    722,839,778,815 iTLB-loads                                                    (16.12%)
S2       16         26,039,968 iTLB-load-misses                                              (11.00%)
S2       16    268,596,932,442 branch-loads                                                  (16.33%)
S2       16     18,385,723,885 branch-load-misses                                            (21.72%)
S3       16      2,673,044,937 cache-misses                                                  (21.87%)
S3       16  3,298,824,818,627 cycles                    #    0.000 GHz                      (22.20%)
S3       16  2,697,169,927,677 instructions              #    0.00  insns per cycle          (28.23%)
S3       16          2,180,286 cs                                                            (100.00%)
S3       16                976 migrations                                                    (100.00%)
S3       16            243,602 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  3,418,080,771,655 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.61%)
S3       16  2,039,785,509,141 idle-cycles-backend       #    0.00% backend  cycles idle     (17.73%)
S3       16    875,059,233,398 L1-dcache-loads                                               (23.48%)
S3       16     11,749,946,090 L1-dcache-load-misses                                         (29.06%)
S3       16     12,817,024,555 L1-dcache-stores                                              (28.30%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.05%)
S3       16      2,768,645,309 L1-icache-load-misses                                         (27.92%)
S3       16     16,026,172,196 LLC-loads                                                     (10.95%)
S3       16      9,702,427,462 LLC-stores                                                    (10.57%)
S3       16    <not supported> LLC-prefetches          
S3       16    970,742,673,013 dTLB-loads                                                    (15.95%)
S3       16      1,166,652,010 dTLB-load-misses                                              (16.25%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    660,943,141,184 iTLB-loads                                                    (16.20%)
S3       16         30,560,239 iTLB-load-misses                                              (10.67%)
S3       16    244,707,763,471 branch-loads                                                  (16.22%)
S3       16     16,095,028,220 branch-load-misses                                            (21.53%)

     334.118585342 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2592594.MEM-Scalability.catwoman.t32
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1018.508 CPU sec, 32.264 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1040.057 CPU sec, 32.341 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1046.579 CPU sec, 32.448 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1033.593 CPU sec, 32.203 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1047.731 CPU sec, 32.630 real sec
[M::process] read 2525154 sequences (255040554 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1038.747 CPU sec, 32.379 real sec
[M::mem_process_seqs] Processed 2525154 reads in 842.152 CPU sec, 26.209 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 232.901 sec; CPU: 7079.751 sec

 Performance counter stats for './bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,317,615,617 cache-misses                                                  (21.62%)
S0       16  4,630,276,452,625 cycles                    #    0.000 GHz                      (22.29%)
S0       16  2,815,943,646,209 instructions              #   10.04  insns per cycle        
                                             #    0.10  stalled cycles per insn  (28.15%)
S0       16          2,631,228 cs                                                            (100.00%)
S0       16              5,004 migrations                                                    (100.00%)
S0       16            404,178 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  4,186,761,144,252 idle-cycles-frontend      #  1492.38% frontend cycles idle     (17.78%)
S0       16  3,070,098,799,297 idle-cycles-backend       #  1094.34% backend  cycles idle     (17.66%)
S0       16    893,355,143,044 L1-dcache-loads                                               (23.42%)
S0       16     12,246,792,718 L1-dcache-load-misses     #   20.79% of all L1-dcache hits    (28.95%)
S0       16     12,974,943,233 L1-dcache-stores                                              (28.62%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.96%)
S0       16      3,284,367,809 L1-icache-load-misses                                         (27.59%)
S0       16     17,193,492,222 LLC-loads                                                     (10.91%)
S0       16      9,504,508,847 LLC-stores                                                    (10.62%)
S0       16    <not supported> LLC-prefetches          
S0       16    975,249,640,526 dTLB-loads                                                    (16.44%)
S0       16      1,559,161,048 dTLB-load-misses          #    2.52% of all dTLB cache hits   (16.44%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    676,930,600,677 iTLB-loads                                                    (16.55%)
S0       16         87,159,263 iTLB-load-misses          #    0.20% of all iTLB cache hits   (10.59%)
S0       16    252,928,659,473 branch-loads                                                  (15.81%)
S0       16     16,954,429,724 branch-load-misses                                            (21.36%)
S1       16      2,760,975,933 cache-misses                                                  (22.07%)
S1       16  4,539,110,022,611 cycles                    #    0.000 GHz                      (22.30%)
S1       16  2,779,117,772,014 instructions              #    0.00  insns per cycle          (28.08%)
S1       16          2,110,998 cs                                                            (100.00%)
S1       16              1,392 migrations                                                    (100.00%)
S1       16            148,796 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  4,456,777,431,732 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.02%)
S1       16  3,109,620,530,622 idle-cycles-backend       #    0.00% backend  cycles idle     (17.22%)
S1       16    871,317,125,898 L1-dcache-loads                                               (22.89%)
S1       16     11,444,748,126 L1-dcache-load-misses                                         (28.62%)
S1       16     12,077,162,886 L1-dcache-stores                                              (28.18%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.94%)
S1       16      2,781,623,259 L1-icache-load-misses                                         (27.47%)
S1       16     16,073,517,920 LLC-loads                                                     (10.62%)
S1       16      8,880,155,376 LLC-stores                                                    (10.80%)
S1       16    <not supported> LLC-prefetches          
S1       16    912,816,004,833 dTLB-loads                                                    (16.47%)
S1       16      1,389,963,837 dTLB-load-misses                                              (17.03%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    624,591,720,433 iTLB-loads                                                    (16.82%)
S1       16         77,908,000 iTLB-load-misses                                              (10.73%)
S1       16    239,242,660,773 branch-loads                                                  (16.10%)
S1       16     16,406,377,556 branch-load-misses                                            (21.41%)
S2       16      2,813,920,527 cache-misses                                                  (22.62%)
S2       16  4,382,461,656,342 cycles                    #    0.000 GHz                      (21.03%)
S2       16  2,892,573,175,856 instructions              #    0.00  insns per cycle          (28.70%)
S2       16          2,118,834 cs                                                            (100.00%)
S2       16              2,560 migrations                                                    (100.00%)
S2       16            161,271 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  4,642,922,093,339 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.41%)
S2       16  3,114,081,331,520 idle-cycles-backend       #    0.00% backend  cycles idle     (16.79%)
S2       16    926,388,458,478 L1-dcache-loads                                               (23.51%)
S2       16     11,935,557,631 L1-dcache-load-misses                                         (25.94%)
S2       16     12,499,622,796 L1-dcache-stores                                              (27.72%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.25%)
S2       16      2,816,430,305 L1-icache-load-misses                                         (25.24%)
S2       16     15,748,875,435 LLC-loads                                                     (13.95%)
S2       16      9,029,387,830 LLC-stores                                                    (10.95%)
S2       16    <not supported> LLC-prefetches          
S2       16    959,154,011,454 dTLB-loads                                                    (17.52%)
S2       16      1,520,633,136 dTLB-load-misses                                              (17.22%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    691,931,774,480 iTLB-loads                                                    (16.29%)
S2       16         77,203,370 iTLB-load-misses                                              (11.19%)
S2       16    245,445,793,776 branch-loads                                                  (16.79%)
S2       16     17,161,469,206 branch-load-misses                                            (22.36%)
S3       16      3,116,486,251 cache-misses                                                  (22.40%)
S3       16  4,402,849,078,516 cycles                    #    0.000 GHz                      (23.28%)
S3       16  3,213,591,426,539 instructions              #    0.00  insns per cycle          (28.86%)
S3       16          2,421,421 cs                                                            (100.00%)
S3       16              3,361 migrations                                                    (100.00%)
S3       16            445,915 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  4,383,107,239,877 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.29%)
S3       16  2,934,670,166,841 idle-cycles-backend       #    0.00% backend  cycles idle     (16.64%)
S3       16  1,079,806,523,882 L1-dcache-loads                                               (21.86%)
S3       16     14,377,791,714 L1-dcache-load-misses                                         (27.35%)
S3       16     15,654,377,485 L1-dcache-stores                                              (27.17%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.06%)
S3       16      3,203,563,606 L1-icache-load-misses                                         (27.31%)
S3       16     18,217,270,552 LLC-loads                                                     (11.24%)
S3       16     11,147,633,938 LLC-stores                                                    (10.94%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,109,707,304,462 dTLB-loads                                                    (16.36%)
S3       16      1,753,635,553 dTLB-load-misses                                              (16.54%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    797,448,894,198 iTLB-loads                                                    (16.66%)
S3       16         85,902,854 iTLB-load-misses                                              (10.66%)
S3       16    299,923,678,627 branch-loads                                                  (16.47%)
S3       16     19,470,901,489 branch-load-misses                                            (22.00%)

     233.061706920 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2592594.MEM-Scalability.catwoman.t48
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1983.617 CPU sec, 43.102 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2097.150 CPU sec, 43.569 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2101.585 CPU sec, 43.457 real sec
[M::process] read 2525158 sequences (255040958 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2104.665 CPU sec, 43.688 real sec
[M::mem_process_seqs] Processed 2525158 reads in 1158.640 CPU sec, 24.011 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 213.449 sec; CPU: 9461.263 sec

 Performance counter stats for './bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,060,135,731 cache-misses                                                  (20.35%)
S0       16  6,139,310,182,540 cycles                    #    0.000 GHz                      (20.83%)
S0       16  2,662,787,461,649 instructions              #    6.84  insns per cycle        
                                             #    0.06  stalled cycles per insn  (27.37%)
S0       16          2,567,861 cs                                                            (100.00%)
S0       16              2,157 migrations                                                    (100.00%)
S0       16            203,100 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  2,245,467,341,106 idle-cycles-frontend      #  576.60% frontend cycles idle     (19.33%)
S0       16  2,678,300,508,050 idle-cycles-backend       #  687.74% backend  cycles idle     (17.50%)
S0       16    793,256,728,534 L1-dcache-loads                                               (23.87%)
S0       16     10,959,955,051 L1-dcache-load-misses     #   19.13% of all L1-dcache hits    (29.49%)
S0       16     11,662,145,868 L1-dcache-stores                                              (29.03%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.37%)
S0       16      2,865,539,112 L1-icache-load-misses                                         (27.15%)
S0       16     15,075,441,966 LLC-loads                                                     (12.28%)
S0       16      8,202,167,643 LLC-stores                                                    (12.53%)
S0       16    <not supported> LLC-prefetches          
S0       16    870,563,924,216 dTLB-loads                                                    (17.83%)
S0       16      2,147,511,558 dTLB-load-misses          #    3.46% of all dTLB cache hits   (17.45%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    636,744,030,957 iTLB-loads                                                    (14.76%)
S0       16        158,582,696 iTLB-load-misses          #    0.36% of all iTLB cache hits   (10.48%)
S0       16    237,480,045,902 branch-loads                                                  (15.70%)
S0       16     16,380,482,634 branch-load-misses                                            (21.02%)
S1       16      3,810,250,810 cache-misses                                                  (21.56%)
S1       16  6,232,175,710,351 cycles                    #    0.000 GHz                      (21.92%)
S1       16  3,374,684,784,596 instructions              #    0.00  insns per cycle          (27.81%)
S1       16          3,241,543 cs                                                            (100.00%)
S1       16              1,958 migrations                                                    (100.00%)
S1       16            782,815 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  2,391,859,695,275 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.91%)
S1       16  2,395,492,123,621 idle-cycles-backend       #    0.00% backend  cycles idle     (17.77%)
S1       16  1,025,538,882,004 L1-dcache-loads                                               (23.60%)
S1       16     14,429,417,037 L1-dcache-load-misses                                         (29.36%)
S1       16     15,749,387,744 L1-dcache-stores                                              (28.94%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.27%)
S1       16      3,704,513,900 L1-icache-load-misses                                         (27.59%)
S1       16     21,117,626,245 LLC-loads                                                     (10.70%)
S1       16     11,703,699,052 LLC-stores                                                    (10.97%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,133,825,030,924 dTLB-loads                                                    (16.11%)
S1       16      2,615,221,885 dTLB-load-misses                                              (16.15%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    785,113,257,258 iTLB-loads                                                    (16.27%)
S1       16        161,440,316 iTLB-load-misses                                              (10.91%)
S1       16    299,142,775,606 branch-loads                                                  (16.08%)
S1       16     20,235,486,238 branch-load-misses                                            (21.27%)
S2       16      3,171,631,529 cache-misses                                                  (21.82%)
S2       16  6,238,716,384,309 cycles                    #    0.000 GHz                      (21.40%)
S2       16  3,214,295,459,191 instructions              #    0.00  insns per cycle          (27.89%)
S2       16          2,921,906 cs                                                            (100.00%)
S2       16              2,481 migrations                                                    (100.00%)
S2       16            412,959 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  2,143,738,411,208 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.60%)
S2       16  2,550,769,819,943 idle-cycles-backend       #    0.00% backend  cycles idle     (16.76%)
S2       16  1,000,019,983,164 L1-dcache-loads                                               (22.83%)
S2       16     13,331,667,851 L1-dcache-load-misses                                         (27.84%)
S2       16     13,777,189,403 L1-dcache-stores                                              (28.22%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (27.23%)
S2       16      3,049,194,970 L1-icache-load-misses                                         (27.70%)
S2       16     17,637,199,683 LLC-loads                                                     (11.94%)
S2       16      9,874,373,306 LLC-stores                                                    (11.20%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,041,483,153,356 dTLB-loads                                                    (17.01%)
S2       16      2,454,997,028 dTLB-load-misses                                              (16.81%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    732,940,026,995 iTLB-loads                                                    (16.56%)
S2       16        166,197,178 iTLB-load-misses                                              (11.01%)
S2       16    271,277,801,003 branch-loads                                                  (16.49%)
S2       16     19,126,797,096 branch-load-misses                                            (21.97%)
S3       16      3,014,091,569 cache-misses                                                  (21.41%)
S3       16  6,313,464,692,246 cycles                    #    0.000 GHz                      (21.15%)
S3       16  2,830,052,253,911 instructions              #    0.00  insns per cycle          (27.70%)
S3       16          2,877,930 cs                                                            (100.00%)
S3       16              1,350 migrations                                                    (100.00%)
S3       16            317,362 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  2,041,227,653,621 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.59%)
S3       16  2,561,702,764,096 idle-cycles-backend       #    0.00% backend  cycles idle     (17.86%)
S3       16    847,510,336,796 L1-dcache-loads                                               (23.99%)
S3       16     11,177,837,017 L1-dcache-load-misses                                         (29.13%)
S3       16     12,097,519,892 L1-dcache-stores                                              (29.15%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.71%)
S3       16      2,881,406,881 L1-icache-load-misses                                         (27.31%)
S3       16     16,631,158,210 LLC-loads                                                     (11.46%)
S3       16      8,954,832,715 LLC-stores                                                    (10.82%)
S3       16    <not supported> LLC-prefetches          
S3       16    930,766,398,818 dTLB-loads                                                    (16.79%)
S3       16      2,276,240,796 dTLB-load-misses                                              (16.68%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    662,537,873,587 iTLB-loads                                                    (16.24%)
S3       16        173,327,326 iTLB-load-misses                                              (10.45%)
S3       16    251,689,479,430 branch-loads                                                  (15.77%)
S3       16     17,412,511,727 branch-load-misses                                            (20.95%)

     213.731384806 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################

[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3239.015 CPU sec, 64.439 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3820.137 CPU sec, 60.896 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3905.710 CPU sec, 62.428 real sec
[M::mem_process_seqs] Processed 2525160 reads in 1592.327 CPU sec, 25.362 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 244.581 sec; CPU: 12596.461 sec

 Performance counter stats for './bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,296,537,817 cache-misses                                                  (21.21%)
S0       16  8,217,473,623,055 cycles                    #    0.000 GHz                      (21.66%)
S0       16  2,772,406,331,977 instructions              #    5.44  insns per cycle        
                                             #    0.06  stalled cycles per insn  (27.88%)
S0       16          2,810,392 cs                                                            (100.00%)
S0       16             25,799 migrations                                                    (100.00%)
S0       16            320,129 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    867,749,350,914 idle-cycles-frontend      #  170.16% frontend cycles idle     (18.50%)
S0       16  2,864,987,445,446 idle-cycles-backend       #  561.82% backend  cycles idle     (17.49%)
S0       16    855,120,741,885 L1-dcache-loads                                               (23.68%)
S0       16     11,828,914,858 L1-dcache-load-misses     #   20.21% of all L1-dcache hits    (29.10%)
S0       16     12,496,261,847 L1-dcache-stores                                              (28.50%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.53%)
S0       16      3,142,166,030 L1-icache-load-misses                                         (27.53%)
S0       16     16,583,565,903 LLC-loads                                                     (11.60%)
S0       16      9,088,800,270 LLC-stores                                                    (11.77%)
S0       16    <not supported> LLC-prefetches          
S0       16    934,759,992,842 dTLB-loads                                                    (16.79%)
S0       16      2,496,183,076 dTLB-load-misses          #    4.05% of all dTLB cache hits   (16.16%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    653,594,605,243 iTLB-loads                                                    (15.83%)
S0       16        192,357,002 iTLB-load-misses          #    0.44% of all iTLB cache hits   (10.73%)
S0       16    240,507,691,117 branch-loads                                                  (16.10%)
S0       16     16,956,516,864 branch-load-misses                                            (21.48%)
S1       16      2,994,150,187 cache-misses                                                  (20.96%)
S1       16  8,297,658,183,236 cycles                    #    0.000 GHz                      (22.07%)
S1       16  2,494,067,910,454 instructions              #    0.00  insns per cycle          (27.85%)
S1       16          2,559,965 cs                                                            (100.00%)
S1       16             23,627 migrations                                                    (100.00%)
S1       16            569,677 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    819,992,869,868 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.78%)
S1       16  3,087,380,609,913 idle-cycles-backend       #    0.00% backend  cycles idle     (16.96%)
S1       16    792,551,153,169 L1-dcache-loads                                               (22.53%)
S1       16     10,855,838,185 L1-dcache-load-misses                                         (28.23%)
S1       16     11,521,229,027 L1-dcache-stores                                              (28.02%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.11%)
S1       16      2,860,044,368 L1-icache-load-misses                                         (28.03%)
S1       16     14,606,018,230 LLC-loads                                                     (11.11%)
S1       16      7,919,479,796 LLC-stores                                                    (11.13%)
S1       16    <not supported> LLC-prefetches          
S1       16    805,600,024,491 dTLB-loads                                                    (16.69%)
S1       16      2,251,499,109 dTLB-load-misses                                              (16.66%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    581,263,040,241 iTLB-loads                                                    (16.43%)
S1       16        194,048,070 iTLB-load-misses                                              (10.76%)
S1       16    217,031,218,993 branch-loads                                                  (16.21%)
S1       16     15,102,186,245 branch-load-misses                                            (21.50%)
S2       16      3,095,259,028 cache-misses                                                  (22.36%)
S2       16  8,085,942,264,583 cycles                    #    0.000 GHz                      (20.90%)
S2       16  2,795,235,443,303 instructions              #    0.00  insns per cycle          (28.16%)
S2       16          2,768,932 cs                                                            (100.00%)
S2       16             29,839 migrations                                                    (100.00%)
S2       16            324,901 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    867,710,754,805 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.39%)
S2       16  2,875,979,440,828 idle-cycles-backend       #    0.00% backend  cycles idle     (17.25%)
S2       16    883,831,099,182 L1-dcache-loads                                               (23.49%)
S2       16     11,998,351,096 L1-dcache-load-misses                                         (27.21%)
S2       16     12,698,077,269 L1-dcache-stores                                              (28.22%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.05%)
S2       16      3,070,444,725 L1-icache-load-misses                                         (25.42%)
S2       16     16,441,108,145 LLC-loads                                                     (12.88%)
S2       16      9,051,227,436 LLC-stores                                                    (10.96%)
S2       16    <not supported> LLC-prefetches          
S2       16    931,689,233,800 dTLB-loads                                                    (17.12%)
S2       16      2,476,435,689 dTLB-load-misses                                              (17.12%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    662,409,874,887 iTLB-loads                                                    (16.20%)
S2       16        191,587,088 iTLB-load-misses                                              (10.78%)
S2       16    241,614,420,833 branch-loads                                                  (16.34%)
S2       16     16,877,442,463 branch-load-misses                                            (21.75%)
S3       16      4,109,378,100 cache-misses                                                  (21.74%)
S3       16  8,035,493,362,044 cycles                    #    0.000 GHz                      (22.16%)
S3       16  3,931,910,653,786 instructions              #    0.00  insns per cycle          (28.17%)
S3       16          3,364,220 cs                                                            (100.00%)
S3       16             37,044 migrations                                                    (100.00%)
S3       16          1,036,298 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  1,070,142,133,720 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.54%)
S3       16  2,391,823,067,111 idle-cycles-backend       #    0.00% backend  cycles idle     (17.57%)
S3       16  1,213,727,511,952 L1-dcache-loads                                               (23.35%)
S3       16     16,845,575,952 L1-dcache-load-misses                                         (29.00%)
S3       16     18,297,695,026 L1-dcache-stores                                              (28.63%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (28.45%)
S3       16      3,958,752,282 L1-icache-load-misses                                         (28.08%)
S3       16     22,969,573,634 LLC-loads                                                     (10.89%)
S3       16     13,063,461,101 LLC-stores                                                    (10.89%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,275,352,708,639 dTLB-loads                                                    (16.35%)
S3       16      3,254,879,361 dTLB-load-misses                                              (16.16%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    922,859,391,487 iTLB-loads                                                    (15.95%)
S3       16        224,331,903 iTLB-load-misses                                              (10.58%)
S3       16    349,020,846,771 branch-loads                                                  (15.97%)
S3       16     23,741,227,552 branch-load-misses                                            (21.39%)

     244.932458969 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
