{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540541924041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540541924042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 13:48:43 2018 " "Processing started: Fri Oct 26 13:48:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540541924042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541924042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multicycle-IITB-RISC -c Multicycle-IITB-RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multicycle-IITB-RISC -c Multicycle-IITB-RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541924042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540541924260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540541924261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z9-behave " "Found design unit 1: z9-behave" {  } { { "z9.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/z9.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935886 ""} { "Info" "ISGN_ENTITY_NAME" "1 z9 " "Found entity 1: z9" {  } { { "z9.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/z9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541935886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behave " "Found design unit 1: datapath-behave" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935887 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541935887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-behave " "Found design unit 1: mux2to1-behave" {  } { { "mux2to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux2to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935888 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541935888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "ALU.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935888 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541935888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux6to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux6to1-behave " "Found design unit 1: mux6to1-behave" {  } { { "mux6to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux6to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935889 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux6to1 " "Found entity 1: mux6to1" {  } { { "mux6to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux6to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541935889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behave " "Found design unit 1: mux4to1-behave" {  } { { "mux4to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux4to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935889 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541935889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se9-behave " "Found design unit 1: se9-behave" {  } { { "se9.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/se9.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935889 ""} { "Info" "ISGN_ENTITY_NAME" "1 se9 " "Found entity 1: se9" {  } { { "se9.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/se9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541935889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se6-behave " "Found design unit 1: se6-behave" {  } { { "se6.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/se6.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935890 ""} { "Info" "ISGN_ENTITY_NAME" "1 se6 " "Found entity 1: se6" {  } { { "se6.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/se6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541935890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behave " "Found design unit 1: reg_file-behave" {  } { { "reg_file.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_file.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935890 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541935890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16bit-behave " "Found design unit 1: reg_16bit-behave" {  } { { "reg_16bit.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935891 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_16bit " "Found entity 1: reg_16bit" {  } { { "reg_16bit.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541935891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priority_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_encoder-behave " "Found design unit 1: priority_encoder-behave" {  } { { "priority_encoder.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/priority_encoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935891 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "priority_encoder.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/priority_encoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541935891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_state-behave " "Found design unit 1: mux_state-behave" {  } { { "mux_state.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux_state.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935892 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_state " "Found entity 1: mux_state" {  } { { "mux_state.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux_state.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541935892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_path-behave " "Found design unit 1: control_path-behave" {  } { { "control_path.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/control_path.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935892 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_path " "Found entity 1: control_path" {  } { { "control_path.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/control_path.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541935892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541935892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540541935951 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "f0 datapath.vhd(12) " "VHDL Signal Declaration warning at datapath.vhd(12): used implicit default value for signal \"f0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540541935954 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "f1 datapath.vhd(12) " "VHDL Signal Declaration warning at datapath.vhd(12): used implicit default value for signal \"f1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540541935954 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instr datapath.vhd(13) " "VHDL Signal Declaration warning at datapath.vhd(13): used implicit default value for signal \"instr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540541935954 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mem_RD datapath.vhd(21) " "Verilog HDL or VHDL warning at datapath.vhd(21): object \"Mem_RD\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540541935954 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mem_WR datapath.vhd(21) " "Verilog HDL or VHDL warning at datapath.vhd(21): object \"Mem_WR\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540541935954 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PE_RST datapath.vhd(21) " "Verilog HDL or VHDL warning at datapath.vhd(21): object \"PE_RST\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540541935954 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_WR datapath.vhd(21) " "Verilog HDL or VHDL warning at datapath.vhd(21): object \"RF_WR\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540541935954 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a datapath.vhd(21) " "Verilog HDL or VHDL warning at datapath.vhd(21): object \"a\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540541935954 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d datapath.vhd(21) " "Verilog HDL or VHDL warning at datapath.vhd(21): object \"d\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540541935955 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"e\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540541935955 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_in datapath.vhd(28) " "VHDL Signal Declaration warning at datapath.vhd(28): used implicit default value for signal \"PC_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540541935955 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IR_in datapath.vhd(28) " "VHDL Signal Declaration warning at datapath.vhd(28): used implicit default value for signal \"IR_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540541935955 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D3 datapath.vhd(28) " "Verilog HDL or VHDL warning at datapath.vhd(28): object \"D3\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540541935955 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D1 datapath.vhd(29) " "VHDL Signal Declaration warning at datapath.vhd(29): used implicit default value for signal \"D1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540541935955 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D2 datapath.vhd(29) " "VHDL Signal Declaration warning at datapath.vhd(29): used implicit default value for signal \"D2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540541935955 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R7 datapath.vhd(29) " "VHDL Signal Declaration warning at datapath.vhd(29): used implicit default value for signal \"R7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540541935955 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mem_A datapath.vhd(30) " "Verilog HDL or VHDL warning at datapath.vhd(30): object \"Mem_A\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540541935955 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mem_B datapath.vhd(30) " "Verilog HDL or VHDL warning at datapath.vhd(30): object \"Mem_B\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540541935955 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Mem_out datapath.vhd(30) " "VHDL Signal Declaration warning at datapath.vhd(30): used implicit default value for signal \"Mem_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540541935955 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16bit reg_16bit:ProgC " "Elaborating entity \"reg_16bit\" for hierarchy \"reg_16bit:ProgC\"" {  } { { "datapath.vhd" "ProgC" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540541935956 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable reg_16bit.vhd(15) " "VHDL Process Statement warning at reg_16bit.vhd(15): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_16bit.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_16bit.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541935957 "|reg_16bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:AritLU " "Elaborating entity \"alu\" for hierarchy \"alu:AritLU\"" {  } { { "datapath.vhd" "AritLU" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540541935958 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry ALU.vhd(15) " "VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540541935958 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ALU.vhd(15) " "VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540541935958 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ALU.vhd(15) " "Inferred latch for \"zero\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541935958 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry ALU.vhd(15) " "Inferred latch for \"carry\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541935958 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z9 z9:Zero7 " "Elaborating entity \"z9\" for hierarchy \"z9:Zero7\"" {  } { { "datapath.vhd" "Zero7" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540541935959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se6 se6:SignE6 " "Elaborating entity \"se6\" for hierarchy \"se6:SignE6\"" {  } { { "datapath.vhd" "SignE6" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540541935959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se9 se9:SignE9 " "Elaborating entity \"se9\" for hierarchy \"se9:SignE9\"" {  } { { "datapath.vhd" "SignE9" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540541935960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:mux_b " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:mux_b\"" {  } { { "datapath.vhd" "mux_b" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540541935961 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_1 mux4to1.vhd(16) " "VHDL Process Statement warning at mux4to1.vhd(16): signal \"in_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux4to1.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541935961 "|datapath|mux4to1:mux_b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_2 mux4to1.vhd(18) " "VHDL Process Statement warning at mux4to1.vhd(18): signal \"in_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux4to1.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541935962 "|datapath|mux4to1:mux_b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_3 mux4to1.vhd(20) " "VHDL Process Statement warning at mux4to1.vhd(20): signal \"in_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux4to1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541935962 "|datapath|mux4to1:mux_b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_4 mux4to1.vhd(22) " "VHDL Process Statement warning at mux4to1.vhd(22): signal \"in_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux4to1.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541935962 "|datapath|mux4to1:mux_b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:mux_c " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:mux_c\"" {  } { { "datapath.vhd" "mux_c" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540541935962 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_1 mux2to1.vhd(16) " "VHDL Process Statement warning at mux2to1.vhd(16): signal \"in_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux2to1.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541935963 "|datapath|mux2to1:mux_c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_2 mux2to1.vhd(18) " "VHDL Process Statement warning at mux2to1.vhd(18): signal \"in_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux2to1.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541935963 "|datapath|mux2to1:mux_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6to1 mux6to1:B_mux " "Elaborating entity \"mux6to1\" for hierarchy \"mux6to1:B_mux\"" {  } { { "datapath.vhd" "B_mux" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540541935964 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_1 mux6to1.vhd(16) " "VHDL Process Statement warning at mux6to1.vhd(16): signal \"in_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux6to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux6to1.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541935965 "|datapath|mux6to1:B_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_2 mux6to1.vhd(18) " "VHDL Process Statement warning at mux6to1.vhd(18): signal \"in_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux6to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux6to1.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541935965 "|datapath|mux6to1:B_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_3 mux6to1.vhd(20) " "VHDL Process Statement warning at mux6to1.vhd(20): signal \"in_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux6to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux6to1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541935966 "|datapath|mux6to1:B_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_4 mux6to1.vhd(22) " "VHDL Process Statement warning at mux6to1.vhd(22): signal \"in_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux6to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux6to1.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541935966 "|datapath|mux6to1:B_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_5 mux6to1.vhd(24) " "VHDL Process Statement warning at mux6to1.vhd(24): signal \"in_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux6to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux6to1.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541935966 "|datapath|mux6to1:B_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_6 mux6to1.vhd(26) " "VHDL Process Statement warning at mux6to1.vhd(26): signal \"in_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux6to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux6to1.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541935966 "|datapath|mux6to1:B_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_6 mux6to1.vhd(28) " "VHDL Process Statement warning at mux6to1.vhd(28): signal \"in_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux6to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux6to1.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541935966 "|datapath|mux6to1:B_mux"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:AritLU\|zero " "Latch alu:AritLU\|zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_word\[8\] " "Ports D and ENA on the latch are fed by the same signal ctrl_word\[8\]" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540541936250 ""}  } { { "ALU.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/ALU.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1540541936250 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "f0 GND " "Pin \"f0\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541936296 "|datapath|f0"} { "Warning" "WMLS_MLS_STUCK_PIN" "f1 GND " "Pin \"f1\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541936296 "|datapath|f1"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[15\] GND " "Pin \"instr\[15\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541936296 "|datapath|instr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[14\] GND " "Pin \"instr\[14\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541936296 "|datapath|instr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[13\] GND " "Pin \"instr\[13\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541936296 "|datapath|instr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[12\] GND " "Pin \"instr\[12\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541936296 "|datapath|instr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[11\] GND " "Pin \"instr\[11\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541936296 "|datapath|instr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[10\] GND " "Pin \"instr\[10\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541936296 "|datapath|instr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[9\] GND " "Pin \"instr\[9\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541936296 "|datapath|instr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[8\] GND " "Pin \"instr\[8\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541936296 "|datapath|instr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[7\] GND " "Pin \"instr\[7\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541936296 "|datapath|instr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[6\] GND " "Pin \"instr\[6\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541936296 "|datapath|instr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[5\] GND " "Pin \"instr\[5\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541936296 "|datapath|instr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[4\] GND " "Pin \"instr\[4\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541936296 "|datapath|instr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[3\] GND " "Pin \"instr\[3\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541936296 "|datapath|instr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[2\] GND " "Pin \"instr\[2\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541936296 "|datapath|instr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[1\] GND " "Pin \"instr\[1\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541936296 "|datapath|instr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[0\] GND " "Pin \"instr\[0\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541936296 "|datapath|instr[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540541936296 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[19\] " "No output dependent on input pin \"ctrl_word\[19\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541936351 "|datapath|ctrl_word[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[18\] " "No output dependent on input pin \"ctrl_word\[18\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541936351 "|datapath|ctrl_word[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[17\] " "No output dependent on input pin \"ctrl_word\[17\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541936351 "|datapath|ctrl_word[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[16\] " "No output dependent on input pin \"ctrl_word\[16\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541936351 "|datapath|ctrl_word[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[15\] " "No output dependent on input pin \"ctrl_word\[15\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541936351 "|datapath|ctrl_word[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[14\] " "No output dependent on input pin \"ctrl_word\[14\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541936351 "|datapath|ctrl_word[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[13\] " "No output dependent on input pin \"ctrl_word\[13\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541936351 "|datapath|ctrl_word[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[12\] " "No output dependent on input pin \"ctrl_word\[12\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541936351 "|datapath|ctrl_word[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[11\] " "No output dependent on input pin \"ctrl_word\[11\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541936351 "|datapath|ctrl_word[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[10\] " "No output dependent on input pin \"ctrl_word\[10\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541936351 "|datapath|ctrl_word[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[5\] " "No output dependent on input pin \"ctrl_word\[5\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541936351 "|datapath|ctrl_word[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[4\] " "No output dependent on input pin \"ctrl_word\[4\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541936351 "|datapath|ctrl_word[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[3\] " "No output dependent on input pin \"ctrl_word\[3\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541936351 "|datapath|ctrl_word[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[2\] " "No output dependent on input pin \"ctrl_word\[2\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541936351 "|datapath|ctrl_word[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[1\] " "No output dependent on input pin \"ctrl_word\[1\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541936351 "|datapath|ctrl_word[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[0\] " "No output dependent on input pin \"ctrl_word\[0\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541936351 "|datapath|ctrl_word[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[28\] " "No output dependent on input pin \"ctrl_word\[28\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541936351 "|datapath|ctrl_word[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[20\] " "No output dependent on input pin \"ctrl_word\[20\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541936351 "|datapath|ctrl_word[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[21\] " "No output dependent on input pin \"ctrl_word\[21\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541936351 "|datapath|ctrl_word[21]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540541936351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540541936352 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540541936352 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540541936352 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540541936352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "937 " "Peak virtual memory: 937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540541936403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 13:48:56 2018 " "Processing ended: Fri Oct 26 13:48:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540541936403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540541936403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540541936403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541936403 ""}
