# TPU to FPGA Project

A Tensor Processing Unit (TPU) implementation for Xilinx Artix-7 FPGAs with full open-source toolchain support using Yosys + nextpnr-xilinx.

## üéØ Project Overview

This project implements a custom TPU architecture targeting the Basys3 FPGA development board (Xilinx Artix-7 xc7a35tcpg236-1). The design includes:

- **3x3 Systolic Array** for matrix multiplication
- **Unified Buffer** with dual-bank architecture
- **Custom ISA** for TPU operations
- **UART Interface** for host communication
- **Pipelined Datapath** with double buffering

## üìÅ Project Structure

```
tpu_to_fpga/
‚îú‚îÄ‚îÄ rtl/                    # RTL source files (SystemVerilog)
‚îÇ   ‚îú‚îÄ‚îÄ tpu_top.sv         # Top-level TPU module
‚îÇ   ‚îú‚îÄ‚îÄ tpu_controller.sv  # Instruction decoder and control
‚îÇ   ‚îú‚îÄ‚îÄ tpu_datapath.sv    # Main datapath
‚îÇ   ‚îú‚îÄ‚îÄ systolic_controller.sv
‚îÇ   ‚îú‚îÄ‚îÄ unified_buffer.sv
‚îÇ   ‚îú‚îÄ‚îÄ pe_dsp.sv          # Processing element with DSP48E1
‚îÇ   ‚îî‚îÄ‚îÄ ...
‚îú‚îÄ‚îÄ constraints/            # FPGA constraint files
‚îÇ   ‚îú‚îÄ‚îÄ basys3.xdc        # Full TPU constraints for Basys3
‚îÇ   ‚îî‚îÄ‚îÄ simple_test.xdc   # Simple test design constraints
‚îú‚îÄ‚îÄ synthesis/              # Synthesis scripts and databases
‚îÇ   ‚îú‚îÄ‚îÄ yosys/            # Yosys synthesis scripts
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ synth_basys3.ys
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ synth_simple_test.ys
‚îÇ   ‚îî‚îÄ‚îÄ nextpnr/          # nextpnr-xilinx database
‚îÇ       ‚îî‚îÄ‚îÄ xc7a35t.bin   # Artix-7 chipdb (88 MB)
‚îú‚îÄ‚îÄ python/                 # Python scripts and drivers
‚îÇ   ‚îú‚îÄ‚îÄ drivers/          # UART communication drivers
‚îÇ   ‚îÇ   ‚îú‚îÄ‚îÄ tpu_coprocessor_driver.py
‚îÇ   ‚îÇ   ‚îî‚îÄ‚îÄ tpu_driver.py
‚îÇ   ‚îú‚îÄ‚îÄ instruction_encoder.py
‚îÇ   ‚îú‚îÄ‚îÄ test_all_instructions.py
‚îÇ   ‚îî‚îÄ‚îÄ demo_tpu_complete.py
‚îú‚îÄ‚îÄ sim/                    # Simulation testbenches
‚îÇ   ‚îú‚îÄ‚îÄ tests/            # Cocotb Python tests
‚îÇ   ‚îî‚îÄ‚îÄ Makefile          # Verilator/Icarus simulation
‚îú‚îÄ‚îÄ scripts/                # Build and utility scripts
‚îÇ   ‚îú‚îÄ‚îÄ complete_workflow.sh
‚îÇ   ‚îú‚îÄ‚îÄ setup_env.sh
‚îÇ   ‚îî‚îÄ‚îÄ upload_to_adroit.sh
‚îú‚îÄ‚îÄ vivado/                 # Vivado-specific files (optional)
‚îÇ   ‚îú‚îÄ‚îÄ bitstream_package/
‚îÇ   ‚îî‚îÄ‚îÄ create_vivado_project.tcl
‚îú‚îÄ‚îÄ docs/                   # Documentation
‚îÇ   ‚îú‚îÄ‚îÄ ISA_Reference.md
‚îÇ   ‚îú‚îÄ‚îÄ OPCODE_REFERENCE.md
‚îÇ   ‚îú‚îÄ‚îÄ IMPLEMENTATION_SUMMARY.md
‚îÇ   ‚îî‚îÄ‚îÄ guides/
‚îÇ       ‚îú‚îÄ‚îÄ FPGA_PROGRAMMING_GUIDE.md
‚îÇ       ‚îú‚îÄ‚îÄ UART_SETUP_GUIDE.md
‚îÇ       ‚îî‚îÄ‚îÄ vivado/
‚îú‚îÄ‚îÄ build/                  # Build outputs (gitignored)
‚îÇ   ‚îú‚îÄ‚îÄ simple_test.json  # Yosys synthesis output
‚îÇ   ‚îú‚îÄ‚îÄ simple_test.fasm  # FASM netlist
‚îÇ   ‚îî‚îÄ‚îÄ simple_test.bit   # Final bitstream
‚îú‚îÄ‚îÄ assets/                 # Images and diagrams
‚îú‚îÄ‚îÄ archive/                # Archived/obsolete files
‚îú‚îÄ‚îÄ xilinx_primitives.v    # Xilinx primitive definitions
‚îú‚îÄ‚îÄ opcodes.csv            # Opcode reference table
‚îî‚îÄ‚îÄ controlsignaltable.txt # Control signal documentation
```

## üöÄ Quick Start

### Prerequisites

- **Yosys** (synthesis)
- **nextpnr-xilinx** (place & route)
- **Project X-Ray** (bitstream generation)
- **Python 3.9+** with pyserial, numpy
- **Basys3 FPGA board** (or compatible Artix-7)

### Build Flow (Open-Source)

1. **Synthesize with Yosys:**
```bash
cd synthesis/yosys
yosys synth_simple_test.ys
# Output: ../../build/simple_test.json
```

2. **Place & Route with nextpnr-xilinx:**
```bash
nextpnr-xilinx \
  --chipdb synthesis/nextpnr/xc7a35t.bin \
  --json build/simple_test.json \
  --xdc constraints/simple_test.xdc \
  --fasm build/simple_test.fasm \
  --write build/simple_test_routed.json
```

3. **Generate Bitstream:**
```bash
# Convert FASM to frames
python3 $XRAY_UTILS_DIR/fasm2frames.py \
  --db-root $XRAY_DATABASE_DIR/artix7 \
  --part xc7a35tcpg236-1 \
  build/simple_test.fasm > build/simple_test.frames

# Convert frames to bitstream
$XRAY_TOOLS_DIR/xc7frames2bit \
  --part_file $XRAY_DATABASE_DIR/artix7/xc7a35tcpg236-1/part.yaml \
  --part_name xc7a35tcpg236-1 \
  --frm_file build/simple_test.frames \
  --output_file build/simple_test.bit
```

4. **Program FPGA:**
```bash
openFPGALoader -b basys3 build/simple_test.bit
```

### Alternative: Vivado Flow

For the full TPU design with DSP blocks, you may need Vivado:

```bash
cd scripts
./complete_workflow.sh
```

See `docs/guides/vivado/` for detailed Vivado instructions.

## üß™ Testing

### Simulation

```bash
cd sim
make                    # Run Verilator simulation
make cocotb            # Run Cocotb Python tests
```

### Hardware Testing

```bash
cd python
python3 test_all_instructions.py /dev/ttyUSB0
python3 demo_tpu_complete.py /dev/ttyUSB0
```

## üìñ Documentation

- **[ISA Reference](docs/ISA_Reference.md)** - Instruction set architecture
- **[Opcode Reference](docs/OPCODE_REFERENCE.md)** - Detailed opcode specifications
- **[Implementation Summary](docs/IMPLEMENTATION_SUMMARY.md)** - Architecture overview
- **[FPGA Programming Guide](docs/guides/FPGA_PROGRAMMING_GUIDE.md)** - How to program the board
- **[UART Setup Guide](docs/guides/UART_SETUP_GUIDE.md)** - Serial communication setup

## üîß Design Specifications

- **Target Device:** Xilinx Artix-7 xc7a35tcpg236-1 (Basys3)
- **System Clock:** 100 MHz
- **Systolic Array:** 3x3 PEs with DSP48E1 blocks
- **Data Width:** 8-bit activations, 8-bit weights, 32-bit accumulators
- **Unified Buffer:** 512 bytes (dual-bank)
- **Instruction Memory:** 256 entries
- **UART:** 115200 baud, 8N1

## üìä Resource Utilization

### Simple Test Design
- LUTs: 204 / 65,200 (0.3%)
- FFs: 99 / 65,200 (0.2%)
- Max Frequency: 283.69 MHz

### Full TPU Design
- LUTs: ~15,000 / 65,200 (23%)
- FFs: ~8,000 / 65,200 (12%)
- DSP48E1: 9 / 120 (7.5%)
- BRAM: 8 / 150 (5.3%)

## ü§ù Contributing

This is an academic/research project. Feel free to fork and experiment!

## üìù License

[Add your license here]

## üôè Acknowledgments

- **Yosys** - Open-source synthesis
- **nextpnr** - Open-source place & route
- **Project X-Ray** - Xilinx bitstream documentation
- **Verilator** - Fast simulation
- **Cocotb** - Python-based verification

## üìß Contact

[Add contact information]

---

**Note:** The open-source toolchain (Yosys + nextpnr-xilinx + Project X-Ray) provides a fully functional alternative to Vivado for Artix-7 FPGAs, though some advanced features may require proprietary tools.
