// Seed: 3608007530
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    .id_15(id_5),
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1 - id_6;
  logic [7:0] id_16 = id_14;
  always begin
  end
  wor  id_17 = {id_13, 1, 1};
  wire id_18;
  id_19 :
  assert property (@(id_13) 1)
  else;
  tri  id_20 = id_8 == id_14[1!=1'b0];
  module_0();
  tri0 id_21 = id_20;
  assign id_10 = id_3[(1)];
endmodule
