Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Lenovo/OneDrive/Documents/uni/FPGA/VGA_protocol/top_tb_isim_beh.exe -prj C:/Users/Lenovo/OneDrive/Documents/uni/FPGA/VGA_protocol/top_tb_beh.prj work.top_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Lenovo/OneDrive/Documents/uni/FPGA/VGA_protocol/v_counter.v" into library work
Analyzing Verilog file "C:/Users/Lenovo/OneDrive/Documents/uni/FPGA/VGA_protocol/h_counter.v" into library work
Analyzing Verilog file "C:/Users/Lenovo/OneDrive/Documents/uni/FPGA/VGA_protocol/clock_divider.v" into library work
Analyzing Verilog file "C:/Users/Lenovo/OneDrive/Documents/uni/FPGA/VGA_protocol/syncroner.v" into library work
Analyzing Verilog file "C:/Users/Lenovo/OneDrive/Documents/uni/FPGA/VGA_protocol/color_controller.v" into library work
Analyzing Verilog file "C:/Users/Lenovo/OneDrive/Documents/uni/FPGA/VGA_protocol/top.v" into library work
Analyzing Verilog file "C:/Users/Lenovo/OneDrive/Documents/uni/FPGA/VGA_protocol/top_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:604 - "C:/Users/Lenovo/OneDrive/Documents/uni/FPGA/VGA_protocol/syncroner.v" Line 30: Module instantiation should have an instance name
Completed static elaboration
ERROR:Simulator:793 - Unable to elaborate instantiated module Clock_divider
