Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jan 10 17:50:35 2025
| Host         : DESKTOP-2NHBPGM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-6   Critical Warning  No common primary clock between related clocks                    1           
TIMING-7   Critical Warning  No common node between related clocks                             1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       12          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-16  Warning           Large setup violation                                             1000        
TIMING-18  Warning           Missing input or output delay                                     1           
ULMTCS-1   Warning           Control Sets use limits recommend reduction                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: vga/Hsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25)
-------------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.577   -37115.734                  13951                26508        0.050        0.000                      0                26508        3.000        0.000                       0                 16403  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
pll/inst/clk          {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_0   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll/inst/clk                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out_clk_wiz_0        17.178        0.000                      0                25914        0.050        0.000                      0                25914       19.500        0.000                       0                 16322  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin        clk_out_clk_wiz_0       -8.577   -36112.848                  13511                15630        2.402        0.000                      0                15630  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        clk_out_clk_wiz_0       -5.883    -1002.884                    440                  576        3.007        0.000                      0                  576  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out_clk_wiz_0                       
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out_clk_wiz_0   
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll/inst/clk
  To Clock:  pll/inst/clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll/inst/clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.178ns  (required time - arrival time)
  Source:                 Green/index_reg[3]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Green/buffer1_reg[580][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.479ns  (logic 2.129ns (9.471%)  route 20.350ns (90.529%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.906ns = ( 37.094 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.233     1.233    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.707    -2.315    Green/clk_out
    SLICE_X6Y108         FDCE                                         r  Green/index_reg[3]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  Green/index_reg[3]_rep__7/Q
                         net (fo=97, routed)         10.408     8.612    Green/index_reg[3]_rep__7_n_0
    SLICE_X86Y141        MUXF8 (Prop_muxf8_S_O)       0.273     8.885 r  Green/buffer1_reg[0][3]_i_33__0/O
                         net (fo=1, routed)           1.110     9.994    Green/buffer1_reg[0][3]_i_33__0_n_0
    SLICE_X82Y138        LUT6 (Prop_lut6_I1_O)        0.316    10.310 r  Green/buffer1[0][3]_i_16__0/O
                         net (fo=1, routed)           0.000    10.310    Green/buffer1[0][3]_i_16__0_n_0
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    10.522 r  Green/buffer1_reg[0][3]_i_9__0/O
                         net (fo=1, routed)           2.455    12.977    Green/buffer1_reg[0][3]_i_9__0_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I0_O)        0.299    13.276 r  Green/buffer1[0][3]_i_7__0/O
                         net (fo=1, routed)           0.000    13.276    Green/buffer1[0][3]_i_7__0_n_0
    SLICE_X53Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    13.488 r  Green/buffer1_reg[0][3]_i_5__0/O
                         net (fo=2, routed)           1.264    14.753    Green/buffer1_reg[0][3]_i_5__0_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I4_O)        0.299    15.052 r  Green/buffer1[0][3]_i_2__0/O
                         net (fo=642, routed)         5.113    20.165    Green/buffer1[3]
    SLICE_X8Y97          FDRE                                         r  Green/buffer1_reg[580][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.525    37.094    Green/clk_out
    SLICE_X8Y97          FDRE                                         r  Green/buffer1_reg[580][3]/C
                         clock pessimism              0.410    37.503    
                         clock uncertainty           -0.098    37.406    
    SLICE_X8Y97          FDRE (Setup_fdre_C_D)       -0.063    37.343    Green/buffer1_reg[580][3]
  -------------------------------------------------------------------
                         required time                         37.343    
                         arrival time                         -20.165    
  -------------------------------------------------------------------
                         slack                                 17.178    

Slack (MET) :             17.213ns  (required time - arrival time)
  Source:                 Green/index_reg[3]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Green/buffer1_reg[586][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.453ns  (logic 2.129ns (9.482%)  route 20.324ns (90.518%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.903ns = ( 37.097 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.233     1.233    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.707    -2.315    Green/clk_out
    SLICE_X6Y108         FDCE                                         r  Green/index_reg[3]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  Green/index_reg[3]_rep__7/Q
                         net (fo=97, routed)         10.408     8.612    Green/index_reg[3]_rep__7_n_0
    SLICE_X86Y141        MUXF8 (Prop_muxf8_S_O)       0.273     8.885 r  Green/buffer1_reg[0][3]_i_33__0/O
                         net (fo=1, routed)           1.110     9.994    Green/buffer1_reg[0][3]_i_33__0_n_0
    SLICE_X82Y138        LUT6 (Prop_lut6_I1_O)        0.316    10.310 r  Green/buffer1[0][3]_i_16__0/O
                         net (fo=1, routed)           0.000    10.310    Green/buffer1[0][3]_i_16__0_n_0
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    10.522 r  Green/buffer1_reg[0][3]_i_9__0/O
                         net (fo=1, routed)           2.455    12.977    Green/buffer1_reg[0][3]_i_9__0_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I0_O)        0.299    13.276 r  Green/buffer1[0][3]_i_7__0/O
                         net (fo=1, routed)           0.000    13.276    Green/buffer1[0][3]_i_7__0_n_0
    SLICE_X53Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    13.488 r  Green/buffer1_reg[0][3]_i_5__0/O
                         net (fo=2, routed)           1.264    14.753    Green/buffer1_reg[0][3]_i_5__0_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I4_O)        0.299    15.052 r  Green/buffer1[0][3]_i_2__0/O
                         net (fo=642, routed)         5.087    20.138    Green/buffer1[3]
    SLICE_X11Y97         FDRE                                         r  Green/buffer1_reg[586][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.528    37.097    Green/clk_out
    SLICE_X11Y97         FDRE                                         r  Green/buffer1_reg[586][3]/C
                         clock pessimism              0.410    37.507    
                         clock uncertainty           -0.098    37.409    
    SLICE_X11Y97         FDRE (Setup_fdre_C_D)       -0.058    37.351    Green/buffer1_reg[586][3]
  -------------------------------------------------------------------
                         required time                         37.351    
                         arrival time                         -20.138    
  -------------------------------------------------------------------
                         slack                                 17.213    

Slack (MET) :             17.312ns  (required time - arrival time)
  Source:                 Green/index_reg[3]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Green/buffer1_reg[585][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.353ns  (logic 2.129ns (9.525%)  route 20.224ns (90.475%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.904ns = ( 37.096 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.233     1.233    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.707    -2.315    Green/clk_out
    SLICE_X6Y108         FDCE                                         r  Green/index_reg[3]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  Green/index_reg[3]_rep__7/Q
                         net (fo=97, routed)         10.408     8.612    Green/index_reg[3]_rep__7_n_0
    SLICE_X86Y141        MUXF8 (Prop_muxf8_S_O)       0.273     8.885 r  Green/buffer1_reg[0][3]_i_33__0/O
                         net (fo=1, routed)           1.110     9.994    Green/buffer1_reg[0][3]_i_33__0_n_0
    SLICE_X82Y138        LUT6 (Prop_lut6_I1_O)        0.316    10.310 r  Green/buffer1[0][3]_i_16__0/O
                         net (fo=1, routed)           0.000    10.310    Green/buffer1[0][3]_i_16__0_n_0
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    10.522 r  Green/buffer1_reg[0][3]_i_9__0/O
                         net (fo=1, routed)           2.455    12.977    Green/buffer1_reg[0][3]_i_9__0_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I0_O)        0.299    13.276 r  Green/buffer1[0][3]_i_7__0/O
                         net (fo=1, routed)           0.000    13.276    Green/buffer1[0][3]_i_7__0_n_0
    SLICE_X53Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    13.488 r  Green/buffer1_reg[0][3]_i_5__0/O
                         net (fo=2, routed)           1.264    14.753    Green/buffer1_reg[0][3]_i_5__0_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I4_O)        0.299    15.052 r  Green/buffer1[0][3]_i_2__0/O
                         net (fo=642, routed)         4.986    20.038    Green/buffer1[3]
    SLICE_X11Y95         FDRE                                         r  Green/buffer1_reg[585][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.527    37.096    Green/clk_out
    SLICE_X11Y95         FDRE                                         r  Green/buffer1_reg[585][3]/C
                         clock pessimism              0.410    37.506    
                         clock uncertainty           -0.098    37.408    
    SLICE_X11Y95         FDRE (Setup_fdre_C_D)       -0.058    37.350    Green/buffer1_reg[585][3]
  -------------------------------------------------------------------
                         required time                         37.350    
                         arrival time                         -20.038    
  -------------------------------------------------------------------
                         slack                                 17.312    

Slack (MET) :             17.323ns  (required time - arrival time)
  Source:                 Green/index_reg[3]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Green/buffer1_reg[578][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.338ns  (logic 2.129ns (9.531%)  route 20.209ns (90.469%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns = ( 37.093 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.233     1.233    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.707    -2.315    Green/clk_out
    SLICE_X6Y108         FDCE                                         r  Green/index_reg[3]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  Green/index_reg[3]_rep__7/Q
                         net (fo=97, routed)         10.408     8.612    Green/index_reg[3]_rep__7_n_0
    SLICE_X86Y141        MUXF8 (Prop_muxf8_S_O)       0.273     8.885 r  Green/buffer1_reg[0][3]_i_33__0/O
                         net (fo=1, routed)           1.110     9.994    Green/buffer1_reg[0][3]_i_33__0_n_0
    SLICE_X82Y138        LUT6 (Prop_lut6_I1_O)        0.316    10.310 r  Green/buffer1[0][3]_i_16__0/O
                         net (fo=1, routed)           0.000    10.310    Green/buffer1[0][3]_i_16__0_n_0
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    10.522 r  Green/buffer1_reg[0][3]_i_9__0/O
                         net (fo=1, routed)           2.455    12.977    Green/buffer1_reg[0][3]_i_9__0_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I0_O)        0.299    13.276 r  Green/buffer1[0][3]_i_7__0/O
                         net (fo=1, routed)           0.000    13.276    Green/buffer1[0][3]_i_7__0_n_0
    SLICE_X53Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    13.488 r  Green/buffer1_reg[0][3]_i_5__0/O
                         net (fo=2, routed)           1.264    14.753    Green/buffer1_reg[0][3]_i_5__0_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I4_O)        0.299    15.052 r  Green/buffer1[0][3]_i_2__0/O
                         net (fo=642, routed)         4.972    20.023    Green/buffer1[3]
    SLICE_X8Y96          FDRE                                         r  Green/buffer1_reg[578][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.524    37.093    Green/clk_out
    SLICE_X8Y96          FDRE                                         r  Green/buffer1_reg[578][3]/C
                         clock pessimism              0.410    37.502    
                         clock uncertainty           -0.098    37.405    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)       -0.059    37.346    Green/buffer1_reg[578][3]
  -------------------------------------------------------------------
                         required time                         37.346    
                         arrival time                         -20.023    
  -------------------------------------------------------------------
                         slack                                 17.323    

Slack (MET) :             17.365ns  (required time - arrival time)
  Source:                 Red/index_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Red/buffer1_reg[614][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.140ns  (logic 2.272ns (10.262%)  route 19.868ns (89.738%))
  Logic Levels:           8  (LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 37.074 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.177ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.233     1.233    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.844    -2.177    Red/clk_out
    SLICE_X72Y163        FDCE                                         r  Red/index_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y163        FDCE (Prop_fdce_C_Q)         0.456    -1.721 r  Red/index_reg[0]_rep__2/Q
                         net (fo=122, routed)         7.669     5.948    Red/index_reg[0]_rep__2_n_0
    SLICE_X31Y194        LUT6 (Prop_lut6_I4_O)        0.124     6.072 r  Red/buffer1[0][0]_i_257/O
                         net (fo=1, routed)           0.000     6.072    Red/buffer1[0][0]_i_257_n_0
    SLICE_X31Y194        MUXF7 (Prop_muxf7_I1_O)      0.245     6.317 r  Red/buffer1_reg[0][0]_i_118/O
                         net (fo=1, routed)           0.000     6.317    Red/buffer1_reg[0][0]_i_118_n_0
    SLICE_X31Y194        MUXF8 (Prop_muxf8_I0_O)      0.104     6.421 r  Red/buffer1_reg[0][0]_i_49/O
                         net (fo=1, routed)           1.330     7.751    Red/buffer1_reg[0][0]_i_49_n_0
    SLICE_X20Y188        LUT6 (Prop_lut6_I1_O)        0.316     8.067 r  Red/buffer1[0][0]_i_17/O
                         net (fo=1, routed)           0.000     8.067    Red/buffer1[0][0]_i_17_n_0
    SLICE_X20Y188        MUXF7 (Prop_muxf7_I1_O)      0.217     8.284 r  Red/buffer1_reg[0][0]_i_8/O
                         net (fo=1, routed)           1.785    10.069    Red/buffer1_reg[0][0]_i_8_n_0
    SLICE_X32Y168        LUT6 (Prop_lut6_I3_O)        0.299    10.368 r  Red/buffer1[0][0]_i_4/O
                         net (fo=1, routed)           0.000    10.368    Red/buffer1[0][0]_i_4_n_0
    SLICE_X32Y168        MUXF7 (Prop_muxf7_I0_O)      0.212    10.580 r  Red/buffer1_reg[0][0]_i_2/O
                         net (fo=2, routed)           2.010    12.589    Red/buffer1_reg[0][0]_i_2_n_0
    SLICE_X59Y160        LUT6 (Prop_lut6_I4_O)        0.299    12.888 r  Red/buffer1[0][0]_i_1/O
                         net (fo=642, routed)         7.074    19.963    Red/buffer1[0]
    SLICE_X11Y136        FDRE                                         r  Red/buffer1_reg[614][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.506    37.074    Red/clk_out
    SLICE_X11Y136        FDRE                                         r  Red/buffer1_reg[614][0]/C
                         clock pessimism              0.418    37.492    
                         clock uncertainty           -0.098    37.394    
    SLICE_X11Y136        FDRE (Setup_fdre_C_D)       -0.067    37.327    Red/buffer1_reg[614][0]
  -------------------------------------------------------------------
                         required time                         37.327    
                         arrival time                         -19.963    
  -------------------------------------------------------------------
                         slack                                 17.365    

Slack (MET) :             17.382ns  (required time - arrival time)
  Source:                 Green/index_reg[3]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Green/buffer1_reg[587][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.313ns  (logic 2.129ns (9.541%)  route 20.184ns (90.459%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.904ns = ( 37.096 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.233     1.233    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.707    -2.315    Green/clk_out
    SLICE_X6Y108         FDCE                                         r  Green/index_reg[3]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  Green/index_reg[3]_rep__7/Q
                         net (fo=97, routed)         10.408     8.612    Green/index_reg[3]_rep__7_n_0
    SLICE_X86Y141        MUXF8 (Prop_muxf8_S_O)       0.273     8.885 r  Green/buffer1_reg[0][3]_i_33__0/O
                         net (fo=1, routed)           1.110     9.994    Green/buffer1_reg[0][3]_i_33__0_n_0
    SLICE_X82Y138        LUT6 (Prop_lut6_I1_O)        0.316    10.310 r  Green/buffer1[0][3]_i_16__0/O
                         net (fo=1, routed)           0.000    10.310    Green/buffer1[0][3]_i_16__0_n_0
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    10.522 r  Green/buffer1_reg[0][3]_i_9__0/O
                         net (fo=1, routed)           2.455    12.977    Green/buffer1_reg[0][3]_i_9__0_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I0_O)        0.299    13.276 r  Green/buffer1[0][3]_i_7__0/O
                         net (fo=1, routed)           0.000    13.276    Green/buffer1[0][3]_i_7__0_n_0
    SLICE_X53Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    13.488 r  Green/buffer1_reg[0][3]_i_5__0/O
                         net (fo=2, routed)           1.264    14.753    Green/buffer1_reg[0][3]_i_5__0_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I4_O)        0.299    15.052 r  Green/buffer1[0][3]_i_2__0/O
                         net (fo=642, routed)         4.947    19.998    Green/buffer1[3]
    SLICE_X10Y96         FDRE                                         r  Green/buffer1_reg[587][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.527    37.096    Green/clk_out
    SLICE_X10Y96         FDRE                                         r  Green/buffer1_reg[587][3]/C
                         clock pessimism              0.410    37.506    
                         clock uncertainty           -0.098    37.408    
    SLICE_X10Y96         FDRE (Setup_fdre_C_D)       -0.028    37.380    Green/buffer1_reg[587][3]
  -------------------------------------------------------------------
                         required time                         37.380    
                         arrival time                         -19.998    
  -------------------------------------------------------------------
                         slack                                 17.382    

Slack (MET) :             17.428ns  (required time - arrival time)
  Source:                 Red/index_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Red/buffer1_reg[613][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.113ns  (logic 2.272ns (10.275%)  route 19.841ns (89.725%))
  Logic Levels:           8  (LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 37.074 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.177ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.233     1.233    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.844    -2.177    Red/clk_out
    SLICE_X72Y163        FDCE                                         r  Red/index_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y163        FDCE (Prop_fdce_C_Q)         0.456    -1.721 r  Red/index_reg[0]_rep__2/Q
                         net (fo=122, routed)         7.669     5.948    Red/index_reg[0]_rep__2_n_0
    SLICE_X31Y194        LUT6 (Prop_lut6_I4_O)        0.124     6.072 r  Red/buffer1[0][0]_i_257/O
                         net (fo=1, routed)           0.000     6.072    Red/buffer1[0][0]_i_257_n_0
    SLICE_X31Y194        MUXF7 (Prop_muxf7_I1_O)      0.245     6.317 r  Red/buffer1_reg[0][0]_i_118/O
                         net (fo=1, routed)           0.000     6.317    Red/buffer1_reg[0][0]_i_118_n_0
    SLICE_X31Y194        MUXF8 (Prop_muxf8_I0_O)      0.104     6.421 r  Red/buffer1_reg[0][0]_i_49/O
                         net (fo=1, routed)           1.330     7.751    Red/buffer1_reg[0][0]_i_49_n_0
    SLICE_X20Y188        LUT6 (Prop_lut6_I1_O)        0.316     8.067 r  Red/buffer1[0][0]_i_17/O
                         net (fo=1, routed)           0.000     8.067    Red/buffer1[0][0]_i_17_n_0
    SLICE_X20Y188        MUXF7 (Prop_muxf7_I1_O)      0.217     8.284 r  Red/buffer1_reg[0][0]_i_8/O
                         net (fo=1, routed)           1.785    10.069    Red/buffer1_reg[0][0]_i_8_n_0
    SLICE_X32Y168        LUT6 (Prop_lut6_I3_O)        0.299    10.368 r  Red/buffer1[0][0]_i_4/O
                         net (fo=1, routed)           0.000    10.368    Red/buffer1[0][0]_i_4_n_0
    SLICE_X32Y168        MUXF7 (Prop_muxf7_I0_O)      0.212    10.580 r  Red/buffer1_reg[0][0]_i_2/O
                         net (fo=2, routed)           2.010    12.589    Red/buffer1_reg[0][0]_i_2_n_0
    SLICE_X59Y160        LUT6 (Prop_lut6_I4_O)        0.299    12.888 r  Red/buffer1[0][0]_i_1/O
                         net (fo=642, routed)         7.047    19.935    Red/buffer1[0]
    SLICE_X10Y136        FDRE                                         r  Red/buffer1_reg[613][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.506    37.074    Red/clk_out
    SLICE_X10Y136        FDRE                                         r  Red/buffer1_reg[613][0]/C
                         clock pessimism              0.418    37.492    
                         clock uncertainty           -0.098    37.394    
    SLICE_X10Y136        FDRE (Setup_fdre_C_D)       -0.031    37.363    Red/buffer1_reg[613][0]
  -------------------------------------------------------------------
                         required time                         37.363    
                         arrival time                         -19.935    
  -------------------------------------------------------------------
                         slack                                 17.428    

Slack (MET) :             17.494ns  (required time - arrival time)
  Source:                 Green/index_reg[3]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Green/buffer1_reg[394][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.195ns  (logic 2.129ns (9.592%)  route 20.066ns (90.408%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.909ns = ( 37.091 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.233     1.233    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.707    -2.315    Green/clk_out
    SLICE_X6Y108         FDCE                                         r  Green/index_reg[3]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  Green/index_reg[3]_rep__7/Q
                         net (fo=97, routed)         10.408     8.612    Green/index_reg[3]_rep__7_n_0
    SLICE_X86Y141        MUXF8 (Prop_muxf8_S_O)       0.273     8.885 r  Green/buffer1_reg[0][3]_i_33__0/O
                         net (fo=1, routed)           1.110     9.994    Green/buffer1_reg[0][3]_i_33__0_n_0
    SLICE_X82Y138        LUT6 (Prop_lut6_I1_O)        0.316    10.310 r  Green/buffer1[0][3]_i_16__0/O
                         net (fo=1, routed)           0.000    10.310    Green/buffer1[0][3]_i_16__0_n_0
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    10.522 r  Green/buffer1_reg[0][3]_i_9__0/O
                         net (fo=1, routed)           2.455    12.977    Green/buffer1_reg[0][3]_i_9__0_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I0_O)        0.299    13.276 r  Green/buffer1[0][3]_i_7__0/O
                         net (fo=1, routed)           0.000    13.276    Green/buffer1[0][3]_i_7__0_n_0
    SLICE_X53Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    13.488 r  Green/buffer1_reg[0][3]_i_5__0/O
                         net (fo=2, routed)           1.264    14.753    Green/buffer1_reg[0][3]_i_5__0_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I4_O)        0.299    15.052 r  Green/buffer1[0][3]_i_2__0/O
                         net (fo=642, routed)         4.829    19.881    Green/buffer1[3]
    SLICE_X12Y90         FDRE                                         r  Green/buffer1_reg[394][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.522    37.091    Green/clk_out
    SLICE_X12Y90         FDRE                                         r  Green/buffer1_reg[394][3]/C
                         clock pessimism              0.410    37.500    
                         clock uncertainty           -0.098    37.403    
    SLICE_X12Y90         FDRE (Setup_fdre_C_D)       -0.028    37.375    Green/buffer1_reg[394][3]
  -------------------------------------------------------------------
                         required time                         37.375    
                         arrival time                         -19.881    
  -------------------------------------------------------------------
                         slack                                 17.494    

Slack (MET) :             17.506ns  (required time - arrival time)
  Source:                 Red/index_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Red/buffer1_reg[610][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.000ns  (logic 2.272ns (10.327%)  route 19.728ns (89.673%))
  Logic Levels:           8  (LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 37.075 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.177ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.233     1.233    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.844    -2.177    Red/clk_out
    SLICE_X72Y163        FDCE                                         r  Red/index_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y163        FDCE (Prop_fdce_C_Q)         0.456    -1.721 r  Red/index_reg[0]_rep__2/Q
                         net (fo=122, routed)         7.669     5.948    Red/index_reg[0]_rep__2_n_0
    SLICE_X31Y194        LUT6 (Prop_lut6_I4_O)        0.124     6.072 r  Red/buffer1[0][0]_i_257/O
                         net (fo=1, routed)           0.000     6.072    Red/buffer1[0][0]_i_257_n_0
    SLICE_X31Y194        MUXF7 (Prop_muxf7_I1_O)      0.245     6.317 r  Red/buffer1_reg[0][0]_i_118/O
                         net (fo=1, routed)           0.000     6.317    Red/buffer1_reg[0][0]_i_118_n_0
    SLICE_X31Y194        MUXF8 (Prop_muxf8_I0_O)      0.104     6.421 r  Red/buffer1_reg[0][0]_i_49/O
                         net (fo=1, routed)           1.330     7.751    Red/buffer1_reg[0][0]_i_49_n_0
    SLICE_X20Y188        LUT6 (Prop_lut6_I1_O)        0.316     8.067 r  Red/buffer1[0][0]_i_17/O
                         net (fo=1, routed)           0.000     8.067    Red/buffer1[0][0]_i_17_n_0
    SLICE_X20Y188        MUXF7 (Prop_muxf7_I1_O)      0.217     8.284 r  Red/buffer1_reg[0][0]_i_8/O
                         net (fo=1, routed)           1.785    10.069    Red/buffer1_reg[0][0]_i_8_n_0
    SLICE_X32Y168        LUT6 (Prop_lut6_I3_O)        0.299    10.368 r  Red/buffer1[0][0]_i_4/O
                         net (fo=1, routed)           0.000    10.368    Red/buffer1[0][0]_i_4_n_0
    SLICE_X32Y168        MUXF7 (Prop_muxf7_I0_O)      0.212    10.580 r  Red/buffer1_reg[0][0]_i_2/O
                         net (fo=2, routed)           2.010    12.589    Red/buffer1_reg[0][0]_i_2_n_0
    SLICE_X59Y160        LUT6 (Prop_lut6_I4_O)        0.299    12.888 r  Red/buffer1[0][0]_i_1/O
                         net (fo=642, routed)         6.934    19.823    Red/buffer1[0]
    SLICE_X11Y137        FDRE                                         r  Red/buffer1_reg[610][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.507    37.075    Red/clk_out
    SLICE_X11Y137        FDRE                                         r  Red/buffer1_reg[610][0]/C
                         clock pessimism              0.418    37.493    
                         clock uncertainty           -0.098    37.395    
    SLICE_X11Y137        FDRE (Setup_fdre_C_D)       -0.067    37.328    Red/buffer1_reg[610][0]
  -------------------------------------------------------------------
                         required time                         37.328    
                         arrival time                         -19.823    
  -------------------------------------------------------------------
                         slack                                 17.506    

Slack (MET) :             17.531ns  (required time - arrival time)
  Source:                 Green/index_reg[3]_rep__7/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Green/buffer1_reg[590][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.163ns  (logic 2.129ns (9.606%)  route 20.034ns (90.394%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.904ns = ( 37.096 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.233     1.233    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.707    -2.315    Green/clk_out
    SLICE_X6Y108         FDCE                                         r  Green/index_reg[3]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDCE (Prop_fdce_C_Q)         0.518    -1.797 r  Green/index_reg[3]_rep__7/Q
                         net (fo=97, routed)         10.408     8.612    Green/index_reg[3]_rep__7_n_0
    SLICE_X86Y141        MUXF8 (Prop_muxf8_S_O)       0.273     8.885 r  Green/buffer1_reg[0][3]_i_33__0/O
                         net (fo=1, routed)           1.110     9.994    Green/buffer1_reg[0][3]_i_33__0_n_0
    SLICE_X82Y138        LUT6 (Prop_lut6_I1_O)        0.316    10.310 r  Green/buffer1[0][3]_i_16__0/O
                         net (fo=1, routed)           0.000    10.310    Green/buffer1[0][3]_i_16__0_n_0
    SLICE_X82Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    10.522 r  Green/buffer1_reg[0][3]_i_9__0/O
                         net (fo=1, routed)           2.455    12.977    Green/buffer1_reg[0][3]_i_9__0_n_0
    SLICE_X53Y119        LUT6 (Prop_lut6_I0_O)        0.299    13.276 r  Green/buffer1[0][3]_i_7__0/O
                         net (fo=1, routed)           0.000    13.276    Green/buffer1[0][3]_i_7__0_n_0
    SLICE_X53Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    13.488 r  Green/buffer1_reg[0][3]_i_5__0/O
                         net (fo=2, routed)           1.264    14.753    Green/buffer1_reg[0][3]_i_5__0_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I4_O)        0.299    15.052 r  Green/buffer1[0][3]_i_2__0/O
                         net (fo=642, routed)         4.797    19.849    Green/buffer1[3]
    SLICE_X10Y95         FDRE                                         r  Green/buffer1_reg[590][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.527    37.096    Green/clk_out
    SLICE_X10Y95         FDRE                                         r  Green/buffer1_reg[590][3]/C
                         clock pessimism              0.410    37.506    
                         clock uncertainty           -0.098    37.408    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)       -0.028    37.380    Green/buffer1_reg[590][3]
  -------------------------------------------------------------------
                         required time                         37.380    
                         arrival time                         -19.849    
  -------------------------------------------------------------------
                         slack                                 17.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Green/addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.128ns (26.286%)  route 0.359ns (73.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.228ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.440     0.440    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.575    -0.839    Green/clk_out
    SLICE_X9Y95          FDCE                                         r  Green/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.128    -0.711 r  Green/addr_reg[8]/Q
                         net (fo=42, routed)          0.359    -0.352    <hidden>
    RAMB36_X0Y20         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.882    -1.228    <hidden>
    RAMB36_X0Y20         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.697    -0.532    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130    -0.402    <hidden>
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Green/addr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.629%)  route 0.182ns (56.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.221ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.440     0.440    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.576    -0.838    Green/clk_out
    SLICE_X9Y97          FDCE                                         r  Green/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDCE (Prop_fdce_C_Q)         0.141    -0.697 r  Green/addr_reg[13]/Q
                         net (fo=42, routed)          0.182    -0.515    <hidden>
    RAMB36_X0Y19         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.889    -1.221    <hidden>
    RAMB36_X0Y19         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.442    -0.779    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.596    <hidden>
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Blue/addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.693%)  route 0.334ns (72.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.440     0.440    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.571    -0.843    Blue/clk_out
    SLICE_X37Y50         FDCE                                         r  Blue/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.715 r  Blue/addr_reg[15]/Q
                         net (fo=41, routed)          0.334    -0.381    <hidden>
    SLICE_X26Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.916    -1.195    <hidden>
    SLICE_X26Y47         FDRE                                         r  <hidden>
                         clock pessimism              0.692    -0.503    
    SLICE_X26Y47         FDRE (Hold_fdre_C_D)         0.018    -0.485    <hidden>
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Green/addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.595%)  route 0.234ns (62.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.221ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.440     0.440    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.575    -0.839    Green/clk_out
    SLICE_X9Y94          FDCE                                         r  Green/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.698 r  Green/addr_reg[0]/Q
                         net (fo=43, routed)          0.234    -0.464    <hidden>
    RAMB36_X0Y19         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.889    -1.221    <hidden>
    RAMB36_X0Y19         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.442    -0.779    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    -0.596    <hidden>
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Green/addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.923%)  route 0.241ns (63.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.221ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.440     0.440    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.575    -0.839    Green/clk_out
    SLICE_X9Y94          FDCE                                         r  Green/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.698 r  Green/addr_reg[1]/Q
                         net (fo=42, routed)          0.241    -0.457    <hidden>
    RAMB36_X0Y19         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.889    -1.221    <hidden>
    RAMB36_X0Y19         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.442    -0.779    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.596    <hidden>
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Green/addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.221ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.440     0.440    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.575    -0.839    Green/clk_out
    SLICE_X9Y96          FDCE                                         r  Green/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDCE (Prop_fdce_C_Q)         0.141    -0.698 r  Green/addr_reg[10]/Q
                         net (fo=42, routed)          0.242    -0.456    <hidden>
    RAMB36_X0Y19         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.889    -1.221    <hidden>
    RAMB36_X0Y19         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.442    -0.779    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.596    <hidden>
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Green/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.920%)  route 0.252ns (64.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.221ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.440     0.440    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.575    -0.839    Green/clk_out
    SLICE_X9Y94          FDCE                                         r  Green/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.698 r  Green/addr_reg[2]/Q
                         net (fo=42, routed)          0.252    -0.446    <hidden>
    RAMB36_X0Y19         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.889    -1.221    <hidden>
    RAMB36_X0Y19         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.442    -0.779    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.596    <hidden>
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Blue/data_prev_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Blue/pixel3_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.440     0.440    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.634    -0.779    Blue/clk_out
    SLICE_X62Y45         FDCE                                         r  Blue/data_prev_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.615 r  Blue/data_prev_reg[8]/Q
                         net (fo=1, routed)           0.049    -0.566    Blue/data_prev_reg_n_0_[8]
    SLICE_X63Y45         LUT6 (Prop_lut6_I0_O)        0.045    -0.521 r  Blue/pixel3[8]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.521    Blue/pixel3[8]_i_1__1_n_0
    SLICE_X63Y45         FDCE                                         r  Blue/pixel3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.909    -1.202    Blue/clk_out
    SLICE_X63Y45         FDCE                                         r  Blue/pixel3_reg[8]/C
                         clock pessimism              0.436    -0.766    
    SLICE_X63Y45         FDCE (Hold_fdce_C_D)         0.092    -0.674    Blue/pixel3_reg[8]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Blue/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Blue/addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.250ns (41.328%)  route 0.355ns (58.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.199ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.440     0.440    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.572    -0.842    Blue/clk_out
    SLICE_X30Y51         FDCE                                         r  Blue/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDCE (Prop_fdce_C_Q)         0.148    -0.694 r  Blue/FSM_sequential_state_reg[3]/Q
                         net (fo=118, routed)         0.355    -0.339    Blue/state[3]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.102    -0.237 r  Blue/addr[9]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.237    Blue/addr[9]
    SLICE_X37Y49         FDCE                                         r  Blue/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.912    -1.199    Blue/clk_out
    SLICE_X37Y49         FDCE                                         r  Blue/addr_reg[9]/C
                         clock pessimism              0.692    -0.507    
    SLICE_X37Y49         FDCE (Hold_fdce_C_D)         0.107    -0.400    Blue/addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Blue/addr_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.128ns (24.172%)  route 0.402ns (75.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.440     0.440    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.571    -0.843    Blue/clk_out
    SLICE_X37Y50         FDCE                                         r  Blue/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.715 r  Blue/addr_reg[16]/Q
                         net (fo=42, routed)          0.402    -0.313    <hidden>
    SLICE_X27Y47         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.916    -1.195    <hidden>
    SLICE_X27Y47         FDRE                                         r  <hidden>
                         clock pessimism              0.692    -0.503    
    SLICE_X27Y47         FDRE (Hold_fdre_C_D)         0.019    -0.484    <hidden>
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y3      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y0      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y28     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y29     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y19     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y20     <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y51     Blue/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y51     Blue/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y51     Blue/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y51     Blue/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y51     Blue/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y51     Blue/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y51     Blue/FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y51     Blue/FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X20Y48     Blue/addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X20Y48     Blue/addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y51     Blue/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y51     Blue/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y51     Blue/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y51     Blue/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y51     Blue/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y51     Blue/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y51     Blue/FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y51     Blue/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X20Y48     Blue/addr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X20Y48     Blue/addr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X41Y90   enRed_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y76   enRed_reg_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y106  enRed_reg_replica_1/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X25Y161  enRed_reg_replica_2/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y16   enRed_reg_replica_3/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y108  enRed_reg_replica_4/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y156  enRed_reg_replica_5/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y72   enRed_reg_replica_6/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X73Y17   enRed_reg_replica_7/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X77Y83   enRed_reg_replica_8/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y90   enRed_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y90   enRed_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y76   enRed_reg_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y76   enRed_reg_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y106  enRed_reg_replica_1/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y106  enRed_reg_replica_1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y161  enRed_reg_replica_2/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y161  enRed_reg_replica_2/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y16   enRed_reg_replica_3/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y16   enRed_reg_replica_3/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y90   enRed_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y90   enRed_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y76   enRed_reg_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y76   enRed_reg_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y106  enRed_reg_replica_1/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y106  enRed_reg_replica_1/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y161  enRed_reg_replica_2/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y161  enRed_reg_replica_2/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y16   enRed_reg_replica_3/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y16   enRed_reg_replica_3/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out_clk_wiz_0

Setup :        13511  Failing Endpoints,  Worst Slack       -8.577ns,  Total Violation   -36112.848ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.577ns  (required time - arrival time)
  Source:                 enRed_reg_replica_9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.784ns  (logic 0.580ns (20.835%)  route 2.204ns (79.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -15.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.700ns = ( 37.300 - 40.000 ) 
    Source Clock Delay      (SCD):    12.448ns = ( 42.448 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)         10.966    42.448    clk_IBUF
    SLICE_X9Y77          FDCE                                         r  enRed_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDCE (Prop_fdce_C_Q)         0.456    42.904 r  enRed_reg_replica_9/Q
                         net (fo=14, routed)          1.500    44.404    <hidden>
    SLICE_X8Y43          LUT5 (Prop_lut5_I0_O)        0.124    44.528 r  <hidden>
                         net (fo=1, routed)           0.703    45.232    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.731    37.300    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.000    37.300    
                         clock uncertainty           -0.202    37.098    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.655    <hidden>
  -------------------------------------------------------------------
                         required time                         36.655    
                         arrival time                         -45.232    
  -------------------------------------------------------------------
                         slack                                 -8.577    

Slack (VIOLATED) :        -8.560ns  (required time - arrival time)
  Source:                 enRed_reg_replica_9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.602ns  (logic 0.704ns (27.059%)  route 1.898ns (72.941%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -15.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 37.134 - 40.000 ) 
    Source Clock Delay      (SCD):    12.448ns = ( 42.448 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)         10.966    42.448    clk_IBUF
    SLICE_X9Y77          FDCE                                         r  enRed_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDCE (Prop_fdce_C_Q)         0.456    42.904 r  enRed_reg_replica_9/Q
                         net (fo=14, routed)          0.917    43.821    <hidden>
    SLICE_X11Y64         LUT6 (Prop_lut6_I1_O)        0.124    43.945 r  <hidden>
                         net (fo=2, routed)           0.639    44.584    <hidden>
    SLICE_X9Y57          LUT4 (Prop_lut4_I3_O)        0.124    44.708 r  <hidden>
                         net (fo=1, routed)           0.341    45.050    <hidden>
    RAMB36_X0Y11         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.566    37.134    <hidden>
    RAMB36_X0Y11         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.000    37.134    
                         clock uncertainty           -0.202    36.932    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.489    <hidden>
  -------------------------------------------------------------------
                         required time                         36.489    
                         arrival time                         -45.050    
  -------------------------------------------------------------------
                         slack                                 -8.560    

Slack (VIOLATED) :        -8.525ns  (required time - arrival time)
  Source:                 enRed_reg_replica_9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.563ns  (logic 0.704ns (27.473%)  route 1.859ns (72.527%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -15.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 37.130 - 40.000 ) 
    Source Clock Delay      (SCD):    12.448ns = ( 42.448 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)         10.966    42.448    clk_IBUF
    SLICE_X9Y77          FDCE                                         r  enRed_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDCE (Prop_fdce_C_Q)         0.456    42.904 r  enRed_reg_replica_9/Q
                         net (fo=14, routed)          0.886    43.790    <hidden>
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124    43.914 r  <hidden>
                         net (fo=2, routed)           0.630    44.544    <hidden>
    SLICE_X8Y62          LUT4 (Prop_lut4_I3_O)        0.124    44.668 r  <hidden>
                         net (fo=1, routed)           0.343    45.011    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.562    37.130    <hidden>
    RAMB36_X0Y12         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.000    37.130    
                         clock uncertainty           -0.202    36.928    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.485    <hidden>
  -------------------------------------------------------------------
                         required time                         36.485    
                         arrival time                         -45.011    
  -------------------------------------------------------------------
                         slack                                 -8.525    

Slack (VIOLATED) :        -8.486ns  (required time - arrival time)
  Source:                 enRed_reg_replica_9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.689ns  (logic 0.580ns (21.571%)  route 2.109ns (78.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -15.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.704ns = ( 37.296 - 40.000 ) 
    Source Clock Delay      (SCD):    12.448ns = ( 42.448 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)         10.966    42.448    clk_IBUF
    SLICE_X9Y77          FDCE                                         r  enRed_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDCE (Prop_fdce_C_Q)         0.456    42.904 r  enRed_reg_replica_9/Q
                         net (fo=14, routed)          1.768    44.672    <hidden>
    SLICE_X8Y32          LUT5 (Prop_lut5_I0_O)        0.124    44.796 r  <hidden>
                         net (fo=1, routed)           0.341    45.137    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.727    37.296    <hidden>
    RAMB36_X0Y6          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.000    37.296    
                         clock uncertainty           -0.202    37.094    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.651    <hidden>
  -------------------------------------------------------------------
                         required time                         36.651    
                         arrival time                         -45.137    
  -------------------------------------------------------------------
                         slack                                 -8.486    

Slack (VIOLATED) :        -8.319ns  (required time - arrival time)
  Source:                 enRed_reg_replica_9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.354ns  (logic 0.704ns (29.901%)  route 1.650ns (70.099%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -15.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.872ns = ( 37.128 - 40.000 ) 
    Source Clock Delay      (SCD):    12.448ns = ( 42.448 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)         10.966    42.448    clk_IBUF
    SLICE_X9Y77          FDCE                                         r  enRed_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDCE (Prop_fdce_C_Q)         0.456    42.904 r  enRed_reg_replica_9/Q
                         net (fo=14, routed)          0.709    43.613    <hidden>
    SLICE_X12Y81         LUT6 (Prop_lut6_I1_O)        0.124    43.737 r  <hidden>
                         net (fo=2, routed)           0.599    44.336    <hidden>
    SLICE_X8Y82          LUT4 (Prop_lut4_I3_O)        0.124    44.460 r  <hidden>
                         net (fo=1, routed)           0.343    44.802    <hidden>
    RAMB36_X0Y16         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.560    37.128    <hidden>
    RAMB36_X0Y16         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.000    37.128    
                         clock uncertainty           -0.202    36.926    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.483    <hidden>
  -------------------------------------------------------------------
                         required time                         36.483    
                         arrival time                         -44.802    
  -------------------------------------------------------------------
                         slack                                 -8.319    

Slack (VIOLATED) :        -8.260ns  (required time - arrival time)
  Source:                 enRed_reg_replica_9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.299ns  (logic 0.704ns (30.618%)  route 1.595ns (69.382%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -15.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 37.132 - 40.000 ) 
    Source Clock Delay      (SCD):    12.448ns = ( 42.448 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)         10.966    42.448    clk_IBUF
    SLICE_X9Y77          FDCE                                         r  enRed_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDCE (Prop_fdce_C_Q)         0.456    42.904 r  enRed_reg_replica_9/Q
                         net (fo=14, routed)          0.693    43.597    <hidden>
    SLICE_X8Y84          LUT6 (Prop_lut6_I1_O)        0.124    43.721 r  <hidden>
                         net (fo=2, routed)           0.417    44.139    <hidden>
    SLICE_X8Y85          LUT4 (Prop_lut4_I3_O)        0.124    44.263 r  <hidden>
                         net (fo=1, routed)           0.485    44.747    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.564    37.132    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.000    37.132    
                         clock uncertainty           -0.202    36.930    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.487    <hidden>
  -------------------------------------------------------------------
                         required time                         36.487    
                         arrival time                         -44.747    
  -------------------------------------------------------------------
                         slack                                 -8.260    

Slack (VIOLATED) :        -8.250ns  (required time - arrival time)
  Source:                 enRed_reg_replica_9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.281ns  (logic 0.704ns (30.868%)  route 1.577ns (69.132%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -15.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.877ns = ( 37.123 - 40.000 ) 
    Source Clock Delay      (SCD):    12.448ns = ( 42.448 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)         10.966    42.448    clk_IBUF
    SLICE_X9Y77          FDCE                                         r  enRed_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDCE (Prop_fdce_C_Q)         0.456    42.904 r  enRed_reg_replica_9/Q
                         net (fo=14, routed)          0.704    43.608    <hidden>
    SLICE_X8Y84          LUT6 (Prop_lut6_I1_O)        0.124    43.732 r  <hidden>
                         net (fo=2, routed)           0.171    43.903    <hidden>
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.124    44.027 r  <hidden>
                         net (fo=1, routed)           0.702    44.729    <hidden>
    RAMB36_X0Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.555    37.123    <hidden>
    RAMB36_X0Y15         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.000    37.123    
                         clock uncertainty           -0.202    36.921    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.478    <hidden>
  -------------------------------------------------------------------
                         required time                         36.478    
                         arrival time                         -44.729    
  -------------------------------------------------------------------
                         slack                                 -8.250    

Slack (VIOLATED) :        -8.216ns  (required time - arrival time)
  Source:                 enRed_reg_replica_9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.736ns  (logic 0.580ns (21.201%)  route 2.156ns (78.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -15.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns = ( 37.093 - 40.000 ) 
    Source Clock Delay      (SCD):    12.448ns = ( 42.448 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)         10.966    42.448    clk_IBUF
    SLICE_X9Y77          FDCE                                         r  enRed_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDCE (Prop_fdce_C_Q)         0.456    42.904 r  enRed_reg_replica_9/Q
                         net (fo=14, routed)          2.156    45.060    <hidden>
    SLICE_X14Y53         LUT2 (Prop_lut2_I0_O)        0.124    45.184 r  <hidden>
                         net (fo=1, routed)           0.000    45.184    <hidden>
    SLICE_X14Y53         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.524    37.093    <hidden>
    SLICE_X14Y53         FDCE                                         r  <hidden>
                         clock pessimism              0.000    37.093    
                         clock uncertainty           -0.202    36.891    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)        0.077    36.968    <hidden>
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -45.184    
  -------------------------------------------------------------------
                         slack                                 -8.216    

Slack (VIOLATED) :        -8.126ns  (required time - arrival time)
  Source:                 enRed_reg_replica_9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.153ns  (logic 0.704ns (32.695%)  route 1.449ns (67.305%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -15.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.880ns = ( 37.120 - 40.000 ) 
    Source Clock Delay      (SCD):    12.448ns = ( 42.448 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)         10.966    42.448    clk_IBUF
    SLICE_X9Y77          FDCE                                         r  enRed_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDCE (Prop_fdce_C_Q)         0.456    42.904 r  enRed_reg_replica_9/Q
                         net (fo=14, routed)          0.625    43.529    <hidden>
    SLICE_X12Y73         LUT4 (Prop_lut4_I0_O)        0.124    43.653 r  <hidden>
                         net (fo=2, routed)           0.493    44.145    <hidden>
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.124    44.269 r  <hidden>
                         net (fo=1, routed)           0.332    44.601    <hidden>
    RAMB18_X0Y28         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.552    37.120    <hidden>
    RAMB18_X0Y28         RAMB18E1                                     r  <hidden>
                         clock pessimism              0.000    37.120    
                         clock uncertainty           -0.202    36.918    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    36.475    <hidden>
  -------------------------------------------------------------------
                         required time                         36.475    
                         arrival time                         -44.601    
  -------------------------------------------------------------------
                         slack                                 -8.126    

Slack (VIOLATED) :        -7.965ns  (required time - arrival time)
  Source:                 enRed_reg_replica_9/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.437ns  (logic 0.580ns (23.803%)  route 1.857ns (76.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -15.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns = ( 37.093 - 40.000 ) 
    Source Clock Delay      (SCD):    12.448ns = ( 42.448 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)         10.966    42.448    clk_IBUF
    SLICE_X9Y77          FDCE                                         r  enRed_reg_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDCE (Prop_fdce_C_Q)         0.456    42.904 r  enRed_reg_replica_9/Q
                         net (fo=14, routed)          1.857    44.761    <hidden>
    SLICE_X13Y55         LUT3 (Prop_lut3_I2_O)        0.124    44.885 r  <hidden>
                         net (fo=1, routed)           0.000    44.885    <hidden>
    SLICE_X13Y55         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.524    37.093    <hidden>
    SLICE_X13Y55         FDCE                                         r  <hidden>
                         clock pessimism              0.000    37.093    
                         clock uncertainty           -0.202    36.891    
    SLICE_X13Y55         FDCE (Setup_fdce_C_D)        0.029    36.920    <hidden>
  -------------------------------------------------------------------
                         required time                         36.920    
                         arrival time                         -44.885    
  -------------------------------------------------------------------
                         slack                                 -7.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.402ns  (arrival time - required time)
  Source:                 reset_reg_replica_15/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green/buffer2_reg[161][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.547%)  route 0.182ns (49.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.860     1.110    clk_IBUF
    SLICE_X79Y111        FDPE                                         r  reset_reg_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.251 r  reset_reg_replica_15/Q
                         net (fo=207, routed)         0.182     1.433    Green/reset_repN_15_alias
    SLICE_X78Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.478 r  Green/buffer2[161][0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.478    Green/buffer2[161][0]_i_1__0_n_0
    SLICE_X78Y111        FDRE                                         r  Green/buffer2_reg[161][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.864    -1.247    Green/clk_out
    SLICE_X78Y111        FDRE                                         r  Green/buffer2_reg[161][0]/C
                         clock pessimism              0.000    -1.247    
                         clock uncertainty            0.202    -1.045    
    SLICE_X78Y111        FDRE (Hold_fdre_C_D)         0.121    -0.924    Green/buffer2_reg[161][0]
  -------------------------------------------------------------------
                         required time                          0.924    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.471ns  (arrival time - required time)
  Source:                 reset_reg_replica_33/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green/buffer2_reg[440][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.842%)  route 0.195ns (51.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.905     1.154    clk_IBUF
    SLICE_X79Y124        FDPE                                         r  reset_reg_replica_33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y124        FDPE (Prop_fdpe_C_Q)         0.141     1.295 r  reset_reg_replica_33/Q
                         net (fo=212, routed)         0.195     1.490    Green/reset_repN_33_alias
    SLICE_X80Y124        LUT6 (Prop_lut6_I0_O)        0.045     1.535 r  Green/buffer2[440][1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.535    Green/buffer2[440][1]_i_1__0_n_0
    SLICE_X80Y124        FDRE                                         r  Green/buffer2_reg[440][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.851    -1.259    Green/clk_out
    SLICE_X80Y124        FDRE                                         r  Green/buffer2_reg[440][1]/C
                         clock pessimism              0.000    -1.259    
                         clock uncertainty            0.202    -1.057    
    SLICE_X80Y124        FDRE (Hold_fdre_C_D)         0.121    -0.936    Green/buffer2_reg[440][1]
  -------------------------------------------------------------------
                         required time                          0.936    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.474ns  (arrival time - required time)
  Source:                 reset_reg_replica_33/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green/buffer2_reg[439][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.587%)  route 0.197ns (51.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.905     1.154    clk_IBUF
    SLICE_X79Y124        FDPE                                         r  reset_reg_replica_33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y124        FDPE (Prop_fdpe_C_Q)         0.141     1.295 r  reset_reg_replica_33/Q
                         net (fo=212, routed)         0.197     1.492    Green/reset_repN_33_alias
    SLICE_X80Y124        LUT6 (Prop_lut6_I0_O)        0.045     1.537 r  Green/buffer2[439][1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.537    Green/buffer2[439][1]_i_1__0_n_0
    SLICE_X80Y124        FDRE                                         r  Green/buffer2_reg[439][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.851    -1.259    Green/clk_out
    SLICE_X80Y124        FDRE                                         r  Green/buffer2_reg[439][1]/C
                         clock pessimism              0.000    -1.259    
                         clock uncertainty            0.202    -1.057    
    SLICE_X80Y124        FDRE (Hold_fdre_C_D)         0.120    -0.937    Green/buffer2_reg[439][1]
  -------------------------------------------------------------------
                         required time                          0.937    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.509ns  (arrival time - required time)
  Source:                 reset_reg_replica_15/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green/buffer2_reg[166][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.256%)  route 0.288ns (60.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.860     1.110    clk_IBUF
    SLICE_X79Y111        FDPE                                         r  reset_reg_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.251 r  reset_reg_replica_15/Q
                         net (fo=207, routed)         0.288     1.539    Green/reset_repN_15_alias
    SLICE_X78Y110        LUT6 (Prop_lut6_I0_O)        0.045     1.584 r  Green/buffer2[166][0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.584    Green/buffer2[166][0]_i_1__0_n_0
    SLICE_X78Y110        FDRE                                         r  Green/buffer2_reg[166][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.864    -1.247    Green/clk_out
    SLICE_X78Y110        FDRE                                         r  Green/buffer2_reg[166][0]/C
                         clock pessimism              0.000    -1.247    
                         clock uncertainty            0.202    -1.045    
    SLICE_X78Y110        FDRE (Hold_fdre_C_D)         0.120    -0.925    Green/buffer2_reg[166][0]
  -------------------------------------------------------------------
                         required time                          0.925    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  2.509    

Slack (MET) :             2.511ns  (arrival time - required time)
  Source:                 reset_reg_replica_15/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green/buffer2_reg[163][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.718%)  route 0.260ns (58.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.860     1.110    clk_IBUF
    SLICE_X79Y111        FDPE                                         r  reset_reg_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.251 r  reset_reg_replica_15/Q
                         net (fo=207, routed)         0.260     1.511    Green/reset_repN_15_alias
    SLICE_X77Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.556 r  Green/buffer2[163][0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.556    Green/buffer2[163][0]_i_1__0_n_0
    SLICE_X77Y111        FDRE                                         r  Green/buffer2_reg[163][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.862    -1.249    Green/clk_out
    SLICE_X77Y111        FDRE                                         r  Green/buffer2_reg[163][0]/C
                         clock pessimism              0.000    -1.249    
                         clock uncertainty            0.202    -1.047    
    SLICE_X77Y111        FDRE (Hold_fdre_C_D)         0.092    -0.955    Green/buffer2_reg[163][0]
  -------------------------------------------------------------------
                         required time                          0.955    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.533ns  (arrival time - required time)
  Source:                 reset_reg_replica_15/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green/buffer2_reg[171][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.591%)  route 0.284ns (60.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.860     1.110    clk_IBUF
    SLICE_X79Y111        FDPE                                         r  reset_reg_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.251 r  reset_reg_replica_15/Q
                         net (fo=207, routed)         0.284     1.535    Green/reset_repN_15_alias
    SLICE_X79Y110        LUT6 (Prop_lut6_I0_O)        0.045     1.580 r  Green/buffer2[171][0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.580    Green/buffer2[171][0]_i_1__0_n_0
    SLICE_X79Y110        FDRE                                         r  Green/buffer2_reg[171][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.864    -1.247    Green/clk_out
    SLICE_X79Y110        FDRE                                         r  Green/buffer2_reg[171][0]/C
                         clock pessimism              0.000    -1.247    
                         clock uncertainty            0.202    -1.045    
    SLICE_X79Y110        FDRE (Hold_fdre_C_D)         0.092    -0.953    Green/buffer2_reg[171][0]
  -------------------------------------------------------------------
                         required time                          0.953    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  2.533    

Slack (MET) :             2.542ns  (arrival time - required time)
  Source:                 reset_reg_replica_15/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green/buffer2_reg[162][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.006%)  route 0.291ns (60.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.860     1.110    clk_IBUF
    SLICE_X79Y111        FDPE                                         r  reset_reg_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.251 r  reset_reg_replica_15/Q
                         net (fo=207, routed)         0.291     1.542    Green/reset_repN_15_alias
    SLICE_X77Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.587 r  Green/buffer2[162][0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.587    Green/buffer2[162][0]_i_1__0_n_0
    SLICE_X77Y111        FDRE                                         r  Green/buffer2_reg[162][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.862    -1.249    Green/clk_out
    SLICE_X77Y111        FDRE                                         r  Green/buffer2_reg[162][0]/C
                         clock pessimism              0.000    -1.249    
                         clock uncertainty            0.202    -1.047    
    SLICE_X77Y111        FDRE (Hold_fdre_C_D)         0.092    -0.955    Green/buffer2_reg[162][0]
  -------------------------------------------------------------------
                         required time                          0.955    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.550ns  (arrival time - required time)
  Source:                 reset_reg_replica_15/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green/buffer2_reg[172][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.052%)  route 0.330ns (63.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.860     1.110    clk_IBUF
    SLICE_X79Y111        FDPE                                         r  reset_reg_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.251 r  reset_reg_replica_15/Q
                         net (fo=207, routed)         0.330     1.581    Green/reset_repN_15_alias
    SLICE_X78Y109        LUT6 (Prop_lut6_I0_O)        0.045     1.626 r  Green/buffer2[172][0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.626    Green/buffer2[172][0]_i_1__0_n_0
    SLICE_X78Y109        FDRE                                         r  Green/buffer2_reg[172][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.865    -1.246    Green/clk_out
    SLICE_X78Y109        FDRE                                         r  Green/buffer2_reg[172][0]/C
                         clock pessimism              0.000    -1.246    
                         clock uncertainty            0.202    -1.044    
    SLICE_X78Y109        FDRE (Hold_fdre_C_D)         0.120    -0.924    Green/buffer2_reg[172][0]
  -------------------------------------------------------------------
                         required time                          0.924    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.577ns  (arrival time - required time)
  Source:                 reset_reg_replica_15/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green/buffer2_reg[193][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.546%)  route 0.323ns (63.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.860     1.110    clk_IBUF
    SLICE_X79Y111        FDPE                                         r  reset_reg_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.251 r  reset_reg_replica_15/Q
                         net (fo=207, routed)         0.323     1.574    Green/reset_repN_15_alias
    SLICE_X79Y116        LUT6 (Prop_lut6_I0_O)        0.045     1.619 r  Green/buffer2[193][0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.619    Green/buffer2[193][0]_i_1__0_n_0
    SLICE_X79Y116        FDRE                                         r  Green/buffer2_reg[193][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.859    -1.252    Green/clk_out
    SLICE_X79Y116        FDRE                                         r  Green/buffer2_reg[193][0]/C
                         clock pessimism              0.000    -1.252    
                         clock uncertainty            0.202    -1.050    
    SLICE_X79Y116        FDRE (Hold_fdre_C_D)         0.092    -0.958    Green/buffer2_reg[193][0]
  -------------------------------------------------------------------
                         required time                          0.958    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.585ns  (arrival time - required time)
  Source:                 reset_reg_replica_15/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green/buffer2_reg[175][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.575%)  route 0.337ns (64.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.246ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.860     1.110    clk_IBUF
    SLICE_X79Y111        FDPE                                         r  reset_reg_replica_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDPE (Prop_fdpe_C_Q)         0.141     1.251 r  reset_reg_replica_15/Q
                         net (fo=207, routed)         0.337     1.588    Green/reset_repN_15_alias
    SLICE_X79Y109        LUT6 (Prop_lut6_I0_O)        0.045     1.633 r  Green/buffer2[175][0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.633    Green/buffer2[175][0]_i_1__0_n_0
    SLICE_X79Y109        FDRE                                         r  Green/buffer2_reg[175][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.865    -1.246    Green/clk_out
    SLICE_X79Y109        FDRE                                         r  Green/buffer2_reg[175][0]/C
                         clock pessimism              0.000    -1.246    
                         clock uncertainty            0.202    -1.044    
    SLICE_X79Y109        FDRE (Hold_fdre_C_D)         0.092    -0.952    Green/buffer2_reg[175][0]
  -------------------------------------------------------------------
                         required time                          0.952    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  2.585    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out_clk_wiz_0

Setup :          440  Failing Endpoints,  Worst Slack       -5.883ns,  Total Violation    -1002.884ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.883ns  (required time - arrival time)
  Source:                 reset_reg_replica_46/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue/index_reg[1]_rep__14/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.783ns  (logic 0.456ns (25.568%)  route 1.327ns (74.432%))
  Logic Levels:           0  
  Clock Path Skew:        -13.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 37.088 - 40.000 ) 
    Source Clock Delay      (SCD):    10.581ns = ( 40.580 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)          9.099    40.581    clk_IBUF
    SLICE_X33Y51         FDPE                                         r  reset_reg_replica_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDPE (Prop_fdpe_C_Q)         0.456    41.037 f  reset_reg_replica_46/Q
                         net (fo=140, routed)         1.327    42.364    Blue/reset_repN_46_alias
    SLICE_X39Y50         FDCE                                         f  Blue/index_reg[1]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.519    37.088    Blue/clk_out
    SLICE_X39Y50         FDCE                                         r  Blue/index_reg[1]_rep__14/C
                         clock pessimism              0.000    37.088    
                         clock uncertainty           -0.202    36.886    
    SLICE_X39Y50         FDCE (Recov_fdce_C_CLR)     -0.405    36.481    Blue/index_reg[1]_rep__14
  -------------------------------------------------------------------
                         required time                         36.481    
                         arrival time                         -42.364    
  -------------------------------------------------------------------
                         slack                                 -5.883    

Slack (VIOLATED) :        -5.657ns  (required time - arrival time)
  Source:                 reset_reg_replica_24/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue/index_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.088ns  (logic 0.518ns (47.611%)  route 0.570ns (52.389%))
  Logic Levels:           0  
  Clock Path Skew:        -13.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns = ( 37.093 - 40.000 ) 
    Source Clock Delay      (SCD):    11.054ns = ( 41.054 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)          9.573    41.054    clk_IBUF
    SLICE_X12Y54         FDPE                                         r  reset_reg_replica_24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDPE (Prop_fdpe_C_Q)         0.518    41.572 f  reset_reg_replica_24/Q
                         net (fo=248, routed)         0.570    42.142    Blue/reset_repN_24_alias
    SLICE_X15Y53         FDCE                                         f  Blue/index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.524    37.093    Blue/clk_out
    SLICE_X15Y53         FDCE                                         r  Blue/index_reg[1]/C
                         clock pessimism              0.000    37.093    
                         clock uncertainty           -0.202    36.891    
    SLICE_X15Y53         FDCE (Recov_fdce_C_CLR)     -0.405    36.486    Blue/index_reg[1]
  -------------------------------------------------------------------
                         required time                         36.486    
                         arrival time                         -42.142    
  -------------------------------------------------------------------
                         slack                                 -5.657    

Slack (VIOLATED) :        -5.657ns  (required time - arrival time)
  Source:                 reset_reg_replica_24/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue/index_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.088ns  (logic 0.518ns (47.611%)  route 0.570ns (52.389%))
  Logic Levels:           0  
  Clock Path Skew:        -13.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns = ( 37.093 - 40.000 ) 
    Source Clock Delay      (SCD):    11.054ns = ( 41.054 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)          9.573    41.054    clk_IBUF
    SLICE_X12Y54         FDPE                                         r  reset_reg_replica_24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDPE (Prop_fdpe_C_Q)         0.518    41.572 f  reset_reg_replica_24/Q
                         net (fo=248, routed)         0.570    42.142    Blue/reset_repN_24_alias
    SLICE_X15Y53         FDCE                                         f  Blue/index_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.524    37.093    Blue/clk_out
    SLICE_X15Y53         FDCE                                         r  Blue/index_reg[6]/C
                         clock pessimism              0.000    37.093    
                         clock uncertainty           -0.202    36.891    
    SLICE_X15Y53         FDCE (Recov_fdce_C_CLR)     -0.405    36.486    Blue/index_reg[6]
  -------------------------------------------------------------------
                         required time                         36.486    
                         arrival time                         -42.142    
  -------------------------------------------------------------------
                         slack                                 -5.657    

Slack (VIOLATED) :        -5.657ns  (required time - arrival time)
  Source:                 reset_reg_replica_24/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue/index_reg[6]_rep/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.088ns  (logic 0.518ns (47.611%)  route 0.570ns (52.389%))
  Logic Levels:           0  
  Clock Path Skew:        -13.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns = ( 37.093 - 40.000 ) 
    Source Clock Delay      (SCD):    11.054ns = ( 41.054 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)          9.573    41.054    clk_IBUF
    SLICE_X12Y54         FDPE                                         r  reset_reg_replica_24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDPE (Prop_fdpe_C_Q)         0.518    41.572 f  reset_reg_replica_24/Q
                         net (fo=248, routed)         0.570    42.142    Blue/reset_repN_24_alias
    SLICE_X15Y53         FDCE                                         f  Blue/index_reg[6]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.524    37.093    Blue/clk_out
    SLICE_X15Y53         FDCE                                         r  Blue/index_reg[6]_rep/C
                         clock pessimism              0.000    37.093    
                         clock uncertainty           -0.202    36.891    
    SLICE_X15Y53         FDCE (Recov_fdce_C_CLR)     -0.405    36.486    Blue/index_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         36.486    
                         arrival time                         -42.142    
  -------------------------------------------------------------------
                         slack                                 -5.657    

Slack (VIOLATED) :        -5.657ns  (required time - arrival time)
  Source:                 reset_reg_replica_24/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue/index_reg[6]_rep__2/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.088ns  (logic 0.518ns (47.611%)  route 0.570ns (52.389%))
  Logic Levels:           0  
  Clock Path Skew:        -13.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.907ns = ( 37.093 - 40.000 ) 
    Source Clock Delay      (SCD):    11.054ns = ( 41.054 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)          9.573    41.054    clk_IBUF
    SLICE_X12Y54         FDPE                                         r  reset_reg_replica_24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDPE (Prop_fdpe_C_Q)         0.518    41.572 f  reset_reg_replica_24/Q
                         net (fo=248, routed)         0.570    42.142    Blue/reset_repN_24_alias
    SLICE_X15Y53         FDCE                                         f  Blue/index_reg[6]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.524    37.093    Blue/clk_out
    SLICE_X15Y53         FDCE                                         r  Blue/index_reg[6]_rep__2/C
                         clock pessimism              0.000    37.093    
                         clock uncertainty           -0.202    36.891    
    SLICE_X15Y53         FDCE (Recov_fdce_C_CLR)     -0.405    36.486    Blue/index_reg[6]_rep__2
  -------------------------------------------------------------------
                         required time                         36.486    
                         arrival time                         -42.142    
  -------------------------------------------------------------------
                         slack                                 -5.657    

Slack (VIOLATED) :        -5.573ns  (required time - arrival time)
  Source:                 reset_reg_replica_46/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue/index_reg[0]_rep__12/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.474ns  (logic 0.456ns (30.932%)  route 1.018ns (69.068%))
  Logic Levels:           0  
  Clock Path Skew:        -13.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 37.089 - 40.000 ) 
    Source Clock Delay      (SCD):    10.581ns = ( 40.580 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)          9.099    40.581    clk_IBUF
    SLICE_X33Y51         FDPE                                         r  reset_reg_replica_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDPE (Prop_fdpe_C_Q)         0.456    41.037 f  reset_reg_replica_46/Q
                         net (fo=140, routed)         1.018    42.055    Blue/reset_repN_46_alias
    SLICE_X35Y50         FDCE                                         f  Blue/index_reg[0]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.520    37.089    Blue/clk_out
    SLICE_X35Y50         FDCE                                         r  Blue/index_reg[0]_rep__12/C
                         clock pessimism              0.000    37.089    
                         clock uncertainty           -0.202    36.887    
    SLICE_X35Y50         FDCE (Recov_fdce_C_CLR)     -0.405    36.482    Blue/index_reg[0]_rep__12
  -------------------------------------------------------------------
                         required time                         36.482    
                         arrival time                         -42.055    
  -------------------------------------------------------------------
                         slack                                 -5.573    

Slack (VIOLATED) :        -5.573ns  (required time - arrival time)
  Source:                 reset_reg_replica_46/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue/index_reg[0]_rep__15/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.474ns  (logic 0.456ns (30.932%)  route 1.018ns (69.068%))
  Logic Levels:           0  
  Clock Path Skew:        -13.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 37.089 - 40.000 ) 
    Source Clock Delay      (SCD):    10.581ns = ( 40.580 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)          9.099    40.581    clk_IBUF
    SLICE_X33Y51         FDPE                                         r  reset_reg_replica_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDPE (Prop_fdpe_C_Q)         0.456    41.037 f  reset_reg_replica_46/Q
                         net (fo=140, routed)         1.018    42.055    Blue/reset_repN_46_alias
    SLICE_X35Y50         FDCE                                         f  Blue/index_reg[0]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.520    37.089    Blue/clk_out
    SLICE_X35Y50         FDCE                                         r  Blue/index_reg[0]_rep__15/C
                         clock pessimism              0.000    37.089    
                         clock uncertainty           -0.202    36.887    
    SLICE_X35Y50         FDCE (Recov_fdce_C_CLR)     -0.405    36.482    Blue/index_reg[0]_rep__15
  -------------------------------------------------------------------
                         required time                         36.482    
                         arrival time                         -42.055    
  -------------------------------------------------------------------
                         slack                                 -5.573    

Slack (VIOLATED) :        -5.573ns  (required time - arrival time)
  Source:                 reset_reg_replica_46/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue/index_reg[3]_rep__3/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.474ns  (logic 0.456ns (30.932%)  route 1.018ns (69.068%))
  Logic Levels:           0  
  Clock Path Skew:        -13.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 37.089 - 40.000 ) 
    Source Clock Delay      (SCD):    10.581ns = ( 40.580 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)          9.099    40.581    clk_IBUF
    SLICE_X33Y51         FDPE                                         r  reset_reg_replica_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDPE (Prop_fdpe_C_Q)         0.456    41.037 f  reset_reg_replica_46/Q
                         net (fo=140, routed)         1.018    42.055    Blue/reset_repN_46_alias
    SLICE_X35Y50         FDCE                                         f  Blue/index_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.520    37.089    Blue/clk_out
    SLICE_X35Y50         FDCE                                         r  Blue/index_reg[3]_rep__3/C
                         clock pessimism              0.000    37.089    
                         clock uncertainty           -0.202    36.887    
    SLICE_X35Y50         FDCE (Recov_fdce_C_CLR)     -0.405    36.482    Blue/index_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                         36.482    
                         arrival time                         -42.055    
  -------------------------------------------------------------------
                         slack                                 -5.573    

Slack (VIOLATED) :        -5.573ns  (required time - arrival time)
  Source:                 reset_reg_replica_46/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue/index_reg[3]_rep__6/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.474ns  (logic 0.456ns (30.932%)  route 1.018ns (69.068%))
  Logic Levels:           0  
  Clock Path Skew:        -13.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 37.089 - 40.000 ) 
    Source Clock Delay      (SCD):    10.581ns = ( 40.580 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)          9.099    40.581    clk_IBUF
    SLICE_X33Y51         FDPE                                         r  reset_reg_replica_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDPE (Prop_fdpe_C_Q)         0.456    41.037 f  reset_reg_replica_46/Q
                         net (fo=140, routed)         1.018    42.055    Blue/reset_repN_46_alias
    SLICE_X35Y50         FDCE                                         f  Blue/index_reg[3]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.520    37.089    Blue/clk_out
    SLICE_X35Y50         FDCE                                         r  Blue/index_reg[3]_rep__6/C
                         clock pessimism              0.000    37.089    
                         clock uncertainty           -0.202    36.887    
    SLICE_X35Y50         FDCE (Recov_fdce_C_CLR)     -0.405    36.482    Blue/index_reg[3]_rep__6
  -------------------------------------------------------------------
                         required time                         36.482    
                         arrival time                         -42.055    
  -------------------------------------------------------------------
                         slack                                 -5.573    

Slack (VIOLATED) :        -5.573ns  (required time - arrival time)
  Source:                 reset_reg_replica_46/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue/index_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.474ns  (logic 0.456ns (30.932%)  route 1.018ns (69.068%))
  Logic Levels:           0  
  Clock Path Skew:        -13.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 37.089 - 40.000 ) 
    Source Clock Delay      (SCD):    10.581ns = ( 40.580 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)          9.099    40.581    clk_IBUF
    SLICE_X33Y51         FDPE                                         r  reset_reg_replica_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDPE (Prop_fdpe_C_Q)         0.456    41.037 f  reset_reg_replica_46/Q
                         net (fo=140, routed)         1.018    42.055    Blue/reset_repN_46_alias
    SLICE_X35Y50         FDCE                                         f  Blue/index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162    41.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.520    37.089    Blue/clk_out
    SLICE_X35Y50         FDCE                                         r  Blue/index_reg[4]/C
                         clock pessimism              0.000    37.089    
                         clock uncertainty           -0.202    36.887    
    SLICE_X35Y50         FDCE (Recov_fdce_C_CLR)     -0.405    36.482    Blue/index_reg[4]
  -------------------------------------------------------------------
                         required time                         36.482    
                         arrival time                         -42.055    
  -------------------------------------------------------------------
                         slack                                 -5.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.007ns  (arrival time - required time)
  Source:                 reset_reg_replica_40/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red/index_reg[0]_rep__1/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.164ns (22.858%)  route 0.553ns (77.142%))
  Logic Levels:           0  
  Clock Path Skew:        -2.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.957     1.207    clk_IBUF
    SLICE_X66Y134        FDPE                                         r  reset_reg_replica_40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y134        FDPE (Prop_fdpe_C_Q)         0.164     1.371 f  reset_reg_replica_40/Q
                         net (fo=199, routed)         0.553     1.924    Red/reset_repN_40_alias
    SLICE_X63Y160        FDCE                                         f  Red/index_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.917    -1.193    Red/clk_out
    SLICE_X63Y160        FDCE                                         r  Red/index_reg[0]_rep__1/C
                         clock pessimism              0.000    -1.193    
                         clock uncertainty            0.202    -0.991    
    SLICE_X63Y160        FDCE (Remov_fdce_C_CLR)     -0.092    -1.083    Red/index_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                          1.083    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.212ns  (arrival time - required time)
  Source:                 reset_reg_replica_26/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red/index_reg[0]_rep__13/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.040%)  route 0.217ns (56.960%))
  Logic Levels:           0  
  Clock Path Skew:        -2.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.192ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.499     1.748    clk_IBUF
    SLICE_X62Y162        FDPE                                         r  reset_reg_replica_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDPE (Prop_fdpe_C_Q)         0.164     1.912 f  reset_reg_replica_26/Q
                         net (fo=116, routed)         0.217     2.129    Red/reset_repN_26_alias
    SLICE_X65Y161        FDCE                                         f  Red/index_reg[0]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.918    -1.192    Red/clk_out
    SLICE_X65Y161        FDCE                                         r  Red/index_reg[0]_rep__13/C
                         clock pessimism              0.000    -1.192    
                         clock uncertainty            0.202    -0.990    
    SLICE_X65Y161        FDCE (Remov_fdce_C_CLR)     -0.092    -1.082    Red/index_reg[0]_rep__13
  -------------------------------------------------------------------
                         required time                          1.082    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.239ns  (arrival time - required time)
  Source:                 reset_reg_replica_26/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red/index_reg[2]/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.425%)  route 0.242ns (59.575%))
  Logic Levels:           0  
  Clock Path Skew:        -2.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.499     1.748    clk_IBUF
    SLICE_X62Y162        FDPE                                         r  reset_reg_replica_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDPE (Prop_fdpe_C_Q)         0.164     1.912 f  reset_reg_replica_26/Q
                         net (fo=116, routed)         0.242     2.154    Red/reset_repN_26_alias
    SLICE_X63Y162        FDCE                                         f  Red/index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.915    -1.195    Red/clk_out
    SLICE_X63Y162        FDCE                                         r  Red/index_reg[2]/C
                         clock pessimism              0.000    -1.195    
                         clock uncertainty            0.202    -0.993    
    SLICE_X63Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -1.085    Red/index_reg[2]
  -------------------------------------------------------------------
                         required time                          1.085    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.239ns  (arrival time - required time)
  Source:                 reset_reg_replica_26/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red/index_reg[2]_rep/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.425%)  route 0.242ns (59.575%))
  Logic Levels:           0  
  Clock Path Skew:        -2.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.499     1.748    clk_IBUF
    SLICE_X62Y162        FDPE                                         r  reset_reg_replica_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDPE (Prop_fdpe_C_Q)         0.164     1.912 f  reset_reg_replica_26/Q
                         net (fo=116, routed)         0.242     2.154    Red/reset_repN_26_alias
    SLICE_X63Y162        FDCE                                         f  Red/index_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.915    -1.195    Red/clk_out
    SLICE_X63Y162        FDCE                                         r  Red/index_reg[2]_rep/C
                         clock pessimism              0.000    -1.195    
                         clock uncertainty            0.202    -0.993    
    SLICE_X63Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -1.085    Red/index_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          1.085    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.239ns  (arrival time - required time)
  Source:                 reset_reg_replica_26/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red/index_reg[2]_rep__1/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.425%)  route 0.242ns (59.575%))
  Logic Levels:           0  
  Clock Path Skew:        -2.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.499     1.748    clk_IBUF
    SLICE_X62Y162        FDPE                                         r  reset_reg_replica_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDPE (Prop_fdpe_C_Q)         0.164     1.912 f  reset_reg_replica_26/Q
                         net (fo=116, routed)         0.242     2.154    Red/reset_repN_26_alias
    SLICE_X63Y162        FDCE                                         f  Red/index_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.915    -1.195    Red/clk_out
    SLICE_X63Y162        FDCE                                         r  Red/index_reg[2]_rep__1/C
                         clock pessimism              0.000    -1.195    
                         clock uncertainty            0.202    -0.993    
    SLICE_X63Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -1.085    Red/index_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                          1.085    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.239ns  (arrival time - required time)
  Source:                 reset_reg_replica_26/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red/index_reg[2]_rep__15/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.425%)  route 0.242ns (59.575%))
  Logic Levels:           0  
  Clock Path Skew:        -2.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.499     1.748    clk_IBUF
    SLICE_X62Y162        FDPE                                         r  reset_reg_replica_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDPE (Prop_fdpe_C_Q)         0.164     1.912 f  reset_reg_replica_26/Q
                         net (fo=116, routed)         0.242     2.154    Red/reset_repN_26_alias
    SLICE_X63Y162        FDCE                                         f  Red/index_reg[2]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.915    -1.195    Red/clk_out
    SLICE_X63Y162        FDCE                                         r  Red/index_reg[2]_rep__15/C
                         clock pessimism              0.000    -1.195    
                         clock uncertainty            0.202    -0.993    
    SLICE_X63Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -1.085    Red/index_reg[2]_rep__15
  -------------------------------------------------------------------
                         required time                          1.085    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.239ns  (arrival time - required time)
  Source:                 reset_reg_replica_26/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red/index_reg[2]_rep__9/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.425%)  route 0.242ns (59.575%))
  Logic Levels:           0  
  Clock Path Skew:        -2.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.499     1.748    clk_IBUF
    SLICE_X62Y162        FDPE                                         r  reset_reg_replica_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDPE (Prop_fdpe_C_Q)         0.164     1.912 f  reset_reg_replica_26/Q
                         net (fo=116, routed)         0.242     2.154    Red/reset_repN_26_alias
    SLICE_X63Y162        FDCE                                         f  Red/index_reg[2]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.915    -1.195    Red/clk_out
    SLICE_X63Y162        FDCE                                         r  Red/index_reg[2]_rep__9/C
                         clock pessimism              0.000    -1.195    
                         clock uncertainty            0.202    -0.993    
    SLICE_X63Y162        FDCE (Remov_fdce_C_CLR)     -0.092    -1.085    Red/index_reg[2]_rep__9
  -------------------------------------------------------------------
                         required time                          1.085    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.254ns  (arrival time - required time)
  Source:                 reset_reg_replica_40/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green/index_reg[0]_rep__22/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.164ns (18.501%)  route 0.722ns (81.499%))
  Logic Levels:           0  
  Clock Path Skew:        -2.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.296ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.957     1.207    clk_IBUF
    SLICE_X66Y134        FDPE                                         r  reset_reg_replica_40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y134        FDPE (Prop_fdpe_C_Q)         0.164     1.371 f  reset_reg_replica_40/Q
                         net (fo=199, routed)         0.722     2.093    Green/reset_repN_40_alias
    SLICE_X58Y124        FDCE                                         f  Green/index_reg[0]_rep__22/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.815    -1.296    Green/clk_out
    SLICE_X58Y124        FDCE                                         r  Green/index_reg[0]_rep__22/C
                         clock pessimism              0.000    -1.296    
                         clock uncertainty            0.202    -1.094    
    SLICE_X58Y124        FDCE (Remov_fdce_C_CLR)     -0.067    -1.161    Green/index_reg[0]_rep__22
  -------------------------------------------------------------------
                         required time                          1.161    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.263ns  (arrival time - required time)
  Source:                 reset_reg_replica_26/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red/index_reg[0]_rep__14/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.968%)  route 0.292ns (64.032%))
  Logic Levels:           0  
  Clock Path Skew:        -2.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.499     1.748    clk_IBUF
    SLICE_X62Y162        FDPE                                         r  reset_reg_replica_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDPE (Prop_fdpe_C_Q)         0.164     1.912 f  reset_reg_replica_26/Q
                         net (fo=116, routed)         0.292     2.204    Red/reset_repN_26_alias
    SLICE_X62Y161        FDCE                                         f  Red/index_reg[0]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.917    -1.193    Red/clk_out
    SLICE_X62Y161        FDCE                                         r  Red/index_reg[0]_rep__14/C
                         clock pessimism              0.000    -1.193    
                         clock uncertainty            0.202    -0.991    
    SLICE_X62Y161        FDCE (Remov_fdce_C_CLR)     -0.067    -1.058    Red/index_reg[0]_rep__14
  -------------------------------------------------------------------
                         required time                          1.058    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.263ns  (arrival time - required time)
  Source:                 reset_reg_replica_26/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red/index_reg[8]_rep/CLR
                            (removal check against rising-edge clock clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.968%)  route 0.292ns (64.032%))
  Logic Levels:           0  
  Clock Path Skew:        -2.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.499     1.748    clk_IBUF
    SLICE_X62Y162        FDPE                                         r  reset_reg_replica_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y162        FDPE (Prop_fdpe_C_Q)         0.164     1.912 f  reset_reg_replica_26/Q
                         net (fo=116, routed)         0.292     2.204    Red/reset_repN_26_alias
    SLICE_X62Y161        FDCE                                         f  Red/index_reg[8]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.917    -1.193    Red/clk_out
    SLICE_X62Y161        FDCE                                         r  Red/index_reg[8]_rep/C
                         clock pessimism              0.000    -1.193    
                         clock uncertainty            0.202    -0.991    
    SLICE_X62Y161        FDCE (Remov_fdce_C_CLR)     -0.067    -1.058    Red/index_reg[8]_rep
  -------------------------------------------------------------------
                         required time                          1.058    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  3.263    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.997ns  (logic 4.195ns (26.223%)  route 11.802ns (73.777%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  vga/Vact_reg/Q
                         net (fo=33, routed)          5.807     6.331    convBlue/VGA_B[0]
    SLICE_X56Y48         LUT5 (Prop_lut5_I0_O)        0.124     6.455 r  convBlue/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.995    12.450    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    15.997 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.997    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.838ns  (logic 4.199ns (26.514%)  route 11.638ns (73.486%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  vga/Vact_reg/Q
                         net (fo=33, routed)          6.030     6.554    convBlue/VGA_B[0]
    SLICE_X57Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.678 r  convBlue/VGA_B_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.608    12.286    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    15.838 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.838    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.757ns  (logic 4.171ns (26.473%)  route 11.586ns (73.527%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  vga/Vact_reg/Q
                         net (fo=33, routed)          5.784     6.308    convBlue/VGA_B[0]
    SLICE_X57Y48         LUT5 (Prop_lut5_I0_O)        0.124     6.432 r  convBlue/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.802    12.234    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    15.757 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.757    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.213ns  (logic 4.200ns (27.604%)  route 11.014ns (72.396%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  vga/Vact_reg/Q
                         net (fo=33, routed)          6.016     6.540    convBlue/VGA_B[0]
    SLICE_X57Y48         LUT5 (Prop_lut5_I0_O)        0.124     6.664 r  convBlue/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.998    11.662    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    15.213 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.213    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.675ns  (logic 4.194ns (35.928%)  route 7.480ns (64.072%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  vga/Vact_reg/Q
                         net (fo=33, routed)          3.372     3.896    convGreen/VGA_G[3]
    SLICE_X54Y105        LUT5 (Prop_lut5_I0_O)        0.124     4.020 r  convGreen/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.109     8.128    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    11.675 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.675    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.568ns  (logic 4.416ns (38.176%)  route 7.152ns (61.824%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  vga/Vact_reg/Q
                         net (fo=33, routed)          2.666     3.190    convGreen/VGA_G[3]
    SLICE_X43Y105        LUT5 (Prop_lut5_I0_O)        0.152     3.342 r  convGreen/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.485     7.828    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.740    11.568 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.568    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.559ns  (logic 4.430ns (38.322%)  route 7.129ns (61.678%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  vga/Vact_reg/Q
                         net (fo=33, routed)          3.122     3.646    convRed/VGA_R[0]
    SLICE_X41Y156        LUT5 (Prop_lut5_I0_O)        0.150     3.796 r  convRed/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.007     7.803    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.756    11.559 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.559    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.468ns  (logic 4.194ns (36.573%)  route 7.274ns (63.427%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  vga/Vact_reg/Q
                         net (fo=33, routed)          3.183     3.707    convGreen/VGA_G[3]
    SLICE_X54Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.831 r  convGreen/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.091     7.922    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    11.468 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.468    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.405ns  (logic 4.200ns (36.823%)  route 7.205ns (63.177%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  vga/Vact_reg/Q
                         net (fo=33, routed)          3.364     3.888    convRed/VGA_R[0]
    SLICE_X44Y156        LUT5 (Prop_lut5_I0_O)        0.124     4.012 r  convRed/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.842     7.853    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    11.405 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.405    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.187ns  (logic 4.196ns (37.509%)  route 6.991ns (62.491%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  vga/Vact_reg/Q
                         net (fo=33, routed)          3.181     3.705    convRed/VGA_R[0]
    SLICE_X44Y156        LUT5 (Prop_lut5_I0_O)        0.124     3.829 r  convRed/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.810     7.639    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    11.187 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.187    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/vcnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/vcnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.249ns (77.349%)  route 0.073ns (22.651%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDCE                         0.000     0.000 r  vga/vcnt_reg[7]/C
    SLICE_X6Y131         FDCE (Prop_fdce_C_Q)         0.151     0.151 r  vga/vcnt_reg[7]/Q
                         net (fo=6, routed)           0.073     0.224    vga/vcnt[7]
    SLICE_X6Y131         LUT6 (Prop_lut6_I4_O)        0.098     0.322 r  vga/vcnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.322    vga/vcnt_1[8]
    SLICE_X6Y131         FDCE                                         r  vga/vcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vcnt_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/Vact_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.212ns (60.572%)  route 0.138ns (39.428%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/vcnt_reg[5]/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  vga/vcnt_reg[5]/Q
                         net (fo=8, routed)           0.138     0.305    vga/vcnt[5]
    SLICE_X6Y134         LUT6 (Prop_lut6_I1_O)        0.045     0.350 r  vga/Vact_i_1/O
                         net (fo=1, routed)           0.000     0.350    vga/Vact_i_1_n_0
    SLICE_X6Y134         FDCE                                         r  vga/Vact_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vcnt_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/vcnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.212ns (56.770%)  route 0.161ns (43.230%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE                         0.000     0.000 r  vga/vcnt_reg[9]/C
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  vga/vcnt_reg[9]/Q
                         net (fo=4, routed)           0.161     0.328    vga/vcnt[9]
    SLICE_X6Y132         LUT6 (Prop_lut6_I4_O)        0.045     0.373 r  vga/vcnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.373    vga/vcnt_1[9]
    SLICE_X6Y132         FDCE                                         r  vga/vcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vcnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/vcnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.210ns (52.839%)  route 0.187ns (47.161%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/vcnt_reg[0]/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.167     0.167 f  vga/vcnt_reg[0]/Q
                         net (fo=10, routed)          0.187     0.354    vga/vcnt[0]
    SLICE_X6Y134         LUT1 (Prop_lut1_I0_O)        0.043     0.397 r  vga/vcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.397    vga/vcnt_1[0]
    SLICE_X6Y134         FDCE                                         r  vga/vcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vcnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/vcnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.210ns (51.410%)  route 0.198ns (48.590%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDCE                         0.000     0.000 r  vga/vcnt_reg[6]/C
    SLICE_X6Y131         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  vga/vcnt_reg[6]/Q
                         net (fo=7, routed)           0.198     0.365    vga/vcnt[6]
    SLICE_X6Y131         LUT5 (Prop_lut5_I3_O)        0.043     0.408 r  vga/vcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.408    vga/vcnt_1[7]
    SLICE_X6Y131         FDCE                                         r  vga/vcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vcnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/vcnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.212ns (51.647%)  route 0.198ns (48.353%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDCE                         0.000     0.000 r  vga/vcnt_reg[6]/C
    SLICE_X6Y131         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  vga/vcnt_reg[6]/Q
                         net (fo=7, routed)           0.198     0.365    vga/vcnt[6]
    SLICE_X6Y131         LUT4 (Prop_lut4_I3_O)        0.045     0.410 r  vga/vcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.410    vga/vcnt_1[6]
    SLICE_X6Y131         FDCE                                         r  vga/vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vcnt_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/vcnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.212ns (50.718%)  route 0.206ns (49.282%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/vcnt_reg[5]/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  vga/vcnt_reg[5]/Q
                         net (fo=8, routed)           0.206     0.373    vga/vcnt[5]
    SLICE_X6Y134         LUT6 (Prop_lut6_I5_O)        0.045     0.418 r  vga/vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.418    vga/vcnt_1[5]
    SLICE_X6Y134         FDCE                                         r  vga/vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/vcnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.212ns (45.312%)  route 0.256ns (54.688%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE                         0.000     0.000 r  vga/vcnt_reg[3]/C
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.167     0.167 f  vga/vcnt_reg[3]/Q
                         net (fo=10, routed)          0.256     0.423    vga/vcnt[3]
    SLICE_X6Y134         LUT5 (Prop_lut5_I1_O)        0.045     0.468 r  vga/vcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.468    vga/vcnt_1[1]
    SLICE_X6Y134         FDCE                                         r  vga/vcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/vcnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.216ns (45.775%)  route 0.256ns (54.225%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE                         0.000     0.000 r  vga/vcnt_reg[3]/C
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.167     0.167 f  vga/vcnt_reg[3]/Q
                         net (fo=10, routed)          0.256     0.423    vga/vcnt[3]
    SLICE_X6Y134         LUT5 (Prop_lut5_I0_O)        0.049     0.472 r  vga/vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.472    vga/vcnt_1[2]
    SLICE_X6Y134         FDCE                                         r  vga/vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vcnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/Vsync_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.212ns (44.779%)  route 0.261ns (55.221%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE                         0.000     0.000 r  vga/vcnt_reg[3]/C
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.167     0.167 f  vga/vcnt_reg[3]/Q
                         net (fo=10, routed)          0.261     0.428    vga/vcnt[3]
    SLICE_X6Y133         LUT1 (Prop_lut1_I0_O)        0.045     0.473 r  vga/Vsync_i_2/O
                         net (fo=1, routed)           0.000     0.473    vga/Vsync_i_2_n_0
    SLICE_X6Y133         FDCE                                         r  vga/Vsync_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Blue/pixel1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.507ns  (logic 13.202ns (43.275%)  route 17.305ns (56.725%))
  Logic Levels:           27  (CARRY4=15 LUT1=1 LUT2=9 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.233     1.233    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.801    -2.220    Blue/clk_out
    SLICE_X65Y36         FDCE                                         r  Blue/pixel1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.764 r  Blue/pixel1_reg[11]/Q
                         net (fo=2, routed)           1.009    -0.756    convBlue/pixel_out3_carry_i_4__1[11]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500    -0.256 r  convBlue/pixel_out11_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.256    Blue/CO[0]
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    -0.002 r  Blue/pixel_out11__7_carry_i_2__1/CO[0]
                         net (fo=2, routed)           0.645     0.643    convBlue/S[0]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.791     1.434 r  convBlue/pixel_out11__7_carry/O[1]
                         net (fo=1, routed)           0.957     2.391    Blue/pixel_out3_carry__0_1[1]
    SLICE_X58Y47         LUT2 (Prop_lut2_I1_O)        0.303     2.694 r  Blue/pixel_out3_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     2.694    convBlue/pixel_out3__25_carry__0_i_4__1_3[1]
    SLICE_X58Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.924 r  convBlue/pixel_out3_carry__0/O[1]
                         net (fo=1, routed)           0.953     3.878    Blue/pixel_out3__25_carry__0_0[1]
    SLICE_X59Y44         LUT2 (Prop_lut2_I1_O)        0.306     4.184 r  Blue/pixel_out3__25_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     4.184    convBlue/pixel_out3__55_carry__0_i_4__1_2[1]
    SLICE_X59Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.411 r  convBlue/pixel_out3__25_carry__0/O[1]
                         net (fo=1, routed)           0.799     5.209    Blue/pixel_out3__55_carry__0_1[1]
    SLICE_X58Y44         LUT2 (Prop_lut2_I1_O)        0.303     5.512 r  Blue/pixel_out3__55_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     5.512    convBlue/pixel_out3__88_carry__0_i_4__1_1[1]
    SLICE_X58Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     5.742 r  convBlue/pixel_out3__55_carry__0/O[1]
                         net (fo=1, routed)           1.021     6.764    Blue/pixel_out3__88_carry__0_0[1]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.306     7.070 r  Blue/pixel_out3__88_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     7.070    convBlue/pixel_out3__124_carry_i_3__1_0[1]
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.650 r  convBlue/pixel_out3__88_carry__0/O[2]
                         net (fo=1, routed)           0.959     8.608    convBlue/pixel_out3__88_carry__0_n_5
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.302     8.910 r  convBlue/pixel_out3__124_carry_i_1__1/O
                         net (fo=1, routed)           0.000     8.910    convBlue/pixel_out3__124_carry_i_1__1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.311 r  convBlue/pixel_out3__124_carry/CO[3]
                         net (fo=1, routed)           0.000     9.311    convBlue/pixel_out3__124_carry_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.645 r  convBlue/pixel_out3__124_carry__0/O[1]
                         net (fo=3, routed)           0.825    10.470    convBlue/pixel_out3__124_carry__0_n_6
    SLICE_X50Y48         LUT2 (Prop_lut2_I0_O)        0.303    10.773 r  convBlue/pixel_out3__152_carry__1_i_4__1/O
                         net (fo=1, routed)           0.000    10.773    convBlue/pixel_out3__152_carry__1_i_4__1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.200 r  convBlue/pixel_out3__152_carry__1/O[1]
                         net (fo=3, routed)           0.836    12.036    convBlue/pixel_out3__152_carry__1_n_6
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.306    12.342 r  convBlue/pixel_out3__189_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    12.342    convBlue/pixel_out3__189_carry__1_i_3__1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.982 r  convBlue/pixel_out3__189_carry__1/O[3]
                         net (fo=2, routed)           0.882    13.864    convBlue/C__1[11]
    SLICE_X53Y48         LUT2 (Prop_lut2_I1_O)        0.306    14.170 r  convBlue/pixel_out3__226_carry__1_i_1__1/O
                         net (fo=1, routed)           0.000    14.170    convBlue/pixel_out3__226_carry__1_i_1__1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.418 f  convBlue/pixel_out3__226_carry__1/O[3]
                         net (fo=1, routed)           0.937    15.354    convBlue/pixel_out3__226_carry__1_n_4
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.306    15.660 r  convBlue/VGA_B_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    15.660    convBlue/VGA_B_OBUF[3]_inst_i_10_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.910 f  convBlue/VGA_B_OBUF[3]_inst_i_3/O[2]
                         net (fo=2, routed)           0.820    16.731    convBlue/VGA_B_OBUF[3]_inst_i_3_n_5
    SLICE_X55Y48         LUT2 (Prop_lut2_I1_O)        0.301    17.032 r  convBlue/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    17.032    convBlue/i__carry_i_5__1_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.433 r  convBlue/pixel_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.433    convBlue/pixel_out1_inferred__0/i__carry_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.704 r  convBlue/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.668    18.372    convBlue/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X56Y48         LUT5 (Prop_lut5_I4_O)        0.373    18.745 r  convBlue/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.995    24.740    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    28.287 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.287    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Blue/pixel1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.480ns  (logic 13.178ns (43.236%)  route 17.302ns (56.764%))
  Logic Levels:           27  (CARRY4=15 LUT1=1 LUT2=9 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.233     1.233    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.801    -2.220    Blue/clk_out
    SLICE_X65Y36         FDCE                                         r  Blue/pixel1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.764 r  Blue/pixel1_reg[11]/Q
                         net (fo=2, routed)           1.009    -0.756    convBlue/pixel_out3_carry_i_4__1[11]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500    -0.256 r  convBlue/pixel_out11_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.256    Blue/CO[0]
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    -0.002 r  Blue/pixel_out11__7_carry_i_2__1/CO[0]
                         net (fo=2, routed)           0.645     0.643    convBlue/S[0]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.791     1.434 r  convBlue/pixel_out11__7_carry/O[1]
                         net (fo=1, routed)           0.957     2.391    Blue/pixel_out3_carry__0_1[1]
    SLICE_X58Y47         LUT2 (Prop_lut2_I1_O)        0.303     2.694 r  Blue/pixel_out3_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     2.694    convBlue/pixel_out3__25_carry__0_i_4__1_3[1]
    SLICE_X58Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.924 r  convBlue/pixel_out3_carry__0/O[1]
                         net (fo=1, routed)           0.953     3.878    Blue/pixel_out3__25_carry__0_0[1]
    SLICE_X59Y44         LUT2 (Prop_lut2_I1_O)        0.306     4.184 r  Blue/pixel_out3__25_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     4.184    convBlue/pixel_out3__55_carry__0_i_4__1_2[1]
    SLICE_X59Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.411 r  convBlue/pixel_out3__25_carry__0/O[1]
                         net (fo=1, routed)           0.799     5.209    Blue/pixel_out3__55_carry__0_1[1]
    SLICE_X58Y44         LUT2 (Prop_lut2_I1_O)        0.303     5.512 r  Blue/pixel_out3__55_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     5.512    convBlue/pixel_out3__88_carry__0_i_4__1_1[1]
    SLICE_X58Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     5.742 r  convBlue/pixel_out3__55_carry__0/O[1]
                         net (fo=1, routed)           1.021     6.764    Blue/pixel_out3__88_carry__0_0[1]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.306     7.070 r  Blue/pixel_out3__88_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     7.070    convBlue/pixel_out3__124_carry_i_3__1_0[1]
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.650 r  convBlue/pixel_out3__88_carry__0/O[2]
                         net (fo=1, routed)           0.959     8.608    convBlue/pixel_out3__88_carry__0_n_5
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.302     8.910 r  convBlue/pixel_out3__124_carry_i_1__1/O
                         net (fo=1, routed)           0.000     8.910    convBlue/pixel_out3__124_carry_i_1__1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.311 r  convBlue/pixel_out3__124_carry/CO[3]
                         net (fo=1, routed)           0.000     9.311    convBlue/pixel_out3__124_carry_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.645 r  convBlue/pixel_out3__124_carry__0/O[1]
                         net (fo=3, routed)           0.825    10.470    convBlue/pixel_out3__124_carry__0_n_6
    SLICE_X50Y48         LUT2 (Prop_lut2_I0_O)        0.303    10.773 r  convBlue/pixel_out3__152_carry__1_i_4__1/O
                         net (fo=1, routed)           0.000    10.773    convBlue/pixel_out3__152_carry__1_i_4__1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.200 r  convBlue/pixel_out3__152_carry__1/O[1]
                         net (fo=3, routed)           0.836    12.036    convBlue/pixel_out3__152_carry__1_n_6
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.306    12.342 r  convBlue/pixel_out3__189_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    12.342    convBlue/pixel_out3__189_carry__1_i_3__1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.982 r  convBlue/pixel_out3__189_carry__1/O[3]
                         net (fo=2, routed)           0.882    13.864    convBlue/C__1[11]
    SLICE_X53Y48         LUT2 (Prop_lut2_I1_O)        0.306    14.170 r  convBlue/pixel_out3__226_carry__1_i_1__1/O
                         net (fo=1, routed)           0.000    14.170    convBlue/pixel_out3__226_carry__1_i_1__1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.418 f  convBlue/pixel_out3__226_carry__1/O[3]
                         net (fo=1, routed)           0.937    15.354    convBlue/pixel_out3__226_carry__1_n_4
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.306    15.660 r  convBlue/VGA_B_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    15.660    convBlue/VGA_B_OBUF[3]_inst_i_10_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.910 f  convBlue/VGA_B_OBUF[3]_inst_i_3/O[2]
                         net (fo=2, routed)           0.820    16.731    convBlue/VGA_B_OBUF[3]_inst_i_3_n_5
    SLICE_X55Y48         LUT2 (Prop_lut2_I1_O)        0.301    17.032 r  convBlue/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    17.032    convBlue/i__carry_i_5__1_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.433 r  convBlue/pixel_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.433    convBlue/pixel_out1_inferred__0/i__carry_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.704 r  convBlue/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.858    18.562    convBlue/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X57Y48         LUT5 (Prop_lut5_I4_O)        0.373    18.935 r  convBlue/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.802    24.736    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    28.260 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.260    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Blue/pixel1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.277ns  (logic 13.206ns (43.618%)  route 17.071ns (56.382%))
  Logic Levels:           27  (CARRY4=15 LUT1=1 LUT2=9 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.233     1.233    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.801    -2.220    Blue/clk_out
    SLICE_X65Y36         FDCE                                         r  Blue/pixel1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.764 r  Blue/pixel1_reg[11]/Q
                         net (fo=2, routed)           1.009    -0.756    convBlue/pixel_out3_carry_i_4__1[11]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500    -0.256 r  convBlue/pixel_out11_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.256    Blue/CO[0]
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    -0.002 r  Blue/pixel_out11__7_carry_i_2__1/CO[0]
                         net (fo=2, routed)           0.645     0.643    convBlue/S[0]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.791     1.434 r  convBlue/pixel_out11__7_carry/O[1]
                         net (fo=1, routed)           0.957     2.391    Blue/pixel_out3_carry__0_1[1]
    SLICE_X58Y47         LUT2 (Prop_lut2_I1_O)        0.303     2.694 r  Blue/pixel_out3_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     2.694    convBlue/pixel_out3__25_carry__0_i_4__1_3[1]
    SLICE_X58Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.924 r  convBlue/pixel_out3_carry__0/O[1]
                         net (fo=1, routed)           0.953     3.878    Blue/pixel_out3__25_carry__0_0[1]
    SLICE_X59Y44         LUT2 (Prop_lut2_I1_O)        0.306     4.184 r  Blue/pixel_out3__25_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     4.184    convBlue/pixel_out3__55_carry__0_i_4__1_2[1]
    SLICE_X59Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.411 r  convBlue/pixel_out3__25_carry__0/O[1]
                         net (fo=1, routed)           0.799     5.209    Blue/pixel_out3__55_carry__0_1[1]
    SLICE_X58Y44         LUT2 (Prop_lut2_I1_O)        0.303     5.512 r  Blue/pixel_out3__55_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     5.512    convBlue/pixel_out3__88_carry__0_i_4__1_1[1]
    SLICE_X58Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     5.742 r  convBlue/pixel_out3__55_carry__0/O[1]
                         net (fo=1, routed)           1.021     6.764    Blue/pixel_out3__88_carry__0_0[1]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.306     7.070 r  Blue/pixel_out3__88_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     7.070    convBlue/pixel_out3__124_carry_i_3__1_0[1]
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.650 r  convBlue/pixel_out3__88_carry__0/O[2]
                         net (fo=1, routed)           0.959     8.608    convBlue/pixel_out3__88_carry__0_n_5
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.302     8.910 r  convBlue/pixel_out3__124_carry_i_1__1/O
                         net (fo=1, routed)           0.000     8.910    convBlue/pixel_out3__124_carry_i_1__1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.311 r  convBlue/pixel_out3__124_carry/CO[3]
                         net (fo=1, routed)           0.000     9.311    convBlue/pixel_out3__124_carry_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.645 r  convBlue/pixel_out3__124_carry__0/O[1]
                         net (fo=3, routed)           0.825    10.470    convBlue/pixel_out3__124_carry__0_n_6
    SLICE_X50Y48         LUT2 (Prop_lut2_I0_O)        0.303    10.773 r  convBlue/pixel_out3__152_carry__1_i_4__1/O
                         net (fo=1, routed)           0.000    10.773    convBlue/pixel_out3__152_carry__1_i_4__1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.200 r  convBlue/pixel_out3__152_carry__1/O[1]
                         net (fo=3, routed)           0.836    12.036    convBlue/pixel_out3__152_carry__1_n_6
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.306    12.342 r  convBlue/pixel_out3__189_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    12.342    convBlue/pixel_out3__189_carry__1_i_3__1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.982 r  convBlue/pixel_out3__189_carry__1/O[3]
                         net (fo=2, routed)           0.882    13.864    convBlue/C__1[11]
    SLICE_X53Y48         LUT2 (Prop_lut2_I1_O)        0.306    14.170 r  convBlue/pixel_out3__226_carry__1_i_1__1/O
                         net (fo=1, routed)           0.000    14.170    convBlue/pixel_out3__226_carry__1_i_1__1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.418 f  convBlue/pixel_out3__226_carry__1/O[3]
                         net (fo=1, routed)           0.937    15.354    convBlue/pixel_out3__226_carry__1_n_4
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.306    15.660 r  convBlue/VGA_B_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    15.660    convBlue/VGA_B_OBUF[3]_inst_i_10_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.910 f  convBlue/VGA_B_OBUF[3]_inst_i_3/O[2]
                         net (fo=2, routed)           0.820    16.731    convBlue/VGA_B_OBUF[3]_inst_i_3_n_5
    SLICE_X55Y48         LUT2 (Prop_lut2_I1_O)        0.301    17.032 r  convBlue/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    17.032    convBlue/i__carry_i_5__1_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.433 r  convBlue/pixel_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.433    convBlue/pixel_out1_inferred__0/i__carry_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.704 r  convBlue/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.821    18.524    convBlue/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X57Y49         LUT5 (Prop_lut5_I4_O)        0.373    18.897 r  convBlue/VGA_B_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.608    24.506    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    28.057 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    28.057    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Blue/pixel1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.706ns  (logic 13.207ns (44.457%)  route 16.500ns (55.543%))
  Logic Levels:           27  (CARRY4=15 LUT1=1 LUT2=9 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.233     1.233    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.801    -2.220    Blue/clk_out
    SLICE_X65Y36         FDCE                                         r  Blue/pixel1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.764 r  Blue/pixel1_reg[11]/Q
                         net (fo=2, routed)           1.009    -0.756    convBlue/pixel_out3_carry_i_4__1[11]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500    -0.256 r  convBlue/pixel_out11_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.256    Blue/CO[0]
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    -0.002 r  Blue/pixel_out11__7_carry_i_2__1/CO[0]
                         net (fo=2, routed)           0.645     0.643    convBlue/S[0]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.791     1.434 r  convBlue/pixel_out11__7_carry/O[1]
                         net (fo=1, routed)           0.957     2.391    Blue/pixel_out3_carry__0_1[1]
    SLICE_X58Y47         LUT2 (Prop_lut2_I1_O)        0.303     2.694 r  Blue/pixel_out3_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     2.694    convBlue/pixel_out3__25_carry__0_i_4__1_3[1]
    SLICE_X58Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     2.924 r  convBlue/pixel_out3_carry__0/O[1]
                         net (fo=1, routed)           0.953     3.878    Blue/pixel_out3__25_carry__0_0[1]
    SLICE_X59Y44         LUT2 (Prop_lut2_I1_O)        0.306     4.184 r  Blue/pixel_out3__25_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     4.184    convBlue/pixel_out3__55_carry__0_i_4__1_2[1]
    SLICE_X59Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.411 r  convBlue/pixel_out3__25_carry__0/O[1]
                         net (fo=1, routed)           0.799     5.209    Blue/pixel_out3__55_carry__0_1[1]
    SLICE_X58Y44         LUT2 (Prop_lut2_I1_O)        0.303     5.512 r  Blue/pixel_out3__55_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     5.512    convBlue/pixel_out3__88_carry__0_i_4__1_1[1]
    SLICE_X58Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     5.742 r  convBlue/pixel_out3__55_carry__0/O[1]
                         net (fo=1, routed)           1.021     6.764    Blue/pixel_out3__88_carry__0_0[1]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.306     7.070 r  Blue/pixel_out3__88_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     7.070    convBlue/pixel_out3__124_carry_i_3__1_0[1]
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.650 r  convBlue/pixel_out3__88_carry__0/O[2]
                         net (fo=1, routed)           0.959     8.608    convBlue/pixel_out3__88_carry__0_n_5
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.302     8.910 r  convBlue/pixel_out3__124_carry_i_1__1/O
                         net (fo=1, routed)           0.000     8.910    convBlue/pixel_out3__124_carry_i_1__1_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.311 r  convBlue/pixel_out3__124_carry/CO[3]
                         net (fo=1, routed)           0.000     9.311    convBlue/pixel_out3__124_carry_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.645 r  convBlue/pixel_out3__124_carry__0/O[1]
                         net (fo=3, routed)           0.825    10.470    convBlue/pixel_out3__124_carry__0_n_6
    SLICE_X50Y48         LUT2 (Prop_lut2_I0_O)        0.303    10.773 r  convBlue/pixel_out3__152_carry__1_i_4__1/O
                         net (fo=1, routed)           0.000    10.773    convBlue/pixel_out3__152_carry__1_i_4__1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.200 r  convBlue/pixel_out3__152_carry__1/O[1]
                         net (fo=3, routed)           0.836    12.036    convBlue/pixel_out3__152_carry__1_n_6
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.306    12.342 r  convBlue/pixel_out3__189_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000    12.342    convBlue/pixel_out3__189_carry__1_i_3__1_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.982 r  convBlue/pixel_out3__189_carry__1/O[3]
                         net (fo=2, routed)           0.882    13.864    convBlue/C__1[11]
    SLICE_X53Y48         LUT2 (Prop_lut2_I1_O)        0.306    14.170 r  convBlue/pixel_out3__226_carry__1_i_1__1/O
                         net (fo=1, routed)           0.000    14.170    convBlue/pixel_out3__226_carry__1_i_1__1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.418 f  convBlue/pixel_out3__226_carry__1/O[3]
                         net (fo=1, routed)           0.937    15.354    convBlue/pixel_out3__226_carry__1_n_4
    SLICE_X54Y50         LUT1 (Prop_lut1_I0_O)        0.306    15.660 r  convBlue/VGA_B_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    15.660    convBlue/VGA_B_OBUF[3]_inst_i_10_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    15.910 f  convBlue/VGA_B_OBUF[3]_inst_i_3/O[2]
                         net (fo=2, routed)           0.820    16.731    convBlue/VGA_B_OBUF[3]_inst_i_3_n_5
    SLICE_X55Y48         LUT2 (Prop_lut2_I1_O)        0.301    17.032 r  convBlue/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    17.032    convBlue/i__carry_i_5__1_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.433 r  convBlue/pixel_out1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.433    convBlue/pixel_out1_inferred__0/i__carry_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.704 r  convBlue/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.860    18.564    convBlue/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X57Y48         LUT5 (Prop_lut5_I4_O)        0.373    18.937 r  convBlue/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.998    23.934    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    27.486 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.486    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Red/pixel3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.059ns  (logic 13.646ns (46.958%)  route 15.414ns (53.042%))
  Logic Levels:           27  (CARRY4=15 LUT1=2 LUT2=8 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.233     1.233    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.791    -2.230    Red/clk_out
    SLICE_X57Y159        FDCE                                         r  Red/pixel3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.456    -1.774 r  Red/pixel3_reg[1]/Q
                         net (fo=2, routed)           0.823    -0.951    convRed/pixel_out3__55_carry_i_4[1]
    SLICE_X48Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.277 r  convRed/pixel_out4_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.277    Red/pixel_out4__7_carry_0[0]
    SLICE_X48Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.006 r  Red/pixel_out4__7_carry_i_2/CO[0]
                         net (fo=2, routed)           0.739     0.733    convRed/pixel_out3_carry__0_i_6_1[0]
    SLICE_X46Y158        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.800     1.533 r  convRed/pixel_out4__7_carry/O[1]
                         net (fo=2, routed)           0.676     2.209    Red/pixel_out4[4]
    SLICE_X45Y158        LUT2 (Prop_lut2_I0_O)        0.306     2.515 r  Red/pixel_out3_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.515    convRed/pixel_out3__25_carry__0_i_4_3[1]
    SLICE_X45Y158        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.095 r  convRed/pixel_out3_carry__0/O[2]
                         net (fo=2, routed)           0.964     4.059    Red/pixel_out3__25_carry__0_0[2]
    SLICE_X45Y161        LUT2 (Prop_lut2_I1_O)        0.302     4.361 r  Red/pixel_out3__25_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.361    convRed/pixel_out3__55_carry__0_i_4_2[2]
    SLICE_X45Y161        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.609 r  convRed/pixel_out3__25_carry__0/O[2]
                         net (fo=2, routed)           0.817     5.425    Red/pixel_out3__55_carry__0_0[2]
    SLICE_X44Y161        LUT2 (Prop_lut2_I1_O)        0.302     5.727 r  Red/pixel_out3__55_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.727    convRed/pixel_out3__88_carry__0_i_4_1[2]
    SLICE_X44Y161        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.975 r  convRed/pixel_out3__55_carry__0/O[2]
                         net (fo=2, routed)           0.976     6.952    Red/pixel_out3__88_carry__0[2]
    SLICE_X40Y162        LUT2 (Prop_lut2_I1_O)        0.302     7.254 r  Red/pixel_out3__88_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.254    convRed/pixel_out3__124_carry_i_3_0[2]
    SLICE_X40Y162        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.502 r  convRed/pixel_out3__88_carry__0/O[2]
                         net (fo=1, routed)           0.809     8.310    convRed/pixel_out3__88_carry__0_n_5
    SLICE_X39Y162        LUT2 (Prop_lut2_I1_O)        0.302     8.612 r  convRed/pixel_out3__124_carry_i_1/O
                         net (fo=1, routed)           0.000     8.612    convRed/pixel_out3__124_carry_i_1_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.013 r  convRed/pixel_out3__124_carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    convRed/pixel_out3__124_carry_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.235 r  convRed/pixel_out3__124_carry__0/O[0]
                         net (fo=2, routed)           0.618     9.853    Red/pixel_out3__152_carry__0_2[0]
    SLICE_X36Y162        LUT2 (Prop_lut2_I1_O)        0.299    10.152 r  Red/pixel_out3__152_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.152    convRed/pixel_out3__189_carry__0_i_4_2[3]
    SLICE_X36Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.553 r  convRed/pixel_out3__152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.553    convRed/pixel_out3__152_carry__0_n_0
    SLICE_X36Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.887 r  convRed/pixel_out3__152_carry__1/O[1]
                         net (fo=3, routed)           0.834    11.722    convRed/pixel_out3__152_carry__1_n_6
    SLICE_X37Y162        LUT2 (Prop_lut2_I1_O)        0.303    12.025 r  convRed/pixel_out3__189_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.025    convRed/pixel_out3__189_carry__1_i_3_n_0
    SLICE_X37Y162        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.252 r  convRed/pixel_out3__189_carry__1/O[1]
                         net (fo=3, routed)           1.533    13.785    convRed/C[9]
    SLICE_X36Y159        LUT2 (Prop_lut2_I1_O)        0.303    14.088 r  convRed/pixel_out3__226_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.088    convRed/pixel_out3__226_carry__1_i_3_n_0
    SLICE_X36Y159        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.668 f  convRed/pixel_out3__226_carry__1/O[2]
                         net (fo=1, routed)           0.795    15.462    convRed/pixel_out3[10]
    SLICE_X41Y160        LUT1 (Prop_lut1_I0_O)        0.302    15.764 r  convRed/VGA_R_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000    15.764    convRed/p_0_in[10]
    SLICE_X41Y160        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.404 f  convRed/VGA_R_OBUF[3]_inst_i_3/O[3]
                         net (fo=5, routed)           0.658    17.062    convRed/VGA_R_OBUF[3]_inst_i_3_n_4
    SLICE_X43Y160        LUT1 (Prop_lut1_I0_O)        0.306    17.368 r  convRed/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.368    convRed/i__carry__0_i_1_n_0
    SLICE_X43Y160        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.732 r  convRed/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           1.330    19.063    convRed/pixel_out10_in
    SLICE_X44Y156        LUT5 (Prop_lut5_I4_O)        0.373    19.436 r  convRed/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.842    23.277    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    26.829 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.829    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Red/pixel3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.861ns  (logic 13.642ns (47.269%)  route 15.219ns (52.731%))
  Logic Levels:           27  (CARRY4=15 LUT1=2 LUT2=8 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.233     1.233    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.791    -2.230    Red/clk_out
    SLICE_X57Y159        FDCE                                         r  Red/pixel3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.456    -1.774 r  Red/pixel3_reg[1]/Q
                         net (fo=2, routed)           0.823    -0.951    convRed/pixel_out3__55_carry_i_4[1]
    SLICE_X48Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.277 r  convRed/pixel_out4_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.277    Red/pixel_out4__7_carry_0[0]
    SLICE_X48Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.006 r  Red/pixel_out4__7_carry_i_2/CO[0]
                         net (fo=2, routed)           0.739     0.733    convRed/pixel_out3_carry__0_i_6_1[0]
    SLICE_X46Y158        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.800     1.533 r  convRed/pixel_out4__7_carry/O[1]
                         net (fo=2, routed)           0.676     2.209    Red/pixel_out4[4]
    SLICE_X45Y158        LUT2 (Prop_lut2_I0_O)        0.306     2.515 r  Red/pixel_out3_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.515    convRed/pixel_out3__25_carry__0_i_4_3[1]
    SLICE_X45Y158        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.095 r  convRed/pixel_out3_carry__0/O[2]
                         net (fo=2, routed)           0.964     4.059    Red/pixel_out3__25_carry__0_0[2]
    SLICE_X45Y161        LUT2 (Prop_lut2_I1_O)        0.302     4.361 r  Red/pixel_out3__25_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.361    convRed/pixel_out3__55_carry__0_i_4_2[2]
    SLICE_X45Y161        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.609 r  convRed/pixel_out3__25_carry__0/O[2]
                         net (fo=2, routed)           0.817     5.425    Red/pixel_out3__55_carry__0_0[2]
    SLICE_X44Y161        LUT2 (Prop_lut2_I1_O)        0.302     5.727 r  Red/pixel_out3__55_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.727    convRed/pixel_out3__88_carry__0_i_4_1[2]
    SLICE_X44Y161        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.975 r  convRed/pixel_out3__55_carry__0/O[2]
                         net (fo=2, routed)           0.976     6.952    Red/pixel_out3__88_carry__0[2]
    SLICE_X40Y162        LUT2 (Prop_lut2_I1_O)        0.302     7.254 r  Red/pixel_out3__88_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.254    convRed/pixel_out3__124_carry_i_3_0[2]
    SLICE_X40Y162        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.502 r  convRed/pixel_out3__88_carry__0/O[2]
                         net (fo=1, routed)           0.809     8.310    convRed/pixel_out3__88_carry__0_n_5
    SLICE_X39Y162        LUT2 (Prop_lut2_I1_O)        0.302     8.612 r  convRed/pixel_out3__124_carry_i_1/O
                         net (fo=1, routed)           0.000     8.612    convRed/pixel_out3__124_carry_i_1_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.013 r  convRed/pixel_out3__124_carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    convRed/pixel_out3__124_carry_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.235 r  convRed/pixel_out3__124_carry__0/O[0]
                         net (fo=2, routed)           0.618     9.853    Red/pixel_out3__152_carry__0_2[0]
    SLICE_X36Y162        LUT2 (Prop_lut2_I1_O)        0.299    10.152 r  Red/pixel_out3__152_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.152    convRed/pixel_out3__189_carry__0_i_4_2[3]
    SLICE_X36Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.553 r  convRed/pixel_out3__152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.553    convRed/pixel_out3__152_carry__0_n_0
    SLICE_X36Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.887 r  convRed/pixel_out3__152_carry__1/O[1]
                         net (fo=3, routed)           0.834    11.722    convRed/pixel_out3__152_carry__1_n_6
    SLICE_X37Y162        LUT2 (Prop_lut2_I1_O)        0.303    12.025 r  convRed/pixel_out3__189_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.025    convRed/pixel_out3__189_carry__1_i_3_n_0
    SLICE_X37Y162        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.252 r  convRed/pixel_out3__189_carry__1/O[1]
                         net (fo=3, routed)           1.533    13.785    convRed/C[9]
    SLICE_X36Y159        LUT2 (Prop_lut2_I1_O)        0.303    14.088 r  convRed/pixel_out3__226_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.088    convRed/pixel_out3__226_carry__1_i_3_n_0
    SLICE_X36Y159        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.668 f  convRed/pixel_out3__226_carry__1/O[2]
                         net (fo=1, routed)           0.795    15.462    convRed/pixel_out3[10]
    SLICE_X41Y160        LUT1 (Prop_lut1_I0_O)        0.302    15.764 r  convRed/VGA_R_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000    15.764    convRed/p_0_in[10]
    SLICE_X41Y160        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.404 f  convRed/VGA_R_OBUF[3]_inst_i_3/O[3]
                         net (fo=5, routed)           0.658    17.062    convRed/VGA_R_OBUF[3]_inst_i_3_n_4
    SLICE_X43Y160        LUT1 (Prop_lut1_I0_O)        0.306    17.368 r  convRed/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.368    convRed/i__carry__0_i_1_n_0
    SLICE_X43Y160        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.732 r  convRed/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           1.167    18.899    convRed/pixel_out10_in
    SLICE_X44Y156        LUT5 (Prop_lut5_I4_O)        0.373    19.272 r  convRed/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.810    23.082    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    26.631 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.631    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Red/pixel3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.848ns  (logic 13.844ns (47.989%)  route 15.004ns (52.011%))
  Logic Levels:           27  (CARRY4=15 LUT1=2 LUT2=8 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.233     1.233    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.791    -2.230    Red/clk_out
    SLICE_X57Y159        FDCE                                         r  Red/pixel3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.456    -1.774 r  Red/pixel3_reg[1]/Q
                         net (fo=2, routed)           0.823    -0.951    convRed/pixel_out3__55_carry_i_4[1]
    SLICE_X48Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.277 r  convRed/pixel_out4_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.277    Red/pixel_out4__7_carry_0[0]
    SLICE_X48Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.006 r  Red/pixel_out4__7_carry_i_2/CO[0]
                         net (fo=2, routed)           0.739     0.733    convRed/pixel_out3_carry__0_i_6_1[0]
    SLICE_X46Y158        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.800     1.533 r  convRed/pixel_out4__7_carry/O[1]
                         net (fo=2, routed)           0.676     2.209    Red/pixel_out4[4]
    SLICE_X45Y158        LUT2 (Prop_lut2_I0_O)        0.306     2.515 r  Red/pixel_out3_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.515    convRed/pixel_out3__25_carry__0_i_4_3[1]
    SLICE_X45Y158        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.095 r  convRed/pixel_out3_carry__0/O[2]
                         net (fo=2, routed)           0.964     4.059    Red/pixel_out3__25_carry__0_0[2]
    SLICE_X45Y161        LUT2 (Prop_lut2_I1_O)        0.302     4.361 r  Red/pixel_out3__25_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.361    convRed/pixel_out3__55_carry__0_i_4_2[2]
    SLICE_X45Y161        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.609 r  convRed/pixel_out3__25_carry__0/O[2]
                         net (fo=2, routed)           0.817     5.425    Red/pixel_out3__55_carry__0_0[2]
    SLICE_X44Y161        LUT2 (Prop_lut2_I1_O)        0.302     5.727 r  Red/pixel_out3__55_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.727    convRed/pixel_out3__88_carry__0_i_4_1[2]
    SLICE_X44Y161        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.975 r  convRed/pixel_out3__55_carry__0/O[2]
                         net (fo=2, routed)           0.976     6.952    Red/pixel_out3__88_carry__0[2]
    SLICE_X40Y162        LUT2 (Prop_lut2_I1_O)        0.302     7.254 r  Red/pixel_out3__88_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.254    convRed/pixel_out3__124_carry_i_3_0[2]
    SLICE_X40Y162        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.502 r  convRed/pixel_out3__88_carry__0/O[2]
                         net (fo=1, routed)           0.809     8.310    convRed/pixel_out3__88_carry__0_n_5
    SLICE_X39Y162        LUT2 (Prop_lut2_I1_O)        0.302     8.612 r  convRed/pixel_out3__124_carry_i_1/O
                         net (fo=1, routed)           0.000     8.612    convRed/pixel_out3__124_carry_i_1_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.013 r  convRed/pixel_out3__124_carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    convRed/pixel_out3__124_carry_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.235 r  convRed/pixel_out3__124_carry__0/O[0]
                         net (fo=2, routed)           0.618     9.853    Red/pixel_out3__152_carry__0_2[0]
    SLICE_X36Y162        LUT2 (Prop_lut2_I1_O)        0.299    10.152 r  Red/pixel_out3__152_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.152    convRed/pixel_out3__189_carry__0_i_4_2[3]
    SLICE_X36Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.553 r  convRed/pixel_out3__152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.553    convRed/pixel_out3__152_carry__0_n_0
    SLICE_X36Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.887 r  convRed/pixel_out3__152_carry__1/O[1]
                         net (fo=3, routed)           0.834    11.722    convRed/pixel_out3__152_carry__1_n_6
    SLICE_X37Y162        LUT2 (Prop_lut2_I1_O)        0.303    12.025 r  convRed/pixel_out3__189_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.025    convRed/pixel_out3__189_carry__1_i_3_n_0
    SLICE_X37Y162        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.252 r  convRed/pixel_out3__189_carry__1/O[1]
                         net (fo=3, routed)           1.533    13.785    convRed/C[9]
    SLICE_X36Y159        LUT2 (Prop_lut2_I1_O)        0.303    14.088 r  convRed/pixel_out3__226_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.088    convRed/pixel_out3__226_carry__1_i_3_n_0
    SLICE_X36Y159        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.668 f  convRed/pixel_out3__226_carry__1/O[2]
                         net (fo=1, routed)           0.795    15.462    convRed/pixel_out3[10]
    SLICE_X41Y160        LUT1 (Prop_lut1_I0_O)        0.302    15.764 r  convRed/VGA_R_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000    15.764    convRed/p_0_in[10]
    SLICE_X41Y160        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.404 f  convRed/VGA_R_OBUF[3]_inst_i_3/O[3]
                         net (fo=5, routed)           0.658    17.062    convRed/VGA_R_OBUF[3]_inst_i_3_n_4
    SLICE_X43Y160        LUT1 (Prop_lut1_I0_O)        0.306    17.368 r  convRed/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.368    convRed/i__carry__0_i_1_n_0
    SLICE_X43Y160        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.732 r  convRed/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.755    18.487    convRed/pixel_out10_in
    SLICE_X41Y156        LUT5 (Prop_lut5_I4_O)        0.367    18.854 r  convRed/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.007    22.861    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.756    26.617 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.617    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Red/pixel3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.408ns  (logic 13.629ns (47.976%)  route 14.779ns (52.024%))
  Logic Levels:           27  (CARRY4=15 LUT1=2 LUT2=8 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.233     1.233    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.791    -2.230    Red/clk_out
    SLICE_X57Y159        FDCE                                         r  Red/pixel3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y159        FDCE (Prop_fdce_C_Q)         0.456    -1.774 r  Red/pixel3_reg[1]/Q
                         net (fo=2, routed)           0.823    -0.951    convRed/pixel_out3__55_carry_i_4[1]
    SLICE_X48Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.277 r  convRed/pixel_out4_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.277    Red/pixel_out4__7_carry_0[0]
    SLICE_X48Y159        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    -0.006 r  Red/pixel_out4__7_carry_i_2/CO[0]
                         net (fo=2, routed)           0.739     0.733    convRed/pixel_out3_carry__0_i_6_1[0]
    SLICE_X46Y158        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.800     1.533 r  convRed/pixel_out4__7_carry/O[1]
                         net (fo=2, routed)           0.676     2.209    Red/pixel_out4[4]
    SLICE_X45Y158        LUT2 (Prop_lut2_I0_O)        0.306     2.515 r  Red/pixel_out3_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.515    convRed/pixel_out3__25_carry__0_i_4_3[1]
    SLICE_X45Y158        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.095 r  convRed/pixel_out3_carry__0/O[2]
                         net (fo=2, routed)           0.964     4.059    Red/pixel_out3__25_carry__0_0[2]
    SLICE_X45Y161        LUT2 (Prop_lut2_I1_O)        0.302     4.361 r  Red/pixel_out3__25_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.361    convRed/pixel_out3__55_carry__0_i_4_2[2]
    SLICE_X45Y161        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.609 r  convRed/pixel_out3__25_carry__0/O[2]
                         net (fo=2, routed)           0.817     5.425    Red/pixel_out3__55_carry__0_0[2]
    SLICE_X44Y161        LUT2 (Prop_lut2_I1_O)        0.302     5.727 r  Red/pixel_out3__55_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.727    convRed/pixel_out3__88_carry__0_i_4_1[2]
    SLICE_X44Y161        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.975 r  convRed/pixel_out3__55_carry__0/O[2]
                         net (fo=2, routed)           0.976     6.952    Red/pixel_out3__88_carry__0[2]
    SLICE_X40Y162        LUT2 (Prop_lut2_I1_O)        0.302     7.254 r  Red/pixel_out3__88_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.254    convRed/pixel_out3__124_carry_i_3_0[2]
    SLICE_X40Y162        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.502 r  convRed/pixel_out3__88_carry__0/O[2]
                         net (fo=1, routed)           0.809     8.310    convRed/pixel_out3__88_carry__0_n_5
    SLICE_X39Y162        LUT2 (Prop_lut2_I1_O)        0.302     8.612 r  convRed/pixel_out3__124_carry_i_1/O
                         net (fo=1, routed)           0.000     8.612    convRed/pixel_out3__124_carry_i_1_n_0
    SLICE_X39Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.013 r  convRed/pixel_out3__124_carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    convRed/pixel_out3__124_carry_n_0
    SLICE_X39Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.235 r  convRed/pixel_out3__124_carry__0/O[0]
                         net (fo=2, routed)           0.618     9.853    Red/pixel_out3__152_carry__0_2[0]
    SLICE_X36Y162        LUT2 (Prop_lut2_I1_O)        0.299    10.152 r  Red/pixel_out3__152_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.152    convRed/pixel_out3__189_carry__0_i_4_2[3]
    SLICE_X36Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.553 r  convRed/pixel_out3__152_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.553    convRed/pixel_out3__152_carry__0_n_0
    SLICE_X36Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.887 r  convRed/pixel_out3__152_carry__1/O[1]
                         net (fo=3, routed)           0.834    11.722    convRed/pixel_out3__152_carry__1_n_6
    SLICE_X37Y162        LUT2 (Prop_lut2_I1_O)        0.303    12.025 r  convRed/pixel_out3__189_carry__1_i_3/O
                         net (fo=1, routed)           0.000    12.025    convRed/pixel_out3__189_carry__1_i_3_n_0
    SLICE_X37Y162        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.252 r  convRed/pixel_out3__189_carry__1/O[1]
                         net (fo=3, routed)           1.533    13.785    convRed/C[9]
    SLICE_X36Y159        LUT2 (Prop_lut2_I1_O)        0.303    14.088 r  convRed/pixel_out3__226_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.088    convRed/pixel_out3__226_carry__1_i_3_n_0
    SLICE_X36Y159        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.668 f  convRed/pixel_out3__226_carry__1/O[2]
                         net (fo=1, routed)           0.795    15.462    convRed/pixel_out3[10]
    SLICE_X41Y160        LUT1 (Prop_lut1_I0_O)        0.302    15.764 r  convRed/VGA_R_OBUF[3]_inst_i_11/O
                         net (fo=1, routed)           0.000    15.764    convRed/p_0_in[10]
    SLICE_X41Y160        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.404 f  convRed/VGA_R_OBUF[3]_inst_i_3/O[3]
                         net (fo=5, routed)           0.658    17.062    convRed/VGA_R_OBUF[3]_inst_i_3_n_4
    SLICE_X43Y160        LUT1 (Prop_lut1_I0_O)        0.306    17.368 r  convRed/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.368    convRed/i__carry__0_i_1_n_0
    SLICE_X43Y160        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.732 r  convRed/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           1.159    18.891    convRed/pixel_out10_in
    SLICE_X44Y156        LUT5 (Prop_lut5_I4_O)        0.373    19.264 r  convRed/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.379    22.643    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    26.178 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.178    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Green/pixel1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.485ns  (logic 13.940ns (48.939%)  route 14.545ns (51.061%))
  Logic Levels:           28  (CARRY4=16 LUT1=2 LUT2=8 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.233     1.233    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.620    -2.402    Green/clk_out
    SLICE_X43Y102        FDCE                                         r  Green/pixel1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.946 r  Green/pixel1_reg[9]/Q
                         net (fo=2, routed)           1.004    -0.942    convGreen/pixel_out3_carry_i_4__0[9]
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.268 r  convGreen/pixel_out11_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.268    Green/CO[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.003 r  Green/pixel_out11__7_carry_i_2__0/CO[0]
                         net (fo=2, routed)           0.343     0.346    convGreen/S[0]
    SLICE_X46Y103        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.800     1.146 r  convGreen/pixel_out11__7_carry/O[1]
                         net (fo=1, routed)           0.812     1.958    Green/pixel_out3_carry__0_1[1]
    SLICE_X47Y102        LUT2 (Prop_lut2_I1_O)        0.306     2.264 r  Green/pixel_out3_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     2.264    convGreen/pixel_out3__25_carry__0_i_4__0_3[1]
    SLICE_X47Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.904 r  convGreen/pixel_out3_carry__0/O[3]
                         net (fo=2, routed)           0.824     3.729    Green/DI[3]
    SLICE_X48Y102        LUT2 (Prop_lut2_I1_O)        0.306     4.035 r  Green/pixel_out3__25_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     4.035    convGreen/pixel_out3__55_carry__0_i_4__0_2[3]
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.436 r  convGreen/pixel_out3__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.436    convGreen/pixel_out3__25_carry__0_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.770 r  convGreen/pixel_out3__25_carry__1/O[1]
                         net (fo=3, routed)           0.822     5.592    Green/pixel_out3__55_carry__1_0[2]
    SLICE_X49Y104        LUT2 (Prop_lut2_I1_O)        0.303     5.895 r  Green/pixel_out3__55_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     5.895    convGreen/pixel_out3__88_carry__1_i_3__0[1]
    SLICE_X49Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.475 r  convGreen/pixel_out3__55_carry__1/O[2]
                         net (fo=3, routed)           0.945     7.420    Green/pixel_out3__88_carry__1_0[3]
    SLICE_X49Y107        LUT2 (Prop_lut2_I1_O)        0.302     7.722 r  Green/pixel_out3__88_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     7.722    convGreen/pixel_out3__124_carry__0_i_2__0[2]
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.970 r  convGreen/pixel_out3__88_carry__1/O[2]
                         net (fo=3, routed)           0.832     8.803    Green/pixel_out3__124_carry__1_0[0]
    SLICE_X48Y108        LUT2 (Prop_lut2_I1_O)        0.302     9.105 r  Green/pixel_out3__124_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     9.105    convGreen/pixel_out3__152_carry__0_i_1__0[3]
    SLICE_X48Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.506 r  convGreen/pixel_out3__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.506    convGreen/pixel_out3__124_carry__0_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.728 r  convGreen/pixel_out3__124_carry__1/O[0]
                         net (fo=2, routed)           0.768    10.496    convGreen/pixel_out3__124_carry__1_i_2__0[0]
    SLICE_X46Y106        LUT2 (Prop_lut2_I1_O)        0.299    10.795 r  convGreen/pixel_out3__152_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    10.795    convGreen/pixel_out3__152_carry__1_i_1__0_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    11.050 r  convGreen/pixel_out3__152_carry__1/O[3]
                         net (fo=2, routed)           0.839    11.889    convGreen/pixel_out3__152_carry__1_n_4
    SLICE_X45Y106        LUT2 (Prop_lut2_I1_O)        0.307    12.196 r  convGreen/pixel_out3__189_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    12.196    convGreen/pixel_out3__189_carry__1_i_1__0_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.444 r  convGreen/pixel_out3__189_carry__1/O[3]
                         net (fo=2, routed)           0.824    13.268    convGreen/C__0[11]
    SLICE_X44Y107        LUT2 (Prop_lut2_I1_O)        0.306    13.574 r  convGreen/pixel_out3__226_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    13.574    convGreen/pixel_out3__226_carry__1_i_1__0_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.975 r  convGreen/pixel_out3__226_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.975    convGreen/pixel_out3__226_carry__1_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.197 f  convGreen/pixel_out3__226_carry__2/O[0]
                         net (fo=1, routed)           0.860    15.057    convGreen/pixel_out3__226_carry__2_n_7
    SLICE_X44Y104        LUT1 (Prop_lut1_I0_O)        0.299    15.356 r  convGreen/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000    15.356    convGreen/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.604 f  convGreen/VGA_G_OBUF[3]_inst_i_3/O[3]
                         net (fo=5, routed)           0.598    16.202    convGreen/VGA_G_OBUF[3]_inst_i_3_n_4
    SLICE_X43Y104        LUT1 (Prop_lut1_I0_O)        0.306    16.508 r  convGreen/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    16.508    convGreen/i__carry__0_i_1__0_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    16.872 r  convGreen/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           0.587    17.459    convGreen/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X43Y105        LUT5 (Prop_lut5_I4_O)        0.399    17.858 r  convGreen/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.485    22.343    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.740    26.083 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.083    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Green/pixel1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.435ns  (logic 13.720ns (48.251%)  route 14.715ns (51.749%))
  Logic Levels:           28  (CARRY4=16 LUT1=2 LUT2=8 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.233     1.233    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.620    -2.402    Green/clk_out
    SLICE_X43Y102        FDCE                                         r  Green/pixel1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDCE (Prop_fdce_C_Q)         0.456    -1.946 r  Green/pixel1_reg[9]/Q
                         net (fo=2, routed)           1.004    -0.942    convGreen/pixel_out3_carry_i_4__0[9]
    SLICE_X45Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.268 r  convGreen/pixel_out11_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.268    Green/CO[0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.003 r  Green/pixel_out11__7_carry_i_2__0/CO[0]
                         net (fo=2, routed)           0.343     0.346    convGreen/S[0]
    SLICE_X46Y103        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.800     1.146 r  convGreen/pixel_out11__7_carry/O[1]
                         net (fo=1, routed)           0.812     1.958    Green/pixel_out3_carry__0_1[1]
    SLICE_X47Y102        LUT2 (Prop_lut2_I1_O)        0.306     2.264 r  Green/pixel_out3_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     2.264    convGreen/pixel_out3__25_carry__0_i_4__0_3[1]
    SLICE_X47Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.904 r  convGreen/pixel_out3_carry__0/O[3]
                         net (fo=2, routed)           0.824     3.729    Green/DI[3]
    SLICE_X48Y102        LUT2 (Prop_lut2_I1_O)        0.306     4.035 r  Green/pixel_out3__25_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     4.035    convGreen/pixel_out3__55_carry__0_i_4__0_2[3]
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.436 r  convGreen/pixel_out3__25_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.436    convGreen/pixel_out3__25_carry__0_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.770 r  convGreen/pixel_out3__25_carry__1/O[1]
                         net (fo=3, routed)           0.822     5.592    Green/pixel_out3__55_carry__1_0[2]
    SLICE_X49Y104        LUT2 (Prop_lut2_I1_O)        0.303     5.895 r  Green/pixel_out3__55_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     5.895    convGreen/pixel_out3__88_carry__1_i_3__0[1]
    SLICE_X49Y104        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.475 r  convGreen/pixel_out3__55_carry__1/O[2]
                         net (fo=3, routed)           0.945     7.420    Green/pixel_out3__88_carry__1_0[3]
    SLICE_X49Y107        LUT2 (Prop_lut2_I1_O)        0.302     7.722 r  Green/pixel_out3__88_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     7.722    convGreen/pixel_out3__124_carry__0_i_2__0[2]
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.970 r  convGreen/pixel_out3__88_carry__1/O[2]
                         net (fo=3, routed)           0.832     8.803    Green/pixel_out3__124_carry__1_0[0]
    SLICE_X48Y108        LUT2 (Prop_lut2_I1_O)        0.302     9.105 r  Green/pixel_out3__124_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     9.105    convGreen/pixel_out3__152_carry__0_i_1__0[3]
    SLICE_X48Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.506 r  convGreen/pixel_out3__124_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.506    convGreen/pixel_out3__124_carry__0_n_0
    SLICE_X48Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.728 r  convGreen/pixel_out3__124_carry__1/O[0]
                         net (fo=2, routed)           0.768    10.496    convGreen/pixel_out3__124_carry__1_i_2__0[0]
    SLICE_X46Y106        LUT2 (Prop_lut2_I1_O)        0.299    10.795 r  convGreen/pixel_out3__152_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    10.795    convGreen/pixel_out3__152_carry__1_i_1__0_n_0
    SLICE_X46Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    11.050 r  convGreen/pixel_out3__152_carry__1/O[3]
                         net (fo=2, routed)           0.839    11.889    convGreen/pixel_out3__152_carry__1_n_4
    SLICE_X45Y106        LUT2 (Prop_lut2_I1_O)        0.307    12.196 r  convGreen/pixel_out3__189_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    12.196    convGreen/pixel_out3__189_carry__1_i_1__0_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.444 r  convGreen/pixel_out3__189_carry__1/O[3]
                         net (fo=2, routed)           0.824    13.268    convGreen/C__0[11]
    SLICE_X44Y107        LUT2 (Prop_lut2_I1_O)        0.306    13.574 r  convGreen/pixel_out3__226_carry__1_i_1__0/O
                         net (fo=1, routed)           0.000    13.574    convGreen/pixel_out3__226_carry__1_i_1__0_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.975 r  convGreen/pixel_out3__226_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.975    convGreen/pixel_out3__226_carry__1_n_0
    SLICE_X44Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.197 f  convGreen/pixel_out3__226_carry__2/O[0]
                         net (fo=1, routed)           0.860    15.057    convGreen/pixel_out3__226_carry__2_n_7
    SLICE_X44Y104        LUT1 (Prop_lut1_I0_O)        0.299    15.356 r  convGreen/VGA_G_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000    15.356    convGreen/VGA_G_OBUF[3]_inst_i_9_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    15.604 f  convGreen/VGA_G_OBUF[3]_inst_i_3/O[3]
                         net (fo=5, routed)           0.598    16.202    convGreen/VGA_G_OBUF[3]_inst_i_3_n_4
    SLICE_X43Y104        LUT1 (Prop_lut1_I0_O)        0.306    16.508 r  convGreen/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    16.508    convGreen/i__carry__0_i_1__0_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    16.872 r  convGreen/pixel_out1_inferred__0/i__carry__0/CO[0]
                         net (fo=4, routed)           1.151    18.023    convGreen/pixel_out1_inferred__0/i__carry__0_n_3
    SLICE_X54Y105        LUT5 (Prop_lut5_I4_O)        0.373    18.396 r  convGreen/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.091    22.487    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    26.033 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.033    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/Hsync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.406ns (69.810%)  route 0.608ns (30.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.440     0.440    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.592    -0.822    vga/clk_out
    SLICE_X0Y132         FDCE                                         r  vga/Hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDCE (Prop_fdce_C_Q)         0.141    -0.681 r  vga/Hsync_reg/Q
                         net (fo=14, routed)          0.608    -0.073    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     1.192 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     1.192    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Hact_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.716ns  (logic 1.445ns (38.883%)  route 2.271ns (61.117%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.440     0.440    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.592    -0.822    vga/clk_out
    SLICE_X2Y132         FDCE                                         r  vga/Hact_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.164    -0.658 r  vga/Hact_reg/Q
                         net (fo=33, routed)          1.081     0.424    convRed/VGA_R[0]_0
    SLICE_X44Y156        LUT5 (Prop_lut5_I1_O)        0.045     0.469 r  convRed/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.190     1.658    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     2.894 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.894    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Hact_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.878ns  (logic 1.461ns (37.679%)  route 2.417ns (62.321%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.440     0.440    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.592    -0.822    vga/clk_out
    SLICE_X2Y132         FDCE                                         r  vga/Hact_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.164    -0.658 r  vga/Hact_reg/Q
                         net (fo=33, routed)          1.022     0.364    convRed/VGA_R[0]_0
    SLICE_X44Y156        LUT5 (Prop_lut5_I1_O)        0.045     0.409 r  convRed/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.395     1.804    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     3.056 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.056    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Hact_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.919ns  (logic 1.458ns (37.203%)  route 2.461ns (62.797%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.440     0.440    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.592    -0.822    vga/clk_out
    SLICE_X2Y132         FDCE                                         r  vga/Hact_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.164    -0.658 r  vga/Hact_reg/Q
                         net (fo=33, routed)          1.092     0.434    convRed/VGA_R[0]_0
    SLICE_X44Y156        LUT5 (Prop_lut5_I1_O)        0.045     0.479 r  convRed/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.369     1.848    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     3.097 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.097    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Red/pixel1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.865ns  (logic 1.880ns (48.653%)  route 1.985ns (51.347%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.440     0.440    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.647    -0.766    Red/clk_out
    SLICE_X34Y154        FDCE                                         r  Red/pixel1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y154        FDCE (Prop_fdce_C_Q)         0.164    -0.602 r  Red/pixel1_reg[4]/Q
                         net (fo=1, routed)           0.162    -0.440    convRed/pixel_out3_carry_i_4[4]
    SLICE_X36Y155        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.325 r  convRed/pixel_out11_inferred__0/i__carry/O[0]
                         net (fo=2, routed)           0.131    -0.194    Red/pixel_out11[0]
    SLICE_X36Y157        LUT2 (Prop_lut2_I0_O)        0.107    -0.087 r  Red/pixel_out3__226_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.087    convRed/VGA_R_OBUF[0]_inst_i_1_0[0]
    SLICE_X36Y157        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.017 r  convRed/pixel_out3__226_carry/O[0]
                         net (fo=2, routed)           0.244     0.227    convRed/pixel_out3[0]
    SLICE_X41Y156        LUT5 (Prop_lut5_I2_O)        0.108     0.335 r  convRed/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.447     1.782    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.316     3.099 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.099    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Hact_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.133ns  (logic 1.454ns (35.185%)  route 2.679ns (64.815%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.440     0.440    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.592    -0.822    vga/clk_out
    SLICE_X2Y132         FDCE                                         r  vga/Hact_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.164    -0.658 r  vga/Hact_reg/Q
                         net (fo=33, routed)          1.228     0.570    convGreen/VGA_G[3]_0
    SLICE_X54Y105        LUT5 (Prop_lut5_I1_O)        0.045     0.615 r  convGreen/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.451     2.066    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     3.312 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.312    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Hact_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.138ns  (logic 1.456ns (35.193%)  route 2.682ns (64.807%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.440     0.440    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.592    -0.822    vga/clk_out
    SLICE_X2Y132         FDCE                                         r  vga/Hact_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.164    -0.658 r  vga/Hact_reg/Q
                         net (fo=33, routed)          1.141     0.483    convGreen/VGA_G[3]_0
    SLICE_X54Y105        LUT5 (Prop_lut5_I1_O)        0.045     0.528 r  convGreen/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.541     2.069    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     3.316 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.316    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Hact_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.147ns  (logic 1.456ns (35.112%)  route 2.691ns (64.888%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.440     0.440    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.592    -0.822    vga/clk_out
    SLICE_X2Y132         FDCE                                         r  vga/Hact_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.164    -0.658 r  vga/Hact_reg/Q
                         net (fo=33, routed)          1.143     0.485    convGreen/VGA_G[3]_0
    SLICE_X54Y105        LUT5 (Prop_lut5_I1_O)        0.045     0.530 r  convGreen/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.548     2.078    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     3.325 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.325    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/Hact_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.153ns  (logic 1.513ns (36.434%)  route 2.640ns (63.566%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.440     0.440    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.592    -0.822    vga/clk_out
    SLICE_X2Y132         FDCE                                         r  vga/Hact_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDCE (Prop_fdce_C_Q)         0.164    -0.658 r  vga/Hact_reg/Q
                         net (fo=33, routed)          0.961     0.304    convGreen/VGA_G[3]_0
    SLICE_X43Y105        LUT5 (Prop_lut5_I1_O)        0.048     0.352 r  convGreen/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.678     2.030    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.301     3.331 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.331    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Blue/pixel1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.585ns  (logic 2.104ns (45.891%)  route 2.481ns (54.109%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.440     0.440    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.632    -0.781    Blue/clk_out
    SLICE_X56Y47         FDCE                                         r  Blue/pixel1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.617 r  Blue/pixel1_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.450    convBlue/pixel_out3_carry_i_4__1[4]
    SLICE_X59Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.335 r  convBlue/pixel_out11_inferred__0/i__carry/O[0]
                         net (fo=2, routed)           0.209    -0.126    Blue/pixel_out3__226_carry[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I0_O)        0.107    -0.019 r  Blue/pixel_out3__226_carry_i_4__1/O
                         net (fo=1, routed)           0.000    -0.019    convBlue/VGA_B_OBUF[0]_inst_i_1_0[0]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.087 f  convBlue/pixel_out3__226_carry/O[1]
                         net (fo=1, routed)           0.242     0.329    convBlue/pixel_out3__226_carry_n_6
    SLICE_X54Y48         LUT1 (Prop_lut1_I0_O)        0.107     0.436 r  convBlue/VGA_B_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.000     0.436    convBlue/VGA_B_OBUF[3]_inst_i_8_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.581 r  convBlue/VGA_B_OBUF[3]_inst_i_2/O[2]
                         net (fo=1, routed)           0.116     0.698    convBlue/VGA_B_OBUF[3]_inst_i_2_n_5
    SLICE_X57Y48         LUT5 (Prop_lut5_I2_O)        0.108     0.806 r  convBlue/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.746     2.552    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     3.804 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.804    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     5.480    pll/inst/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.317 f  pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     2.861    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.890 f  pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     3.713    pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162     1.162    pll/inst/clk
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -6.162 r  pll/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -4.523    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -2.926    pll/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  pll/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.094ns  (logic 0.456ns (41.698%)  route 0.638ns (58.302%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)          5.591     7.072    clk_IBUF
    SLICE_X5Y134         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.456     7.528 f  reset_reg/Q
                         net (fo=9, routed)           0.638     8.166    vga/reset
    SLICE_X6Y132         FDCE                                         f  vga/vcnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.094ns  (logic 0.456ns (41.698%)  route 0.638ns (58.302%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)          5.591     7.072    clk_IBUF
    SLICE_X5Y134         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.456     7.528 f  reset_reg/Q
                         net (fo=9, routed)           0.638     8.166    vga/reset
    SLICE_X6Y132         FDCE                                         f  vga/vcnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.094ns  (logic 0.456ns (41.698%)  route 0.638ns (58.302%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)          5.591     7.072    clk_IBUF
    SLICE_X5Y134         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.456     7.528 f  reset_reg/Q
                         net (fo=9, routed)           0.638     8.166    vga/reset
    SLICE_X6Y132         FDCE                                         f  vga/vcnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Vact_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.002ns  (logic 0.456ns (45.523%)  route 0.546ns (54.477%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)          5.591     7.072    clk_IBUF
    SLICE_X5Y134         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.456     7.528 f  reset_reg/Q
                         net (fo=9, routed)           0.546     8.074    vga/reset
    SLICE_X6Y134         FDCE                                         f  vga/Vact_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.002ns  (logic 0.456ns (45.523%)  route 0.546ns (54.477%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)          5.591     7.072    clk_IBUF
    SLICE_X5Y134         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.456     7.528 f  reset_reg/Q
                         net (fo=9, routed)           0.546     8.074    vga/reset
    SLICE_X6Y134         FDCE                                         f  vga/vcnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.002ns  (logic 0.456ns (45.523%)  route 0.546ns (54.477%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)          5.591     7.072    clk_IBUF
    SLICE_X5Y134         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.456     7.528 f  reset_reg/Q
                         net (fo=9, routed)           0.546     8.074    vga/reset
    SLICE_X6Y134         FDCE                                         f  vga/vcnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.002ns  (logic 0.456ns (45.523%)  route 0.546ns (54.477%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)          5.591     7.072    clk_IBUF
    SLICE_X5Y134         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.456     7.528 f  reset_reg/Q
                         net (fo=9, routed)           0.546     8.074    vga/reset
    SLICE_X6Y134         FDCE                                         f  vga/vcnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.002ns  (logic 0.456ns (45.523%)  route 0.546ns (54.477%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)          5.591     7.072    clk_IBUF
    SLICE_X5Y134         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.456     7.528 f  reset_reg/Q
                         net (fo=9, routed)           0.546     8.074    vga/reset
    SLICE_X6Y134         FDCE                                         f  vga/vcnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Vsync_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.001ns  (logic 0.456ns (45.569%)  route 0.545ns (54.431%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)          5.591     7.072    clk_IBUF
    SLICE_X5Y134         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.456     7.528 f  reset_reg/Q
                         net (fo=9, routed)           0.545     8.073    vga/reset
    SLICE_X6Y133         FDCE                                         f  vga/Vsync_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.616ns  (logic 0.456ns (28.211%)  route 1.160ns (71.789%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=78, routed)          4.105     5.587    clk_IBUF
    SLICE_X28Y141        FDPE                                         r  reset_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDPE (Prop_fdpe_C_Q)         0.456     6.043 f  reset_reg_replica_2/Q
                         net (fo=91, routed)          1.160     7.203    vga/reset_repN_2_alias
    SLICE_X6Y131         FDCE                                         f  vga/vcnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.731ns  (logic 0.141ns (19.278%)  route 0.590ns (80.722%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.864     2.113    clk_IBUF
    SLICE_X28Y141        FDPE                                         r  reset_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDPE (Prop_fdpe_C_Q)         0.141     2.254 f  reset_reg_replica_2/Q
                         net (fo=91, routed)          0.590     2.845    vga/reset_repN_2_alias
    SLICE_X6Y131         FDCE                                         f  vga/vcnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.731ns  (logic 0.141ns (19.278%)  route 0.590ns (80.722%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.864     2.113    clk_IBUF
    SLICE_X28Y141        FDPE                                         r  reset_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDPE (Prop_fdpe_C_Q)         0.141     2.254 f  reset_reg_replica_2/Q
                         net (fo=91, routed)          0.590     2.845    vga/reset_repN_2_alias
    SLICE_X6Y131         FDCE                                         f  vga/vcnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg_replica_2/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.731ns  (logic 0.141ns (19.278%)  route 0.590ns (80.722%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.864     2.113    clk_IBUF
    SLICE_X28Y141        FDPE                                         r  reset_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDPE (Prop_fdpe_C_Q)         0.141     2.254 f  reset_reg_replica_2/Q
                         net (fo=91, routed)          0.590     2.845    vga/reset_repN_2_alias
    SLICE_X6Y131         FDCE                                         f  vga/vcnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Vsync_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.767%)  route 0.189ns (57.232%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          2.590     2.839    clk_IBUF
    SLICE_X5Y134         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.141     2.980 f  reset_reg/Q
                         net (fo=9, routed)           0.189     3.169    vga/reset
    SLICE_X6Y133         FDCE                                         f  vga/Vsync_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Vact_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.638%)  route 0.190ns (57.362%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          2.590     2.839    clk_IBUF
    SLICE_X5Y134         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.141     2.980 f  reset_reg/Q
                         net (fo=9, routed)           0.190     3.170    vga/reset
    SLICE_X6Y134         FDCE                                         f  vga/Vact_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.638%)  route 0.190ns (57.362%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          2.590     2.839    clk_IBUF
    SLICE_X5Y134         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.141     2.980 f  reset_reg/Q
                         net (fo=9, routed)           0.190     3.170    vga/reset
    SLICE_X6Y134         FDCE                                         f  vga/vcnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.638%)  route 0.190ns (57.362%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          2.590     2.839    clk_IBUF
    SLICE_X5Y134         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.141     2.980 f  reset_reg/Q
                         net (fo=9, routed)           0.190     3.170    vga/reset
    SLICE_X6Y134         FDCE                                         f  vga/vcnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.638%)  route 0.190ns (57.362%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          2.590     2.839    clk_IBUF
    SLICE_X5Y134         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.141     2.980 f  reset_reg/Q
                         net (fo=9, routed)           0.190     3.170    vga/reset
    SLICE_X6Y134         FDCE                                         f  vga/vcnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.638%)  route 0.190ns (57.362%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          2.590     2.839    clk_IBUF
    SLICE_X5Y134         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.141     2.980 f  reset_reg/Q
                         net (fo=9, routed)           0.190     3.170    vga/reset
    SLICE_X6Y134         FDCE                                         f  vga/vcnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.141ns (37.050%)  route 0.240ns (62.950%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=78, routed)          2.590     2.839    clk_IBUF
    SLICE_X5Y134         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDPE (Prop_fdpe_C_Q)         0.141     2.980 f  reset_reg/Q
                         net (fo=9, routed)           0.240     3.220    vga/reset
    SLICE_X6Y132         FDCE                                         f  vga/vcnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0

Max Delay         16131 Endpoints
Min Delay         16131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Blue/buffer2_reg[368][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.897ns  (logic 1.607ns (11.564%)  route 12.290ns (88.436%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  vga/Vact_reg/Q
                         net (fo=33, routed)          0.773     1.297    vga/Vact_reg_0
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.124     1.421 r  vga/FSM_sequential_state[3]_i_3__1/O
                         net (fo=29, routed)          4.696     6.118    Blue/en_for_controllers
    SLICE_X33Y50         LUT4 (Prop_lut4_I0_O)        0.152     6.270 f  Blue/buffer2[3][3]_i_6__0/O
                         net (fo=25, routed)          1.808     8.078    Blue/buffer2[3][3]_i_6__0_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.404 f  Blue/buffer2[374][3]_i_3/O
                         net (fo=106, routed)         4.200    12.604    Blue/buffer2[374][3]_i_3_n_0
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.149    12.753 r  Blue/buffer2[368][3]_i_2__1/O
                         net (fo=1, routed)           0.812    13.565    Blue/buffer2[368][3]_i_2__1_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.332    13.897 r  Blue/buffer2[368][3]_i_1/O
                         net (fo=1, routed)           0.000    13.897    Blue/buffer2[368][3]_i_1_n_0
    SLICE_X63Y22         FDRE                                         r  Blue/buffer2_reg[368][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162     1.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.662    -2.770    Blue/clk_out
    SLICE_X63Y22         FDRE                                         r  Blue/buffer2_reg[368][3]/C

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Blue/buffer2_reg[358][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.589ns  (logic 1.602ns (11.789%)  route 11.987ns (88.211%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  vga/Vact_reg/Q
                         net (fo=33, routed)          0.773     1.297    vga/Vact_reg_0
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.124     1.421 r  vga/FSM_sequential_state[3]_i_3__1/O
                         net (fo=29, routed)          4.696     6.118    Blue/en_for_controllers
    SLICE_X33Y50         LUT4 (Prop_lut4_I0_O)        0.152     6.270 f  Blue/buffer2[3][3]_i_6__0/O
                         net (fo=25, routed)          1.808     8.078    Blue/buffer2[3][3]_i_6__0_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.404 f  Blue/buffer2[374][3]_i_3/O
                         net (fo=106, routed)         3.908    12.312    Blue/buffer2[374][3]_i_3_n_0
    SLICE_X66Y22         LUT2 (Prop_lut2_I1_O)        0.148    12.460 r  Blue/buffer2[358][3]_i_2__1/O
                         net (fo=1, routed)           0.802    13.261    Blue/buffer2[358][3]_i_2__1_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.328    13.589 r  Blue/buffer2[358][3]_i_1/O
                         net (fo=1, routed)           0.000    13.589    Blue/buffer2[358][3]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  Blue/buffer2_reg[358][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162     1.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.663    -2.769    Blue/clk_out
    SLICE_X65Y22         FDRE                                         r  Blue/buffer2_reg[358][3]/C

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Blue/buffer2_reg[425][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.537ns  (logic 1.610ns (11.894%)  route 11.927ns (88.106%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  vga/Vact_reg/Q
                         net (fo=33, routed)          0.773     1.297    vga/Vact_reg_0
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.124     1.421 r  vga/FSM_sequential_state[3]_i_3__1/O
                         net (fo=29, routed)          4.696     6.118    Blue/en_for_controllers
    SLICE_X33Y50         LUT4 (Prop_lut4_I0_O)        0.152     6.270 f  Blue/buffer2[3][3]_i_6__0/O
                         net (fo=25, routed)          2.510     8.780    Blue/buffer2[3][3]_i_6__0_n_0
    SLICE_X26Y28         LUT6 (Prop_lut6_I0_O)        0.326     9.106 f  Blue/buffer2[481][1]_i_3/O
                         net (fo=106, routed)         3.255    12.360    Blue/buffer2[481][1]_i_3_n_0
    SLICE_X6Y22          LUT2 (Prop_lut2_I1_O)        0.153    12.513 r  Blue/buffer2[425][1]_i_2__0/O
                         net (fo=1, routed)           0.692    13.206    Blue/buffer2[425][1]_i_2__0_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I4_O)        0.331    13.537 r  Blue/buffer2[425][1]_i_1/O
                         net (fo=1, routed)           0.000    13.537    Blue/buffer2[425][1]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  Blue/buffer2_reg[425][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162     1.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.756    -2.676    Blue/clk_out
    SLICE_X6Y22          FDRE                                         r  Blue/buffer2_reg[425][1]/C

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Blue/buffer2_reg[453][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.517ns  (logic 1.610ns (11.911%)  route 11.907ns (88.089%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  vga/Vact_reg/Q
                         net (fo=33, routed)          0.773     1.297    vga/Vact_reg_0
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.124     1.421 r  vga/FSM_sequential_state[3]_i_3__1/O
                         net (fo=29, routed)          4.696     6.118    Blue/en_for_controllers
    SLICE_X33Y50         LUT4 (Prop_lut4_I0_O)        0.152     6.270 f  Blue/buffer2[3][3]_i_6__0/O
                         net (fo=25, routed)          1.810     8.080    Blue/buffer2[3][3]_i_6__0_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.406 f  Blue/buffer2[481][3]_i_3/O
                         net (fo=106, routed)         4.361    12.767    Blue/buffer2[481][3]_i_3_n_0
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.152    12.919 r  Blue/buffer2[453][3]_i_2__1/O
                         net (fo=1, routed)           0.267    13.185    Blue/buffer2[453][3]_i_2__1_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I4_O)        0.332    13.517 r  Blue/buffer2[453][3]_i_1/O
                         net (fo=1, routed)           0.000    13.517    Blue/buffer2[453][3]_i_1_n_0
    SLICE_X59Y9          FDRE                                         r  Blue/buffer2_reg[453][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162     1.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.672    -2.760    Blue/clk_out
    SLICE_X59Y9          FDRE                                         r  Blue/buffer2_reg[453][3]/C

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Blue/buffer2_reg[407][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.492ns  (logic 1.626ns (12.052%)  route 11.866ns (87.948%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  vga/Vact_reg/Q
                         net (fo=33, routed)          0.773     1.297    vga/Vact_reg_0
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.124     1.421 r  vga/FSM_sequential_state[3]_i_3__1/O
                         net (fo=29, routed)          4.696     6.118    Blue/en_for_controllers
    SLICE_X33Y50         LUT4 (Prop_lut4_I0_O)        0.152     6.270 f  Blue/buffer2[3][3]_i_6__0/O
                         net (fo=25, routed)          2.510     8.780    Blue/buffer2[3][3]_i_6__0_n_0
    SLICE_X26Y28         LUT6 (Prop_lut6_I0_O)        0.326     9.106 f  Blue/buffer2[481][1]_i_3/O
                         net (fo=106, routed)         3.600    12.706    Blue/buffer2[481][1]_i_3_n_0
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.152    12.858 r  Blue/buffer2[407][1]_i_2__0/O
                         net (fo=1, routed)           0.286    13.144    Blue/buffer2[407][1]_i_2__0_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.348    13.492 r  Blue/buffer2[407][1]_i_1/O
                         net (fo=1, routed)           0.000    13.492    Blue/buffer2[407][1]_i_1_n_0
    SLICE_X6Y14          FDRE                                         r  Blue/buffer2_reg[407][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162     1.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.765    -2.667    Blue/clk_out
    SLICE_X6Y14          FDRE                                         r  Blue/buffer2_reg[407][1]/C

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Blue/buffer2_reg[411][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.477ns  (logic 1.604ns (11.901%)  route 11.873ns (88.099%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  vga/Vact_reg/Q
                         net (fo=33, routed)          0.773     1.297    vga/Vact_reg_0
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.124     1.421 r  vga/FSM_sequential_state[3]_i_3__1/O
                         net (fo=29, routed)          4.696     6.118    Blue/en_for_controllers
    SLICE_X33Y50         LUT4 (Prop_lut4_I0_O)        0.152     6.270 f  Blue/buffer2[3][3]_i_6__0/O
                         net (fo=25, routed)          2.510     8.780    Blue/buffer2[3][3]_i_6__0_n_0
    SLICE_X26Y28         LUT6 (Prop_lut6_I0_O)        0.326     9.106 f  Blue/buffer2[481][1]_i_3/O
                         net (fo=106, routed)         3.268    12.374    Blue/buffer2[481][1]_i_3_n_0
    SLICE_X4Y16          LUT2 (Prop_lut2_I1_O)        0.152    12.526 r  Blue/buffer2[411][1]_i_2__0/O
                         net (fo=1, routed)           0.626    13.151    Blue/buffer2[411][1]_i_2__0_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I4_O)        0.326    13.477 r  Blue/buffer2[411][1]_i_1/O
                         net (fo=1, routed)           0.000    13.477    Blue/buffer2[411][1]_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  Blue/buffer2_reg[411][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162     1.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.763    -2.669    Blue/clk_out
    SLICE_X5Y16          FDRE                                         r  Blue/buffer2_reg[411][1]/C

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Blue/buffer2_reg[457][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.477ns  (logic 1.602ns (11.887%)  route 11.875ns (88.113%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  vga/Vact_reg/Q
                         net (fo=33, routed)          0.773     1.297    vga/Vact_reg_0
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.124     1.421 r  vga/FSM_sequential_state[3]_i_3__1/O
                         net (fo=29, routed)          4.696     6.118    Blue/en_for_controllers
    SLICE_X33Y50         LUT4 (Prop_lut4_I0_O)        0.152     6.270 f  Blue/buffer2[3][3]_i_6__0/O
                         net (fo=25, routed)          1.810     8.080    Blue/buffer2[3][3]_i_6__0_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.406 f  Blue/buffer2[481][3]_i_3/O
                         net (fo=106, routed)         4.157    12.563    Blue/buffer2[481][3]_i_3_n_0
    SLICE_X59Y8          LUT2 (Prop_lut2_I1_O)        0.150    12.713 r  Blue/buffer2[457][3]_i_2__1/O
                         net (fo=1, routed)           0.439    13.151    Blue/buffer2[457][3]_i_2__1_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I4_O)        0.326    13.477 r  Blue/buffer2[457][3]_i_1/O
                         net (fo=1, routed)           0.000    13.477    Blue/buffer2[457][3]_i_1_n_0
    SLICE_X59Y10         FDRE                                         r  Blue/buffer2_reg[457][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162     1.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.672    -2.760    Blue/clk_out
    SLICE_X59Y10         FDRE                                         r  Blue/buffer2_reg[457][3]/C

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Blue/buffer2_reg[409][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.454ns  (logic 1.610ns (11.967%)  route 11.844ns (88.033%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  vga/Vact_reg/Q
                         net (fo=33, routed)          0.773     1.297    vga/Vact_reg_0
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.124     1.421 r  vga/FSM_sequential_state[3]_i_3__1/O
                         net (fo=29, routed)          4.696     6.118    Blue/en_for_controllers
    SLICE_X33Y50         LUT4 (Prop_lut4_I0_O)        0.152     6.270 f  Blue/buffer2[3][3]_i_6__0/O
                         net (fo=25, routed)          2.510     8.780    Blue/buffer2[3][3]_i_6__0_n_0
    SLICE_X26Y28         LUT6 (Prop_lut6_I0_O)        0.326     9.106 f  Blue/buffer2[481][1]_i_3/O
                         net (fo=106, routed)         3.597    12.703    Blue/buffer2[481][1]_i_3_n_0
    SLICE_X7Y14          LUT2 (Prop_lut2_I1_O)        0.152    12.855 r  Blue/buffer2[409][1]_i_2__0/O
                         net (fo=1, routed)           0.267    13.122    Blue/buffer2[409][1]_i_2__0_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I4_O)        0.332    13.454 r  Blue/buffer2[409][1]_i_1/O
                         net (fo=1, routed)           0.000    13.454    Blue/buffer2[409][1]_i_1_n_0
    SLICE_X7Y14          FDRE                                         r  Blue/buffer2_reg[409][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162     1.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.765    -2.667    Blue/clk_out
    SLICE_X7Y14          FDRE                                         r  Blue/buffer2_reg[409][1]/C

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Blue/buffer2_reg[360][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.452ns  (logic 1.610ns (11.968%)  route 11.842ns (88.032%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  vga/Vact_reg/Q
                         net (fo=33, routed)          0.773     1.297    vga/Vact_reg_0
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.124     1.421 r  vga/FSM_sequential_state[3]_i_3__1/O
                         net (fo=29, routed)          4.696     6.118    Blue/en_for_controllers
    SLICE_X33Y50         LUT4 (Prop_lut4_I0_O)        0.152     6.270 f  Blue/buffer2[3][3]_i_6__0/O
                         net (fo=25, routed)          1.808     8.078    Blue/buffer2[3][3]_i_6__0_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.404 f  Blue/buffer2[374][3]_i_3/O
                         net (fo=106, routed)         3.906    12.310    Blue/buffer2[374][3]_i_3_n_0
    SLICE_X66Y21         LUT2 (Prop_lut2_I1_O)        0.153    12.463 r  Blue/buffer2[360][3]_i_2__1/O
                         net (fo=1, routed)           0.658    13.121    Blue/buffer2[360][3]_i_2__1_n_0
    SLICE_X66Y21         LUT6 (Prop_lut6_I4_O)        0.331    13.452 r  Blue/buffer2[360][3]_i_1/O
                         net (fo=1, routed)           0.000    13.452    Blue/buffer2[360][3]_i_1_n_0
    SLICE_X66Y21         FDRE                                         r  Blue/buffer2_reg[360][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162     1.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.665    -2.767    Blue/clk_out
    SLICE_X66Y21         FDRE                                         r  Blue/buffer2_reg[360][3]/C

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Blue/buffer2_reg[452][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.448ns  (logic 1.374ns (10.217%)  route 12.074ns (89.783%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.524     0.524 r  vga/Vact_reg/Q
                         net (fo=33, routed)          0.773     1.297    vga/Vact_reg_0
    SLICE_X2Y132         LUT2 (Prop_lut2_I1_O)        0.124     1.421 r  vga/FSM_sequential_state[3]_i_3__1/O
                         net (fo=29, routed)          4.696     6.118    Blue/en_for_controllers
    SLICE_X33Y50         LUT4 (Prop_lut4_I0_O)        0.152     6.270 f  Blue/buffer2[3][3]_i_6__0/O
                         net (fo=25, routed)          1.810     8.080    Blue/buffer2[3][3]_i_6__0_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.406 f  Blue/buffer2[481][3]_i_3/O
                         net (fo=106, routed)         4.361    12.767    Blue/buffer2[481][3]_i_3_n_0
    SLICE_X59Y9          LUT2 (Prop_lut2_I1_O)        0.124    12.891 r  Blue/buffer2[452][3]_i_2__1/O
                         net (fo=1, routed)           0.433    13.324    Blue/buffer2[452][3]_i_2__1_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I4_O)        0.124    13.448 r  Blue/buffer2[452][3]_i_1/O
                         net (fo=1, routed)           0.000    13.448    Blue/buffer2[452][3]_i_1_n_0
    SLICE_X59Y9          FDRE                                         r  Blue/buffer2_reg[452][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.162     1.162    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       1.672    -2.760    Blue/clk_out
    SLICE_X59Y9          FDRE                                         r  Blue/buffer2_reg[452][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Green/index_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.622ns  (logic 0.302ns (18.620%)  route 1.320ns (81.380%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.167     0.167 f  vga/Vact_reg/Q
                         net (fo=33, routed)          1.077     1.244    Green/index[7]_i_4__0_1
    SLICE_X33Y105        LUT6 (Prop_lut6_I1_O)        0.045     1.289 r  Green/index[7]_i_5__0/O
                         net (fo=1, routed)           0.050     1.339    Green/index[7]_i_5__0_n_0
    SLICE_X33Y105        LUT6 (Prop_lut6_I0_O)        0.045     1.384 r  Green/index[7]_i_4__0/O
                         net (fo=5, routed)           0.192     1.577    Green/index[7]_i_4__0_n_0
    SLICE_X37Y104        LUT5 (Prop_lut5_I4_O)        0.045     1.622 r  Green/index[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.622    Green/index__0[7]
    SLICE_X37Y104        FDCE                                         r  Green/index_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.835    -1.276    Green/clk_out
    SLICE_X37Y104        FDCE                                         r  Green/index_reg[7]/C

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Green/index_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.641ns  (logic 0.322ns (19.620%)  route 1.319ns (80.380%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  vga/Vact_reg/Q
                         net (fo=33, routed)          1.046     1.213    vga/Vact_reg_0
    SLICE_X41Y108        LUT3 (Prop_lut3_I0_O)        0.043     1.256 r  vga/index[9]_i_4__0/O
                         net (fo=1, routed)           0.086     1.342    Green/in29
    SLICE_X41Y108        LUT6 (Prop_lut6_I2_O)        0.112     1.454 r  Green/index[9]_i_1__0/O
                         net (fo=126, routed)         0.188     1.641    Green/index[9]_i_1__0_n_0
    SLICE_X40Y107        FDCE                                         r  Green/index_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.833    -1.278    Green/clk_out
    SLICE_X40Y107        FDCE                                         r  Green/index_reg[1]_rep__1/C

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Green/index_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.694ns  (logic 0.322ns (19.014%)  route 1.372ns (80.986%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  vga/Vact_reg/Q
                         net (fo=33, routed)          1.046     1.213    vga/Vact_reg_0
    SLICE_X41Y108        LUT3 (Prop_lut3_I0_O)        0.043     1.256 r  vga/index[9]_i_4__0/O
                         net (fo=1, routed)           0.086     1.342    Green/in29
    SLICE_X41Y108        LUT6 (Prop_lut6_I2_O)        0.112     1.454 r  Green/index[9]_i_1__0/O
                         net (fo=126, routed)         0.240     1.694    Green/index[9]_i_1__0_n_0
    SLICE_X39Y107        FDCE                                         r  Green/index_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.833    -1.278    Green/clk_out
    SLICE_X39Y107        FDCE                                         r  Green/index_reg[9]/C

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Green/index_reg[9]_rep__1/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.694ns  (logic 0.322ns (19.014%)  route 1.372ns (80.986%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  vga/Vact_reg/Q
                         net (fo=33, routed)          1.046     1.213    vga/Vact_reg_0
    SLICE_X41Y108        LUT3 (Prop_lut3_I0_O)        0.043     1.256 r  vga/index[9]_i_4__0/O
                         net (fo=1, routed)           0.086     1.342    Green/in29
    SLICE_X41Y108        LUT6 (Prop_lut6_I2_O)        0.112     1.454 r  Green/index[9]_i_1__0/O
                         net (fo=126, routed)         0.240     1.694    Green/index[9]_i_1__0_n_0
    SLICE_X38Y107        FDCE                                         r  Green/index_reg[9]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.833    -1.278    Green/clk_out
    SLICE_X38Y107        FDCE                                         r  Green/index_reg[9]_rep__1/C

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Green/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.713ns  (logic 0.257ns (15.005%)  route 1.456ns (84.995%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  vga/Vact_reg/Q
                         net (fo=33, routed)          1.299     1.466    vga/Vact_reg_0
    SLICE_X53Y106        LUT3 (Prop_lut3_I0_O)        0.045     1.511 r  vga/FSM_sequential_state[0]_i_4__0/O
                         net (fo=2, routed)           0.157     1.668    Green/in3
    SLICE_X56Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.713 r  Green/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.713    Green/state__0[0]
    SLICE_X56Y106        FDCE                                         r  Green/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.829    -1.282    Green/clk_out
    SLICE_X56Y106        FDCE                                         r  Green/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Green/index_reg[0]_rep__13/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.322ns (18.782%)  route 1.392ns (81.218%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  vga/Vact_reg/Q
                         net (fo=33, routed)          1.046     1.213    vga/Vact_reg_0
    SLICE_X41Y108        LUT3 (Prop_lut3_I0_O)        0.043     1.256 r  vga/index[9]_i_4__0/O
                         net (fo=1, routed)           0.086     1.342    Green/in29
    SLICE_X41Y108        LUT6 (Prop_lut6_I2_O)        0.112     1.454 r  Green/index[9]_i_1__0/O
                         net (fo=126, routed)         0.261     1.714    Green/index[9]_i_1__0_n_0
    SLICE_X36Y107        FDCE                                         r  Green/index_reg[0]_rep__13/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.834    -1.277    Green/clk_out
    SLICE_X36Y107        FDCE                                         r  Green/index_reg[0]_rep__13/C

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Green/index_reg[0]_rep__29/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.322ns (18.782%)  route 1.392ns (81.218%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  vga/Vact_reg/Q
                         net (fo=33, routed)          1.046     1.213    vga/Vact_reg_0
    SLICE_X41Y108        LUT3 (Prop_lut3_I0_O)        0.043     1.256 r  vga/index[9]_i_4__0/O
                         net (fo=1, routed)           0.086     1.342    Green/in29
    SLICE_X41Y108        LUT6 (Prop_lut6_I2_O)        0.112     1.454 r  Green/index[9]_i_1__0/O
                         net (fo=126, routed)         0.261     1.714    Green/index[9]_i_1__0_n_0
    SLICE_X36Y107        FDCE                                         r  Green/index_reg[0]_rep__29/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.834    -1.277    Green/clk_out
    SLICE_X36Y107        FDCE                                         r  Green/index_reg[0]_rep__29/C

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Green/index_reg[0]_rep__30/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.322ns (18.782%)  route 1.392ns (81.218%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  vga/Vact_reg/Q
                         net (fo=33, routed)          1.046     1.213    vga/Vact_reg_0
    SLICE_X41Y108        LUT3 (Prop_lut3_I0_O)        0.043     1.256 r  vga/index[9]_i_4__0/O
                         net (fo=1, routed)           0.086     1.342    Green/in29
    SLICE_X41Y108        LUT6 (Prop_lut6_I2_O)        0.112     1.454 r  Green/index[9]_i_1__0/O
                         net (fo=126, routed)         0.261     1.714    Green/index[9]_i_1__0_n_0
    SLICE_X36Y107        FDCE                                         r  Green/index_reg[0]_rep__30/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.834    -1.277    Green/clk_out
    SLICE_X36Y107        FDCE                                         r  Green/index_reg[0]_rep__30/C

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Green/index_reg[0]_rep__7/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.322ns (18.782%)  route 1.392ns (81.218%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  vga/Vact_reg/Q
                         net (fo=33, routed)          1.046     1.213    vga/Vact_reg_0
    SLICE_X41Y108        LUT3 (Prop_lut3_I0_O)        0.043     1.256 r  vga/index[9]_i_4__0/O
                         net (fo=1, routed)           0.086     1.342    Green/in29
    SLICE_X41Y108        LUT6 (Prop_lut6_I2_O)        0.112     1.454 r  Green/index[9]_i_1__0/O
                         net (fo=126, routed)         0.261     1.714    Green/index[9]_i_1__0_n_0
    SLICE_X36Y107        FDCE                                         r  Green/index_reg[0]_rep__7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.834    -1.277    Green/clk_out
    SLICE_X36Y107        FDCE                                         r  Green/index_reg[0]_rep__7/C

Slack:                    inf
  Source:                 vga/Vact_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Green/index_reg[4]_rep/CE
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.719ns  (logic 0.322ns (18.728%)  route 1.397ns (81.272%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDCE                         0.000     0.000 r  vga/Vact_reg/C
    SLICE_X6Y134         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  vga/Vact_reg/Q
                         net (fo=33, routed)          1.046     1.213    vga/Vact_reg_0
    SLICE_X41Y108        LUT3 (Prop_lut3_I0_O)        0.043     1.256 r  vga/index[9]_i_4__0/O
                         net (fo=1, routed)           0.086     1.342    Green/in29
    SLICE_X41Y108        LUT6 (Prop_lut6_I2_O)        0.112     1.454 r  Green/index[9]_i_1__0/O
                         net (fo=126, routed)         0.266     1.719    Green/index[9]_i_1__0_n_0
    SLICE_X40Y105        FDCE                                         r  Green/index_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=78, routed)          0.480     0.480    pll/inst/clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    pll/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  pll/inst/clkout1_buf/O
                         net (fo=16320, routed)       0.834    -1.277    Green/clk_out
    SLICE_X40Y105        FDCE                                         r  Green/index_reg[4]_rep/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           154 Endpoints
Min Delay           154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reset_reg_replica_21/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.658ns  (logic 1.477ns (8.362%)  route 16.182ns (91.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=78, routed)         16.182    17.658    rst_IBUF
    SLICE_X76Y161        FDPE                                         f  reset_reg_replica_21/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=78, routed)          2.933     4.344    clk_IBUF
    SLICE_X76Y161        FDPE                                         r  reset_reg_replica_21/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reset_reg_replica_19/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.543ns  (logic 1.477ns (8.417%)  route 16.067ns (91.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=78, routed)         16.067    17.543    rst_IBUF
    SLICE_X65Y172        FDPE                                         f  reset_reg_replica_19/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=78, routed)          3.083     4.494    clk_IBUF
    SLICE_X65Y172        FDPE                                         r  reset_reg_replica_19/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            enRed_reg_replica_5/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.033ns  (logic 1.477ns (8.669%)  route 15.556ns (91.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=78, routed)         15.556    17.033    rst_IBUF
    SLICE_X63Y156        FDCE                                         f  enRed_reg_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=78, routed)          2.623     4.034    clk_IBUF
    SLICE_X63Y156        FDCE                                         r  enRed_reg_replica_5/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reset_reg_replica_26/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.834ns  (logic 1.477ns (8.772%)  route 15.357ns (91.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=78, routed)         15.357    16.834    rst_IBUF
    SLICE_X62Y162        FDPE                                         f  reset_reg_replica_26/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=78, routed)          2.802     4.213    clk_IBUF
    SLICE_X62Y162        FDPE                                         r  reset_reg_replica_26/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reset_reg_replica_11/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.196ns  (logic 1.477ns (9.117%)  route 14.719ns (90.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=78, routed)         14.719    16.196    rst_IBUF
    SLICE_X52Y167        FDPE                                         f  reset_reg_replica_11/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=78, routed)          3.375     4.786    clk_IBUF
    SLICE_X52Y167        FDPE                                         r  reset_reg_replica_11/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reset_reg_replica_14/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.848ns  (logic 1.477ns (9.317%)  route 14.371ns (90.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=78, routed)         14.371    15.848    rst_IBUF
    SLICE_X12Y173        FDPE                                         f  reset_reg_replica_14/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=78, routed)          5.156     6.567    clk_IBUF
    SLICE_X12Y173        FDPE                                         r  reset_reg_replica_14/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reset_reg_replica_17/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.798ns  (logic 1.477ns (9.347%)  route 14.321ns (90.653%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=78, routed)         14.321    15.798    rst_IBUF
    SLICE_X20Y177        FDPE                                         f  reset_reg_replica_17/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=78, routed)          5.223     6.635    clk_IBUF
    SLICE_X20Y177        FDPE                                         r  reset_reg_replica_17/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reset_reg_replica_20/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.793ns  (logic 1.477ns (9.349%)  route 14.317ns (90.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.635ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=78, routed)         14.317    15.793    rst_IBUF
    SLICE_X21Y177        FDPE                                         f  reset_reg_replica_20/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=78, routed)          5.223     6.635    clk_IBUF
    SLICE_X21Y177        FDPE                                         r  reset_reg_replica_20/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reset_reg_replica_29/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.750ns  (logic 1.477ns (9.375%)  route 14.273ns (90.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=78, routed)         14.273    15.750    rst_IBUF
    SLICE_X50Y177        FDPE                                         f  reset_reg_replica_29/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=78, routed)          3.711     5.122    clk_IBUF
    SLICE_X50Y177        FDPE                                         r  reset_reg_replica_29/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reset_reg_replica_32/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.750ns  (logic 1.477ns (9.375%)  route 14.273ns (90.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=78, routed)         14.273    15.750    rst_IBUF
    SLICE_X50Y177        FDPE                                         f  reset_reg_replica_32/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=78, routed)          3.711     5.122    clk_IBUF
    SLICE_X50Y177        FDPE                                         r  reset_reg_replica_32/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            enRed_reg_replica_8/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.000ns (0.000%)  route 0.765ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          0.765     0.765    locked
    SLICE_X77Y83         FDCE                                         r  enRed_reg_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.684     2.122    clk_IBUF
    SLICE_X77Y83         FDCE                                         r  enRed_reg_replica_8/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            enRed_reg_replica_9/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.244ns (29.287%)  route 0.590ns (70.713%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=78, routed)          0.590     0.835    rst_IBUF
    SLICE_X9Y77          FDCE                                         f  enRed_reg_replica_9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=78, routed)          5.582     6.020    clk_IBUF
    SLICE_X9Y77          FDCE                                         r  enRed_reg_replica_9/C

Slack:                    inf
  Source:                 pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            enRed_reg_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.000ns (0.000%)  route 1.102ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          1.102     1.102    locked
    SLICE_X63Y76         FDCE                                         r  enRed_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=78, routed)          2.160     2.597    clk_IBUF
    SLICE_X63Y76         FDCE                                         r  enRed_reg_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reset_reg_replica_52/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.244ns (21.568%)  route 0.889ns (78.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.726ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=78, routed)          0.889     1.133    rst_IBUF
    SLICE_X9Y67          FDPE                                         f  reset_reg_replica_52/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=78, routed)          5.289     5.726    clk_IBUF
    SLICE_X9Y67          FDPE                                         r  reset_reg_replica_52/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reset_reg_replica_24/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.356ns  (logic 0.244ns (18.034%)  route 1.111ns (81.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=78, routed)          1.111     1.356    rst_IBUF
    SLICE_X12Y54         FDPE                                         f  reset_reg_replica_24/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=78, routed)          4.861     5.298    clk_IBUF
    SLICE_X12Y54         FDPE                                         r  reset_reg_replica_24/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reset_reg_replica_4/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.244ns (16.695%)  route 1.220ns (83.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=78, routed)          1.220     1.464    rst_IBUF
    SLICE_X19Y49         FDPE                                         f  reset_reg_replica_4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=78, routed)          4.689     5.127    clk_IBUF
    SLICE_X19Y49         FDPE                                         r  reset_reg_replica_4/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reset_reg_replica_55/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.671ns  (logic 0.244ns (14.627%)  route 1.427ns (85.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=78, routed)          1.427     1.671    rst_IBUF
    SLICE_X27Y45         FDPE                                         f  reset_reg_replica_55/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=78, routed)          4.333     4.771    clk_IBUF
    SLICE_X27Y45         FDPE                                         r  reset_reg_replica_55/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reset_reg_replica_44/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.715ns  (logic 0.244ns (14.255%)  route 1.470ns (85.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=78, routed)          1.470     1.715    rst_IBUF
    SLICE_X27Y38         FDPE                                         f  reset_reg_replica_44/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=78, routed)          4.162     4.600    clk_IBUF
    SLICE_X27Y38         FDPE                                         r  reset_reg_replica_44/C

Slack:                    inf
  Source:                 pll/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            enRed_reg_replica_4/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.766ns  (logic 0.000ns (0.000%)  route 1.766ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  pll/inst/mmcm_adv_inst/LOCKED
                         net (fo=12, routed)          1.766     1.766    locked
    SLICE_X59Y108        FDCE                                         r  enRed_reg_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=78, routed)          1.819     2.256    clk_IBUF
    SLICE_X59Y108        FDCE                                         r  enRed_reg_replica_4/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            reset_reg_replica_46/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.880ns  (logic 0.244ns (13.003%)  route 1.635ns (86.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=78, routed)          1.635     1.880    rst_IBUF
    SLICE_X33Y51         FDPE                                         f  reset_reg_replica_46/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=78, routed)          4.643     5.080    clk_IBUF
    SLICE_X33Y51         FDPE                                         r  reset_reg_replica_46/C





