Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: time.si_enable_analysis is on, it could increase the runtime and memory usage. 
Information: Top design (Reference: fpu/route.design) is treated as modifiable. (HOPT-001)
Information: 2 sub-block instances are treated as non-modifiable. (HOPT-003)
****************************************
Report : report clock qor
        -type structure
        -nosplit
Design : fpu
Version: T-2022.03-SP4
Date   : Tue Aug 26 17:40:21 2025
****************************************

C1 is corner ss0p6v125c
C2 is corner ss0p6vm40c

Printing structure of gclk (mode turbo_mode) at root pin gclk:
(0) gclk [in Port] [Location (16.72, 259.87)] [Net: gclk] [Fanout: 2] 
 (1) cluster_header/I0/clock_opt_cts_ctosc_gls_inst_7742:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (67.13, 249.40)] [Net: cluster_header/I0/clock_opt_cts_ctosc_gls_7] [Fanout: 6] 
  (2) cluster_header/I0/dbginit_repeater/lockup/so_l_reg/G [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_LDNQ_V1_1] [Location (17.51, 248.38)] [SINK PIN] 
  (2) cluster_header/I0/sync_cluster_master/q_r_reg/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (16.41, 248.50)] [SINK PIN] 
  (2) cluster_header/I0/sync_cluster_slave/so_l_reg/G [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_LDNQ_V1_1] [Location (18.62, 248.02)] [SINK PIN] 
  (2) cluster_header/I0/rst_repeater/repeater/i0/u_FD/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (15.58, 246.70)] [SINK PIN] 
  (2) cluster_header/I0/rst_repeater/lockup/so_l_reg/G [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_LDNQ_V1_1] [Location (19.65, 248.38)] [SINK PIN] 
  (2) cluster_header/I0/dbginit_repeater/repeater/i0/u_FD/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (20.26, 246.10)] [SINK PIN] 
 (1) cluster_header/I0/U4:A2->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_AN2_8] [Location (20.36, 247.00)] [Net: cluster_header/I0/clock_opt_cts_ZCTSNET_3] [ICG] [Fanout: 2] 
  (2) cluster_header/I0/clock_opt_cts_ZCTSBUF_33225_6348:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (121.52, 14.20)] [Net: cluster_header/I0/clock_opt_cts_ZCTSNET_4] [Fanout: 1] 
   (3) cluster_header/I0/clock_opt_cts_ZCTSBUF_33144_6347:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_16] [Location (99.98, 135.40)] [Net: cluster_header/I0/clock_opt_cts_ZCTSNET_1] [Fanout: 20] 
    (4) clock_opt_cts_ZCTSBUF_31252_6346:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_12] [Location (95.40, 106.60)] [Net: clock_opt_cts_ZCTSNET_9] [Fanout: 32] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (160.74, 124.60)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.45, 124.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.04, 122.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.97, 123.70)] [SINK PIN] 
     (5) clock_opt_cts_ZCTSBUF_15264_6335:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_6] [Location (119.52, 107.80)] [Net: clock_opt_cts_ZCTSNET_1] [Fanout: 32] 
      (6) fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clken_reg/G [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_LDNQ_V1_1] [Location (110.01, 89.98)] [SINK PIN] 
      (6) fpu_out/fpu_out_ctl/i_div_dest_rdy/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.78, 87.70)] [SINK PIN] 
      (6) fpu_out/fpu_out_ctl/i_add_dest_rdy/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.15, 66.70)] [SINK PIN] 
      (6) fpu_div/clock_opt_cts_ZCTSBUF_12951_6333:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_4] [Location (96.14, 101.80)] [Net: fpu_div/clock_opt_cts_ZCTSNET_0] [Fanout: 23] 
       (7) fpu_div/fpu_div_ctl/i_div_cnt/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (88.07, 73.00)] [Net: fpu_div/fpu_div_ctl/i_div_cnt/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 6] 
        (8) fpu_div/fpu_div_ctl/i_div_cnt/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.08, 70.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_ctl/i_div_cnt/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.89, 71.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_ctl/i_div_cnt/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.00, 73.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_ctl/i_div_cnt/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.93, 73.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_ctl/i_div_cnt/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.00, 70.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_ctl/i_div_cnt/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.96, 72.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clken_reg/G [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_LDNQ_V1_1] [Location (90.92, 92.02)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_divs_cnt_lt_23/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.81, 86.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d3stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.41, 88.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d3stg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.81, 85.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d3stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.81, 87.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d4stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.78, 82.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d4stg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.82, 81.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d4stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.07, 79.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_divd_cnt_lt_52/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.40, 84.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d5stg_fdiva/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.03, 80.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d7stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.06, 72.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d7stg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.25, 77.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d7stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.99, 73.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_expadd2_no_decr_inv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (103.14, 72.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_expadd2_in1_exp_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.40, 76.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d6stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.03, 78.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d6stg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.96, 78.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d6stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.03, 77.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_divd_cnt_lt_52a/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.11, 81.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_divs_cnt_lt_23a/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.37, 83.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d5stg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (90.88, 77.80)] [Net: fpu_div/fpu_div_ctl/i_d5stg_opdec/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
        (8) fpu_div/fpu_div_ctl/i_d5stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.96, 76.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_ctl/i_d5stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.82, 76.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_ctl/i_d5stg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.19, 78.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d5stg_fdivb/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.82, 71.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_frac_in2_54/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.39, 106.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_denorm_sng_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (103.80, 100.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_denorm_dbl_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (105.80, 99.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_norm_sng_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (107.95, 99.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.17, 97.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.76, 91.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (111.79, 93.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_norm_dbl_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.09, 99.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_rnd_mode/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.05, 91.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_rnd_mode/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.30, 94.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_infnan_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.46, 93.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_expadd1_in1_dbl/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.90, 91.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_zero_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.83, 90.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_expadd1_in1_sng/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.83, 89.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_nan_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.79, 92.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_of_mask/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.75, 89.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_uf_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.01, 88.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/clock_opt_cts_ZCTSBUF_14055_6334:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_U_0P5] [Location (119.89, 94.60)] [Net: fpu_div/fpu_div_ctl/clock_opt_cts_ZCTSNET_1] [Fanout: 9] 
       (7) fpu_div/fpu_div_ctl/dffrl_div_ctl/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPRBQ_V2LP_1] [Location (119.37, 98.62)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d1stg_rnd_mode/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.05, 95.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d1stg_rnd_mode/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.53, 97.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_pipe_active/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.16, 99.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.20, 101.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d1stg_op/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.05, 99.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d1stg_op/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.94, 100.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d2stg_zero_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.42, 94.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d2stg_inf_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.20, 94.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_out_52_inv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (117.64, 67.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_div/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.97, 91.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.76, 89.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d7stg_grd/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.15, 69.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d7stg_lsb/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.86, 67.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d7stg_stk/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.86, 67.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_of_out_tmp2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.23, 73.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_nx_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.23, 79.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_of_out_tmp1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.23, 76.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d8stg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (120.93, 85.00)] [Net: fpu_div/fpu_div_ctl/i_d8stg_opdec/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
       (7) fpu_div/fpu_div_ctl/i_d8stg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.12, 86.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d8stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.12, 84.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d8stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.67, 83.50)] [SINK PIN] 
     (5) clock_opt_cts_ZCTSBUF_16351_6336:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (118.48, 107.80)] [Net: clock_opt_cts_ZCTSNET_2] [Fanout: 27] 
      (6) fpu_in/fpu_in_ctl/i_d1stg_step_dly/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.71, 113.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_dz_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.56, 109.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_2inf_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.27, 104.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_2zero_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.67, 102.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_sign_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.49, 99.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_snan_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.12, 104.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_frac_in1_51/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.83, 111.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_nan_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.60, 111.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_qnan_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.75, 110.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_qnan_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.42, 108.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.90, 106.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_frac_in1_54/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.50, 109.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_frac_in2_51/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (111.42, 109.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_snan_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.90, 106.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_dblop/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.86, 105.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_sign1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (117.64, 113.50)] [SINK PIN] 
      (6) fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPRBQ_V2LP_1] [Location (118.78, 101.38)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.49, 109.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.34, 109.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.71, 113.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.60, 113.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.56, 110.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.77, 110.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.63, 109.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.78, 114.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.63, 114.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_diva_dly/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.19, 109.30)] [SINK PIN] 
     (5) clock_opt_cts_ZCTSBUF_20619_6339:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (119.67, 116.20)] [Net: clock_opt_cts_ZCTSNET_4] [Fanout: 27] 
      (6) fpu_div/fpu_div_ctl/i_div_frac_in2_53_0_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (106.47, 125.50)] [SINK PIN] 
      (6) clock_opt_cts_ZCTSBUF_20454_6338:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_DEL_R2V1_2] [Location (115.89, 118.60)] [Net: clock_opt_cts_ZCTSNET_3] [Fanout: 31] 
       (7) fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.40, 134.50)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_111_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.88, 140.50)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_64_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.88, 142.30)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_67_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.88, 139.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.59, 136.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.55, 134.50)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/clock_opt_cts_ZCTSBUF_18449_6337:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (92.51, 137.80)] [Net: fpu_in/fpu_in_dp/i_inq_din_d1/clock_opt_cts_ZCTSNET_6] [Fanout: 17] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.11, 139.90)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_66_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.41, 135.70)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.22, 135.70)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.71, 134.50)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.23, 132.70)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.82, 131.50)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.00, 135.70)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_74_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.56, 133.30)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_65_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.26, 138.10)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_99_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.70, 144.10)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_97_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.93, 142.30)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.08, 138.10)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.58, 138.10)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_82_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.41, 141.70)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.89, 144.70)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.04, 142.90)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_92_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.63, 139.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.55, 125.50)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.18, 124.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.77, 125.50)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.85, 122.50)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.33, 118.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.04, 120.70)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.18, 120.70)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.96, 121.30)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.23, 123.10)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.01, 121.30)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.00, 124.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.67, 125.50)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.19, 126.70)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.70, 132.70)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.10, 132.10)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.85, 130.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.92, 130.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.22, 128.50)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.77, 127.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.92, 127.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.33, 129.10)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.49, 129.10)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.93, 127.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.15, 127.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/dffrl_in_ctl/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPRBQ_V2LP_1] [Location (116.12, 115.42)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_mula_dly/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.61, 126.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_wrptr/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (125.96, 118.60)] [Net: fpu_in/fpu_in_ctl/i_inq_div_wrptr/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 4] 
       (7) fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (126.89, 119.50)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.34, 117.70)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.48, 117.10)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.26, 120.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rd/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.78, 118.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (117.05, 118.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.64, 118.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.01, 121.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (117.71, 123.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_wrptr/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (125.59, 123.40)] [Net: fpu_in/fpu_in_ctl/i_inq_wrptr/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 4] 
       (7) fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.74, 121.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (126.89, 122.50)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.23, 123.70)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.19, 124.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_exp_in2_exp_neq_ffs/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.61, 112.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_exp_in1_exp_neq_ffs/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.50, 114.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_sign2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.64, 114.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_op/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.87, 121.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_op/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.46, 120.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_op/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.98, 124.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_op/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.57, 123.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_op/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.98, 118.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_op/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.68, 125.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_exp_in1_exp_eq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.31, 115.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_frac_in1_50_0_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.09, 114.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_frac_in1_53_32_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.24, 116.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_frac_in2_53_32_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.13, 117.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_exp_in2_exp_eq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.68, 119.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_frac_in2_50_0_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.91, 120.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_frac_in1_53_0_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (108.24, 124.30)] [SINK PIN] 
     (5) clock_opt_cts_ZCTSBUF_22458_6341:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (179.09, 118.60)] [Net: clock_opt_cts_ZCTSNET_5] [Fanout: 28] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.97, 120.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (176.35, 121.00)] [Net: fpu_div/fpu_div_ctl/i_d1stg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 5] 
       (7) fpu_div/fpu_div_ctl/i_d1stg_id/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.25, 118.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d1stg_id/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.84, 120.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d1stg_id/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.02, 121.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d1stg_id/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.88, 123.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d1stg_id/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.88, 121.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.43, 114.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.99, 113.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.66, 116.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_fp_type_in/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (187.79, 122.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_fp_type_in/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (181.50, 125.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_fp_type_in/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (181.95, 123.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_fp_type_in/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.80, 122.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_fp_vld_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.65, 123.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.70, 123.10)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.76, 118.30)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.35, 118.90)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.91, 120.10)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (186.68, 121.30)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.98, 120.70)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.17, 117.10)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (186.68, 114.70)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (186.53, 115.90)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.61, 115.90)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.24, 117.10)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.09, 112.30)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.80, 114.70)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.09, 112.90)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.24, 117.10)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.91, 121.30)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (179.80, 123.10)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (179.43, 118.90)] [SINK PIN] 
     (5) clock_opt_cts_ZCTSBUF_26156_6345:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (178.05, 118.60)] [Net: clock_opt_cts_ZCTSNET_8] [Fanout: 29] 
      (6) fpu_out/clock_opt_cts_ZCTSBUF_24680_6342:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (202.55, 117.40)] [Net: fpu_out/clock_opt_cts_ZCTSNET_4] [Fanout: 19] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (207.62, 120.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (217.47, 118.90)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_58_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (204.96, 121.90)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.48, 120.70)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (209.55, 117.70)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (211.47, 118.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_65_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (213.62, 118.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_75_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (216.13, 120.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_72_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (211.62, 117.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (209.18, 118.90)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (208.29, 121.90)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (211.10, 120.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (213.32, 120.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (210.14, 121.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (212.14, 124.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (210.36, 123.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (213.77, 122.50)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_69_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (214.51, 121.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_66_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (212.51, 121.30)] [SINK PIN] 
      (6) clock_opt_cts_ZCTSBUF_23822_6343:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (202.55, 116.20)] [Net: clock_opt_cts_ZCTSNET_6] [Fanout: 23] 
       (7) fpu_out/fpu_out_ctl/i_add_req/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (201.93, 110.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_id_out/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (209.55, 115.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_id_out/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (207.85, 116.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_id_out/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.77, 116.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_id_out/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (204.59, 111.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_id_out/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (206.66, 109.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_id_out/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.52, 111.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_id_out/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.96, 114.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_id_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.96, 113.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_id_out/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.74, 115.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (203.78, 118.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_60_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.03, 118.90)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.61, 118.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_63_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (203.78, 116.50)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.82, 118.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.89, 120.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.67, 121.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (199.04, 116.50)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_73_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.89, 113.50)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_61_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.96, 119.50)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.81, 121.90)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_dest_rdy/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (199.85, 110.50)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_dest_rdy/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (197.71, 109.90)] [SINK PIN] 
      (6) clock_opt_cts_ZCTSBUF_22983_6344:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (201.88, 116.20)] [Net: clock_opt_cts_ZCTSNET_7] [Fanout: 16] 
       (7) fpu_out/fpu_out_ctl/i_req_thread/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (211.40, 112.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_id_out/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (209.55, 113.50)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_68_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (211.62, 115.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_74_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (213.99, 115.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_76_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (213.77, 117.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (213.03, 108.70)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (214.21, 114.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (216.21, 114.70)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (215.69, 117.70)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (217.32, 112.90)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (215.17, 112.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (218.43, 111.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (218.21, 114.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (217.91, 115.90)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (215.91, 116.50)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_req_thread/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (209.92, 109.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_nv_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.67, 110.50)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_67_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.89, 112.90)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.01, 122.50)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.15, 124.90)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (195.70, 115.30)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.89, 119.50)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.15, 122.50)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.52, 120.70)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.01, 120.70)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (193.93, 120.10)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (193.79, 123.70)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.49, 121.30)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.64, 123.10)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.64, 121.30)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (193.93, 118.90)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.67, 117.70)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.38, 117.10)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (193.79, 121.90)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.52, 117.70)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (195.93, 119.50)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.86, 112.90)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (188.75, 114.70)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.79, 114.10)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.31, 112.30)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.45, 112.30)] [SINK PIN] 
      (6) fpu_out/fpu_out_ctl/i_dest_rdy/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.52, 111.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/clock_opt_cts_ZCTSBUF_29030_6340:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (140.68, 118.60)] [Net: fpu_in/fpu_in_ctl/clock_opt_cts_ZCTSNET_3] [Fanout: 15] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.96, 112.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.66, 114.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.73, 114.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.80, 113.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.73, 115.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.84, 116.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.80, 115.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.73, 113.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.47, 112.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe10/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (135.95, 117.40)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe10/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
       (7) fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.40, 115.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.77, 117.70)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.99, 118.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe14/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (145.94, 112.60)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe14/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
       (7) fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (145.91, 114.10)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (145.61, 112.30)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (147.68, 112.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe15/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (150.38, 113.80)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe15/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
       (7) fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (151.09, 111.70)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (151.61, 114.70)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (149.61, 112.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_adda_dly/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.10, 111.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.96, 116.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.81, 116.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe9/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (147.49, 118.60)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe9/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (149.09, 119.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (147.68, 117.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (147.31, 120.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe11/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (145.64, 123.40)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe11/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.13, 122.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (145.09, 124.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (145.67, 124.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe8/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (141.87, 121.00)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe8/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.61, 120.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.69, 121.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.54, 118.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe12/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (139.06, 122.20)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe12/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.06, 121.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.80, 123.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.99, 120.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe13/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (134.02, 122.20)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe13/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.96, 121.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.73, 123.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.10, 120.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.11, 117.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (167.96, 118.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (163.45, 114.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.89, 114.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.15, 113.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.37, 118.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.86, 112.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.93, 116.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.99, 111.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.70, 117.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.77, 116.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (173.36, 112.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.92, 111.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe6/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (169.62, 121.00)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe6/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.81, 118.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.22, 121.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.91, 120.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe7/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (166.21, 122.20)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe7/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.78, 123.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.18, 120.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.59, 121.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe3/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (151.71, 116.20)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe3/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (152.79, 117.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (153.60, 115.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (151.68, 115.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (156.30, 115.00)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.12, 115.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.05, 114.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.49, 112.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe5/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (160.52, 118.60)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe5/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.63, 117.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.11, 119.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.34, 118.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe0/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (156.22, 123.40)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe0/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.78, 123.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.71, 124.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.60, 121.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe4/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (152.15, 122.20)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe4/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (153.09, 121.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (151.16, 123.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (151.98, 122.50)] [SINK PIN] 
    (4) cluster_header/I0/clock_opt_cts_ZCTSBUF_9330_6330:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_1P5] [Location (62.61, 247.00)] [Net: cluster_header/I0/rclk] [Fanout: 17] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (47.41, 247.90)] [SINK PIN] 
     (5) cluster_header/I0/dbginit_repeater/syncff/i0/u_FD/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (23.51, 247.30)] [SINK PIN] 
     (5) cluster_header/I0/rst_repeater/syncff/i0/u_FD/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (26.25, 244.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (45.27, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (40.90, 248.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (38.09, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (35.94, 247.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (33.28, 247.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (34.32, 248.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (30.76, 246.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (25.95, 246.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (28.54, 247.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (27.29, 248.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (25.21, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (31.43, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (40.01, 246.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (43.12, 247.90)] [SINK PIN] 
    (H) fpu_mul/rclk [Ref: fpu_mul] [Location (103.00, 135.88)] [HIERARCHY PIN: INPUT] 
     (4) fpu_mul/eco_cell_160:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_20] [Location (104.46, 136.20)] [Net: fpu_mul/eco_net_160] [Fanout: 1] 
      (5) fpu_mul/rclk_UPF_LS:A->X [Ref: saed14lvt_ulvl_ss0p72v125c_i0p6v/SAEDLVT14_LVLUBUF_IY2_2] [Location (108.23, 141.00)] [Net: fpu_mul/n334] [Fanout: 3] 
       (6) fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U3:A1->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_AN2_MM_8] [Location (143.24, 156.60)] [Net: fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clk] [ICG] [Fanout: 22] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (201.74, 141.30)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/clock_opt_cts_ZCTSBUF_7450_2548:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (187.64, 144.60)] [Net: fpu_mul/fpu_mul_frac_dp/clock_opt_cts_ZCTSNET_5] [Fanout: 6] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.12, 143.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.45, 140.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.34, 143.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (187.98, 138.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.49, 138.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.60, 137.70)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/clock_opt_cts_ZCTSBUF_4025_2544:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (187.64, 150.60)] [Net: fpu_mul/fpu_mul_frac_dp/clock_opt_cts_ZCTSNET_1] [Fanout: 6] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.42, 148.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.34, 154.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.23, 152.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (188.79, 145.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (186.35, 149.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (186.27, 148.50)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/clock_opt_cts_ZCTSBUF_6291_2546:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (197.63, 142.20)] [Net: fpu_mul/fpu_mul_frac_dp/clock_opt_cts_ZCTSNET_3] [Fanout: 9] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (204.63, 143.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (210.40, 143.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.22, 144.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.14, 138.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (211.21, 138.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (209.14, 140.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (208.92, 138.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (206.62, 143.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (210.99, 138.30)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.49, 139.50)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (201.30, 138.30)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (199.45, 141.90)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.26, 142.50)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (199.89, 137.70)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.63, 137.10)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (203.22, 138.30)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (203.22, 139.50)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.63, 140.10)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (165.51, 141.00)] [Net: fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
         (8) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/clock_opt_cts_ZCTSBUF_1522_2489:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (163.66, 141.00)] [Net: fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/clock_opt_cts_ZCTSNET_0] [Fanout: 18] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (163.48, 141.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.92, 141.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.92, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (167.18, 143.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (167.92, 139.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.22, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (167.77, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.29, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.84, 137.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.00, 140.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.26, 143.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.04, 138.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.59, 137.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (163.41, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (164.74, 137.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.58, 142.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (163.11, 139.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.58, 140.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/clock_opt_cts_ZCTSBUF_2214_2491:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_1P5] [Location (164.25, 142.20)] [Net: fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/clock_opt_cts_ZCTSNET_2] [Fanout: 12] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.36, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.25, 137.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (173.32, 137.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.18, 137.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.22, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.03, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.32, 137.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.88, 139.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.07, 138.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.85, 139.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.99, 141.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.73, 139.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/clock_opt_cts_ZCTSBUF_756_2490:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (164.33, 141.00)] [Net: fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/clock_opt_cts_ZCTSNET_1] [Fanout: 22] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.89, 143.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.22, 142.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.60, 143.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.37, 142.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.19, 141.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.63, 141.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.30, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.45, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.41, 139.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.26, 139.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.60, 137.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.60, 137.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.86, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.71, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.56, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.22, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.19, 144.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.19, 143.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.49, 144.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.34, 144.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.85, 143.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.04, 143.70)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (125.11, 166.20)] [Net: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
         (8) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/clock_opt_cts_ZCTSBUF_1816_2496:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (126.44, 166.20)] [Net: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/clock_opt_cts_ZCTSNET_0] [Fanout: 28] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.56, 167.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.41, 166.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.97, 164.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.82, 163.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.78, 165.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.71, 167.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.71, 168.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.86, 167.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.56, 168.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.82, 170.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.90, 170.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.90, 171.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.75, 171.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.30, 172.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.60, 173.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.53, 174.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.75, 173.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.52, 177.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.82, 178.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.04, 179.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.60, 176.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.97, 179.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.97, 178.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.67, 177.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.75, 176.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.45, 175.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.38, 174.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.63, 168.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/clock_opt_cts_ZCTSBUF_922_2497:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (127.33, 166.20)] [Net: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/clock_opt_cts_ZCTSNET_1] [Fanout: 27] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.34, 164.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.59, 162.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.82, 162.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.89, 162.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.74, 160.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.82, 159.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.74, 154.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.80, 152.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (126.19, 157.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (126.85, 155.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.00, 153.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (126.41, 156.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (126.56, 158.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.59, 161.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.41, 157.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.33, 155.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.70, 153.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.63, 154.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.18, 156.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.70, 155.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.15, 152.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.85, 153.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.33, 156.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.41, 158.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.59, 159.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.63, 165.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.67, 163.50)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (122.44, 214.20)] [Net: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
         (8) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/clock_opt_cts_ZCTSBUF_1707_2494:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (121.78, 214.20)] [Net: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/clock_opt_cts_ZCTSNET_0] [Fanout: 27] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.49, 210.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.78, 212.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.26, 211.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.26, 209.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.82, 206.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.52, 203.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.74, 201.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (126.33, 200.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.59, 202.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.22, 204.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.82, 203.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.37, 204.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.67, 206.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.55, 207.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.74, 208.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.34, 213.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.41, 212.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.41, 213.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.41, 211.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.64, 210.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.56, 209.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.71, 210.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.56, 211.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.41, 209.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.19, 207.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.89, 208.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.86, 203.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/clock_opt_cts_ZCTSBUF_843_2495:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (120.89, 214.20)] [Net: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/clock_opt_cts_ZCTSNET_1] [Fanout: 28] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.49, 215.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.34, 216.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.78, 217.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.49, 219.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.41, 218.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.60, 221.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.75, 221.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.97, 221.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.34, 223.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.12, 222.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.49, 225.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.64, 227.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.64, 226.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.64, 224.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.19, 222.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.41, 224.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.56, 228.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.71, 228.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.22, 227.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.49, 227.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.41, 225.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.49, 224.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.93, 219.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.78, 219.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.26, 218.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.63, 217.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.41, 215.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.56, 215.10)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (197.52, 140.10)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.11, 138.30)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.48, 140.70)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (204.70, 137.70)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (201.74, 137.70)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/clk_gate_q_reg/latch/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (142.59, 154.56)] [ICG] [IMPLICIT IGNORE PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (141.68, 154.20)] [ICG] [IMPLICIT IGNORE PIN] 
       (6) fpu_mul/clock_opt_cts_ZCTSBUF_5872_2559:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_6] [Location (130.95, 179.40)] [Net: fpu_mul/clock_opt_cts_ZCTSNET_5] [Fanout: 18] 
        (7) fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U3:A1->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_AN2_MM_12] [Location (125.85, 148.20)] [Net: fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clk] [ICG] [Fanout: 21] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (122.52, 151.80)] [Net: fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 12] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.52, 150.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.60, 150.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.38, 149.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.75, 152.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.60, 152.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.45, 152.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.67, 153.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.22, 149.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.37, 149.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.30, 150.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.67, 151.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.08, 148.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/clock_opt_cts_ZCTSBUF_2511_2540:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (142.13, 148.20)] [Net: fpu_mul/fpu_mul_exp_dp/clock_opt_cts_ZCTSNET_0] [Fanout: 17] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (148.61, 146.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.65, 149.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.80, 149.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.69, 147.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.69, 146.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.61, 144.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.46, 151.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (148.90, 150.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (148.53, 152.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (148.31, 150.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.09, 150.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.32, 143.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.06, 148.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.91, 147.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.31, 144.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (147.87, 149.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.61, 146.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (155.67, 139.80)] [Net: fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 11] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.90, 142.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.12, 141.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.60, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.75, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.67, 139.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.60, 137.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.01, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.16, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.75, 139.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.75, 142.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.27, 141.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (125.40, 145.80)] [Net: fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 10] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.22, 146.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.37, 144.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.67, 143.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.88, 146.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.23, 146.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.30, 146.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.52, 144.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.22, 144.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.41, 142.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.07, 144.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (121.55, 159.00)] [Net: fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 13] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.41, 158.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.26, 160.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.56, 159.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.64, 161.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.19, 156.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.49, 161.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.11, 157.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.34, 158.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.19, 158.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.55, 159.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.19, 156.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.19, 158.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.34, 157.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (116.52, 187.80)] [Net: fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 10] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (117.16, 189.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.05, 184.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (117.97, 186.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.05, 185.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.20, 186.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.79, 188.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.20, 185.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (117.60, 188.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.31, 189.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.83, 187.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (116.37, 195.00)] [Net: fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 11] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.12, 195.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.05, 196.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (117.60, 197.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.49, 196.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.75, 197.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.34, 194.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.19, 193.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.20, 195.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.19, 192.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.34, 193.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.34, 192.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.61, 137.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.69, 137.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.46, 139.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.61, 141.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.39, 138.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.83, 141.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.54, 138.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.10, 143.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.76, 143.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (149.94, 144.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (148.61, 140.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (149.57, 143.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (137.39, 141.00)] [Net: fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 7] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.47, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.95, 143.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.40, 140.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.47, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.25, 137.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.40, 141.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.47, 139.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (130.36, 149.40)] [Net: fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 10] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.18, 148.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.33, 148.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.11, 147.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.33, 146.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.33, 146.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.18, 149.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.55, 150.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.03, 151.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.52, 151.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.33, 149.70)] [SINK PIN] 
        (7) fpu_mul/clock_opt_cts_ZCTSBUF_5141_2558:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_3] [Location (132.51, 191.40)] [Net: fpu_mul/clock_opt_cts_ZCTSNET_4] [Fanout: 25] 
         (8) fpu_mul/fpu_mul_ctl/i_m2stg_qnan_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.11, 195.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_sign2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.89, 194.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (127.62, 203.40)] [Net: fpu_mul/fpu_mul_ctl/i_m1stg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 5] 
          (9) fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.44, 202.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.59, 201.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.29, 202.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.88, 203.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.37, 204.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_dblop_inv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.52, 198.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.37, 198.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.18, 195.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.25, 198.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.10, 198.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.15, 199.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.63, 200.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.52, 198.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.37, 200.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.48, 200.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.89, 197.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_exp_in1_exp_eq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (126.19, 195.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_frac_in1_53_32_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.22, 192.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_frac_in1_54/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.89, 197.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_frac_in1_51/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.18, 200.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m2stg_sign2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.70, 194.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3astg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (135.39, 197.40)] [Net: fpu_mul/fpu_mul_ctl/i_m3astg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
          (9) fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.69, 195.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.10, 196.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.10, 197.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m2stg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (132.88, 202.20)] [Net: fpu_mul/fpu_mul_ctl/i_m2stg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 1] 
          (9) fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.11, 202.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_2] [Location (127.44, 199.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_sngop/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.00, 196.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m2stg_nan_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.77, 194.10)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/ckbuf_1/U3/A1 [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_AN2_4] [Location (136.16, 215.70)] [IMPLICIT IGNORE PIN] 
        (7) fpu_mul/clock_opt_cts_ZCTSBUF_941_2556:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_3] [Location (130.51, 153.00)] [Net: fpu_mul/clock_opt_cts_ZCTSNET_2] [Fanout: 25] 
         (8) fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clken_reg/G [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_LDNQ_V1_1] [Location (151.04, 155.58)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m4stg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (154.19, 149.40)] [Net: fpu_mul/fpu_mul_ctl/i_m4stg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 4] 
          (9) fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.19, 150.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (152.44, 149.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.79, 149.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.93, 148.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m6stg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (152.04, 149.40)] [Net: fpu_mul/fpu_mul_ctl/i_m6stg_opdec/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (151.94, 150.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (152.16, 148.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (151.86, 149.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_sign_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.04, 150.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_of_out_tmp2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.93, 147.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_nx_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (167.70, 145.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m6stg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (170.17, 142.20)] [Net: fpu_mul/fpu_mul_ctl/i_m6stg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 10] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.99, 141.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.92, 141.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.92, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.14, 140.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.07, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.73, 144.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.55, 143.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.85, 142.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.58, 144.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.40, 143.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m5stg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (164.70, 147.00)] [Net: fpu_mul/fpu_mul_ctl/i_m5stg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 4] 
          (9) fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (164.22, 147.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.15, 146.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.48, 144.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (163.85, 146.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_uf_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.82, 146.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_of_out_tmp1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.64, 149.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_pipe_active/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (150.83, 156.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_nv_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.23, 159.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m5stg_fmulda/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.16, 154.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_of_out_cout/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.93, 147.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m5stg_rnd_mode/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.93, 152.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m4stg_of_mask/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (152.01, 157.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m4stg_nv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.38, 160.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m4stg_sign/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.56, 162.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m5stg_nv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.31, 159.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3stg_rnd_mode/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (152.52, 158.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3stg_rnd_mode/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.12, 161.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m4stg_rnd_mode/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.27, 156.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m5stg_of_mask/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (152.68, 156.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m4stg_opdec/clk_gate_q_reg/latch/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (148.37, 156.96)] [ICG] [IMPLICIT IGNORE PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m4stg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (147.45, 156.60)] [ICG] [IMPLICIT IGNORE PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m5stg_opdec/clk_gate_q_reg/latch/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (150.73, 154.56)] [ICG] [IMPLICIT IGNORE PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m5stg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (149.82, 154.20)] [ICG] [IMPLICIT IGNORE PIN] 
        (7) fpu_mul/clock_opt_cts_ZCTSBUF_2564_2554:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_DEL_R2V1_2] [Location (131.32, 163.80)] [Net: fpu_mul/clock_opt_cts_ZCTSNET_0] [Fanout: 22] 
         (8) fpu_mul/i_m4stg_frac/ckbuf_0/clken_reg/G [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_LDNQ_V1_1] [Location (142.97, 167.22)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_mul/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.13, 162.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_rnd_mode/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.47, 164.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_rnd_mode/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.32, 166.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_sign1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.84, 168.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3astg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (140.05, 157.80)] [Net: fpu_mul/fpu_mul_ctl/i_m3astg_opdec/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
          (9) fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.73, 158.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.54, 157.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.65, 157.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m4stg_right_shift/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.50, 157.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3astg_rnd_mode/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (148.76, 164.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3astg_rnd_mode/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (148.61, 162.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3bstg_rnd_mode/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (152.83, 162.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3stg_sign/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (150.61, 163.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m2stg_rnd_mode/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.76, 162.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m2stg_rnd_mode/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.68, 164.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3bstg_of_mask/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.98, 163.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3bstg_sign/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.83, 163.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3bstg_nv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.13, 163.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3astg_of_mask/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.47, 166.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3bstg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (145.90, 167.40)] [Net: fpu_mul/fpu_mul_ctl/i_m3bstg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
          (9) fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.69, 165.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (147.05, 168.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3astg_nv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.62, 166.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (137.02, 163.80)] [Net: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
          (9) fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.03, 163.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.95, 164.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3astg_sign/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.84, 167.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/clk_gate_q_reg/latch/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (145.11, 161.76)] [ICG] [IMPLICIT IGNORE PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (144.20, 161.40)] [ICG] [IMPLICIT IGNORE PIN] 
        (7) fpu_mul/fpu_mul_ctl/dffrl_mul_ctl/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPRBQ_V2LP_1] [Location (126.44, 140.22)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_ctl/i_mul_frac_in2_50_0_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (126.26, 183.30)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (126.04, 184.50)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_ctl/i_mul_exp_in1_exp_neq_ffs/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.22, 189.90)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_ctl/i_mul_frac_in1_53_0_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.67, 191.10)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_ctl/i_mul_frac_in1_50_0_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.59, 191.70)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_ctl/i_mul_frac_in2_54/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.22, 188.10)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_ctl/i_mul_frac_in2_51/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.45, 186.90)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_ctl/i_mul_frac_in2_53_32_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.15, 182.70)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_eq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.89, 181.50)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_ctl/i_mul_frac_in2_53_0_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.70, 180.30)] [SINK PIN] 
        (7) fpu_mul/i_m4stg_frac/ckbuf_0/U3:A1->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_AN2_8] [Location (187.64, 191.40)] [Net: fpu_mul/i_m4stg_frac/ckbuf_0/clk] [ICG] [Fanout: 1] 
         (8) fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSINV_9603_2529:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_INV_S_6] [Location (189.26, 195.00)] [Net: fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSNET_30] [Fanout: 4] 
          (9) fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSINV_4718_2528:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_INV_S_1] [Location (188.89, 184.20)] [Net: fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSNET_29] [Fanout: 7] 
           (10) fpu_mul/i_m4stg_frac/a2cot_dff/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (193.30, 183.30)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/psum_dff/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.01, 186.90)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/a2sum_dff/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.82, 183.90)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/a2sum_dff/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.93, 185.70)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/a2sum_dff/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.08, 181.50)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/a2sum_dff/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (187.16, 182.10)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/a2cot_dff/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.71, 184.50)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSINV_6985_2524:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_INV_S_1P5] [Location (171.87, 178.20)] [Net: fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSNET_25] [Fanout: 11] 
           (10) fpu_mul/i_m4stg_frac/a2sum_dff/q_reg_85_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.77, 176.70)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.21, 179.10)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.21, 177.90)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.54, 176.10)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.58, 180.30)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_63_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.06, 177.90)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/psum_dff/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.84, 177.30)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/psum_dff/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.90, 175.50)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/psum_dff/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.50, 177.30)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/psum_dff/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.36, 179.10)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/psum_dff/q_reg_63_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.29, 179.10)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSINV_3980_2522:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_INV_S_1] [Location (190.74, 193.80)] [Net: fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSNET_23] [Fanout: 6] 
           (10) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.49, 188.70)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/clock_opt_cts_ccd_setup_inst_4691:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_0P5] [Location (191.85, 192.60)] [Net: fpu_mul/i_m4stg_frac/clock_opt_cts_ccd_setup_0] [Fanout: 5] 
            (11) fpu_mul/i_m4stg_frac/psum_dff/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.86, 191.70)] [SINK PIN] 
            (11) fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSBUF_2960_2521:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (188.97, 197.40)] [Net: fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSNET_22] [Fanout: 8] 
             (12) fpu_mul/i_m4stg_frac/out_dff/q_reg_70_/CK [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_FSDPQ_V3_2] [Location (188.87, 175.62)] [SINK PIN] 
             (12) fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSBUF_1776_2519:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_DEL_R2V1_2] [Location (189.71, 193.80)] [Net: fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSNET_21] [Fanout: 10] 
              (13) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (208.18, 186.30)] [SINK PIN] 
              (13) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (211.29, 195.30)] [SINK PIN] 
              (13) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (210.32, 194.10)] [SINK PIN] 
              (13) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (210.69, 192.90)] [SINK PIN] 
              (13) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (207.73, 191.70)] [SINK PIN] 
              (13) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (206.48, 186.90)] [SINK PIN] 
              (13) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (206.92, 184.50)] [SINK PIN] 
              (13) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (206.77, 182.10)] [SINK PIN] 
              (13) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (206.77, 183.30)] [SINK PIN] 
              (13) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.86, 187.50)] [SINK PIN] 
             (12) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (188.94, 192.30)] [SINK PIN] 
             (12) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.71, 189.90)] [SINK PIN] 
             (12) fpu_mul/i_m4stg_frac/out_dff/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.53, 173.10)] [SINK PIN] 
             (12) fpu_mul/i_m4stg_frac/out_dff/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.31, 178.50)] [SINK PIN] 
             (12) fpu_mul/i_m4stg_frac/out_dff/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.23, 177.30)] [SINK PIN] 
             (12) fpu_mul/i_m4stg_frac/out_dff/q_reg_69_/CK [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_FSDPQ_V3_2] [Location (191.16, 175.98)] [SINK PIN] 
            (11) fpu_mul/i_m4stg_frac/a2cot_dff/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.55, 197.10)] [SINK PIN] 
            (11) fpu_mul/i_m4stg_frac/a2sum_dff/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.19, 197.10)] [SINK PIN] 
            (11) fpu_mul/i_m4stg_frac/a2sum_dff/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (193.60, 192.90)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/psum_dff/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (187.53, 191.10)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/a2sum_dff/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.86, 195.30)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/a2cot_dff/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.86, 194.10)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (187.01, 189.90)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSINV_8555_2523:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_INV_S_1] [Location (181.35, 178.20)] [Net: fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSNET_24] [Fanout: 2] 
           (10) fpu_mul/i_m4stg_frac/a2sum_dff/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (181.46, 174.90)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/a2sum_dff/q_reg_65_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (181.69, 177.90)] [SINK PIN] 
        (7) fpu_mul/i_m4stg_frac/booth/ckbuf_0/U3:A1->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_AN2_MM_8] [Location (141.24, 183.00)] [Net: fpu_mul/i_m4stg_frac/booth/ckbuf_0/clk] [ICG] [Fanout: 14] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff8/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.06, 176.70)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/clock_opt_cts_ZCTSBUF_1857_2488:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (141.90, 181.80)] [Net: fpu_mul/i_m4stg_frac/booth/clock_opt_cts_ZCTSNET_1] [Fanout: 12] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.21, 183.90)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.21, 191.70)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff0/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.95, 186.90)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.95, 193.50)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.87, 188.10)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff3/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.28, 191.10)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff3/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.06, 190.50)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.21, 192.30)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff6/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.84, 182.70)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff9/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.84, 185.10)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff8/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.99, 180.90)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.69, 182.70)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff15/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (145.20, 174.30)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff14/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.58, 173.70)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff14/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (145.20, 172.50)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff13/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (145.72, 169.50)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff13/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.58, 171.30)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff13/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.98, 170.10)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff12/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.76, 179.70)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff11/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.84, 177.90)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff11/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.21, 172.50)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff11/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.91, 180.30)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.69, 177.90)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff9/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.54, 179.10)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg/G [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_LDNQ_V1_1] [Location (126.18, 149.22)] [SINK PIN] 
       (6) fpu_mul/i_m4stg_frac/booth/ckbuf_1/U3:A1->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_AN2_MM_1] [Location (132.14, 178.20)] [Net: fpu_mul/i_m4stg_frac/booth/ckbuf_1/clk] [ICG] [Fanout: 5] 
        (7) fpu_mul/i_m4stg_frac/booth/hld_dff0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.77, 179.70)] [SINK PIN] 
        (7) fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.77, 177.90)] [SINK PIN] 
        (7) fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.77, 177.30)] [SINK PIN] 
        (7) fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.33, 176.70)] [SINK PIN] 
        (7) fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.92, 180.30)] [SINK PIN] 
    (4) fpu_in/fpu_in_ctl/i_fp_type_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.03, 184.30)] [SINK PIN] 
    (4) fpu_in/clock_opt_cts_ZCTSBUF_1859_6327:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (92.29, 152.20)] [Net: fpu_in/clock_opt_cts_ZCTSNET_0] [Fanout: 30] 
     (5) fpu_in/fpu_in_ctl/i_valid_packet_dly/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.62, 148.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_73_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.67, 157.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_85_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.67, 155.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.89, 153.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_77_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.23, 151.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_71_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.19, 149.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_68_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.97, 148.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.63, 145.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_69_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.41, 147.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_80_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.75, 148.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.89, 151.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.92, 144.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.40, 144.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.78, 144.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.15, 154.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.15, 152.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.52, 156.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_81_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.74, 158.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.74, 157.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_93_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.66, 147.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.07, 150.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.37, 148.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.66, 151.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.70, 154.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.48, 154.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.81, 151.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.66, 150.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.66, 151.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.62, 153.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.44, 150.10)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_119_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.77, 186.10)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_103_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.22, 187.90)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_101_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.44, 189.70)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.81, 184.30)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/i_inq_din_d1/clock_opt_cts_ZCTSBUF_3948_6325:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (96.28, 221.80)] [Net: fpu_in/fpu_in_dp/i_inq_din_d1/clock_opt_cts_ZCTSNET_1] [Fanout: 23] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_114_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.48, 210.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_127_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.33, 210.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_141_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.10, 208.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_106_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.29, 204.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.98, 202.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_151_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.81, 205.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_121_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.73, 198.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_116_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.25, 200.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_128_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.74, 204.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_117_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.14, 197.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.77, 193.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.52, 192.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_136_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.81, 194.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_58_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.85, 189.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_145_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.51, 198.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_63_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.21, 196.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_61_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.92, 190.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_60_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.92, 193.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_122_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.25, 200.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_124_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.88, 202.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_129_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.29, 208.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_130_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.96, 205.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_123_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.00, 207.10)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/i_inq_din_d1/clock_opt_cts_ZCTSBUF_741_6328:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (93.32, 152.20)] [Net: fpu_in/fpu_in_dp/i_inq_din_d1/clock_opt_cts_ZCTSNET_4] [Fanout: 18] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_84_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.77, 160.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.55, 160.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_78_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.59, 163.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_94_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.08, 164.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_70_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.45, 166.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_83_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.30, 169.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_72_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.33, 171.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.57, 170.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_89_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.63, 168.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.55, 165.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.41, 162.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_79_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.60, 160.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_112_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.62, 162.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_91_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.44, 165.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.44, 168.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_98_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.21, 170.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.29, 165.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_137_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.48, 162.10)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/i_inq_din_d1/clock_opt_cts_ZCTSBUF_7208_6332:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (93.03, 185.80)] [Net: fpu_in/fpu_in_dp/i_inq_din_d1/clock_opt_cts_ZCTSNET_5] [Fanout: 18] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_135_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.52, 183.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_133_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.96, 183.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_95_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.05, 177.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_87_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.96, 175.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_88_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.29, 174.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_102_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.29, 172.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_86_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.96, 177.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.77, 179.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_90_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.77, 183.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_120_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.81, 177.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_76_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.26, 171.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.55, 171.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_104_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.70, 181.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_105_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.96, 178.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_134_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.59, 176.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_100_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.67, 174.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_75_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.44, 174.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_96_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.15, 171.70)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/clock_opt_cts_ZCTSBUF_3075_6326:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (97.32, 221.80)] [Net: fpu_in/fpu_in_dp/clock_opt_cts_ZCTSNET_1] [Fanout: 19] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_115_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.88, 220.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_op_in/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.51, 227.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_107_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.36, 215.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_109_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.92, 213.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_150_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.44, 214.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_118_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.29, 214.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_125_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.00, 220.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_110_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.66, 217.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_113_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.52, 214.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_126_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.11, 219.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_132_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.00, 226.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_146_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.26, 228.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_131_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.51, 223.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_142_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.92, 225.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_147_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.81, 229.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_140_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.07, 224.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_154_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.36, 226.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_139_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.66, 221.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_108_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.25, 218.50)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/clock_opt_cts_ZCTSBUF_5743_6324:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (96.28, 221.80)] [Net: fpu_in/fpu_in_dp/clock_opt_cts_ZCTSNET_0] [Fanout: 30] 
     (5) fpu_in/fpu_in_dp/i_fp_id_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.33, 237.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_153_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.99, 231.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_144_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.96, 234.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_149_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.25, 232.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_148_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.40, 236.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_138_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.81, 234.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_143_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.48, 230.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_152_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.92, 231.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.84, 244.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_61_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.11, 238.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_60_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.96, 240.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.29, 241.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.70, 244.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.77, 244.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.84, 245.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_rnd_mode_in/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.05, 239.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_rnd_mode_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.88, 243.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_fcc_in/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.77, 240.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_fcc_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.99, 243.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_op_in/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.62, 237.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_op_in/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.62, 241.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_op_in/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.62, 239.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_op_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.84, 241.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_op_in/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.92, 240.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_op_in/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.25, 238.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_op_in/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.84, 240.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_id_in/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.62, 236.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_id_in/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.84, 238.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_id_in/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.95, 243.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_id_in/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.40, 234.10)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/i_fp_srcb_in/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (83.19, 177.40)] [Net: fpu_in/fpu_in_dp/i_fp_srcb_in/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 21] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.20, 166.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/clock_opt_cts_ZCTSBUF_1710_6308:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (82.89, 173.80)] [Net: fpu_in/fpu_in_dp/i_fp_srcb_in/clock_opt_cts_ZCTSNET_1] [Fanout: 23] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.98, 165.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.01, 164.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (74.94, 160.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.31, 162.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.76, 159.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.16, 156.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.05, 160.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.00, 159.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.23, 151.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.72, 150.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.76, 152.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.57, 151.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.09, 150.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.61, 153.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.16, 154.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.94, 155.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.61, 153.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.38, 157.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.64, 156.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.68, 151.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.34, 156.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.20, 160.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.20, 161.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/clock_opt_cts_ZCTSBUF_3017_6309:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (82.45, 177.40)] [Net: fpu_in/fpu_in_dp/i_fp_srcb_in/clock_opt_cts_ZCTSNET_2] [Fanout: 27] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.78, 183.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.23, 198.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.44, 202.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.85, 203.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_60_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.71, 203.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.22, 202.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_61_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.48, 200.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.97, 196.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.74, 198.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_63_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.92, 201.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.59, 196.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_67_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.37, 196.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_58_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.30, 194.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.58, 194.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_68_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.41, 191.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.11, 192.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.93, 190.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.63, 188.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.22, 189.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.49, 187.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.75, 186.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.71, 184.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.00, 182.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.30, 185.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.93, 187.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.93, 184.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.86, 184.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_66_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.30, 180.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_65_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.56, 175.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_64_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.58, 172.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.49, 166.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.37, 168.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.08, 181.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.37, 174.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.23, 172.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.60, 169.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.16, 175.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.34, 166.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.93, 169.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.23, 170.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.71, 178.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.05, 177.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.90, 168.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.38, 173.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.00, 169.30)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/i_fp_srca_in/clock_opt_cts_ZCTSBUF_8286_6329:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (86.44, 244.60)] [Net: fpu_in/fpu_in_dp/i_fp_srca_in/clock_opt_cts_ZCTSNET_1] [Fanout: 26] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.26, 244.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.71, 247.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.00, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.41, 245.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.56, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.71, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.08, 246.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.27, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.34, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.79, 246.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.49, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.60, 246.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.91, 244.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.15, 248.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.15, 246.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.22, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.70, 245.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.63, 245.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.55, 245.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_58_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.63, 242.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.22, 241.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.55, 244.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_63_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.85, 243.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.48, 244.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.63, 246.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.91, 243.10)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/i_fp_srca_in/clock_opt_cts_ZCTSBUF_8765_6331:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (61.73, 247.00)] [Net: fpu_in/fpu_in_dp/i_fp_srca_in/clock_opt_cts_ZCTSNET_3] [Fanout: 16] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (57.92, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.91, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.13, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.83, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (70.72, 246.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (64.58, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (68.95, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (66.73, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (62.36, 248.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (60.07, 248.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (61.10, 246.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (53.63, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (49.49, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (51.56, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (55.78, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (56.15, 246.70)] [SINK PIN] 
    (4) i_fpu_inq_sram/clk_gate_byte_wen_d1_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (81.85, 181.00)] [Net: i_fpu_inq_sram/clk_gate_byte_wen_d1_reg/ENCLK] [ICG] [Fanout: 1] 
     (5) i_fpu_inq_sram/clock_opt_cts_ZCTSBUF_9964_6318:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (83.19, 181.00)] [Net: i_fpu_inq_sram/clock_opt_cts_ZCTSNET_8] [Fanout: 26] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_156_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.63, 204.10)] [SINK PIN] 
      (6) i_fpu_inq_sram/clock_opt_cts_ZCTSBUF_1937_6311:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (87.40, 214.60)] [Net: i_fpu_inq_sram/clock_opt_cts_ZCTSNET_1] [Fanout: 17] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_158_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.56, 233.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_130_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.78, 223.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_137_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.44, 230.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_159_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.52, 228.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_136_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.67, 226.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_147_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.22, 225.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_145_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.08, 225.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_157_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.70, 233.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_154_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.59, 238.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_149_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.56, 237.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_143_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.89, 235.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_148_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.67, 234.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_152_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.44, 237.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_151_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.74, 238.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_146_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.52, 240.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_153_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.37, 240.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wr_en_d1_reg/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.37, 234.70)] [SINK PIN] 
      (6) i_fpu_inq_sram/clock_opt_cts_ZCTSBUF_2902_6312:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (88.07, 214.60)] [Net: i_fpu_inq_sram/clock_opt_cts_ZCTSNET_2] [Fanout: 18] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_123_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.15, 215.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_113_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.60, 219.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_120_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.52, 220.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_144_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.52, 222.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_112_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.71, 217.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_118_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.85, 216.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_119_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.52, 211.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_134_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.93, 208.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.26, 210.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_111_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.74, 207.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_128_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.78, 208.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_114_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.93, 214.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_115_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.41, 218.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_65_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.56, 218.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_131_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.99, 219.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_155_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.30, 214.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_132_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.59, 212.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_141_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.82, 209.50)] [SINK PIN] 
      (6) i_fpu_inq_sram/clock_opt_cts_ZCTSBUF_516_6313:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_U_0P5] [Location (78.08, 181.00)] [Net: i_fpu_inq_sram/clock_opt_cts_ZCTSNET_3] [Fanout: 16] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_80_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.57, 178.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.08, 180.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_139_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.23, 180.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_138_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.93, 181.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_100_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.93, 182.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_109_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.92, 189.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_108_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.92, 188.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_95_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.00, 187.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_66_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.00, 185.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_124_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.56, 184.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_58_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.64, 187.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_110_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.64, 183.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.64, 181.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_91_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.90, 181.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_140_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.83, 180.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_92_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.35, 178.90)] [SINK PIN] 
      (6) i_fpu_inq_sram/clock_opt_cts_ZCTSBUF_4655_6314:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (78.08, 157.00)] [Net: i_fpu_inq_sram/clock_opt_cts_ZCTSNET_4] [Fanout: 17] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_78_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.12, 157.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_86_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (74.05, 158.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/rdptr_d1_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.67, 152.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.60, 148.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.79, 150.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.01, 151.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/rdptr_d1_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.53, 153.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.45, 153.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/rdptr_d1_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.97, 154.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.60, 154.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/rdptr_d1_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.38, 156.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_90_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.90, 159.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_89_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.45, 160.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.45, 162.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrptr_d1_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.12, 163.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_60_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.34, 165.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.52, 160.30)] [SINK PIN] 
      (6) i_fpu_inq_sram/clock_opt_cts_ZCTSBUF_6960_6315:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (78.01, 141.40)] [Net: i_fpu_inq_sram/clock_opt_cts_ZCTSNET_5] [Fanout: 31] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.08, 131.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.79, 129.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.68, 126.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.75, 125.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.23, 128.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.68, 126.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.53, 123.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.97, 122.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.86, 123.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.90, 122.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.24, 127.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.16, 124.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.53, 126.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.31, 127.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.38, 123.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.31, 124.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.86, 131.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.64, 132.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.79, 129.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.72, 130.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_79_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.79, 132.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.86, 133.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_70_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.08, 133.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.27, 126.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.05, 124.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.12, 127.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.75, 127.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.53, 128.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.01, 130.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_71_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.93, 132.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.86, 130.30)] [SINK PIN] 
      (6) i_fpu_inq_sram/clock_opt_cts_ZCTSBUF_5804_6316:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (77.34, 141.40)] [Net: i_fpu_inq_sram/clock_opt_cts_ZCTSNET_6] [Fanout: 26] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.86, 138.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.90, 144.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_74_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.20, 147.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_82_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.68, 148.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.35, 146.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.68, 137.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.75, 137.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.42, 139.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.31, 135.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.86, 136.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_87_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.01, 140.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_97_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.35, 139.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_98_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.57, 143.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_85_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.87, 142.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.01, 142.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrptr_d1_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.31, 140.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_104_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.45, 142.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.45, 144.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_76_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.16, 148.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.68, 147.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.67, 144.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_102_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.90, 143.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_69_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.53, 142.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.08, 136.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_116_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.93, 138.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_72_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.23, 136.90)] [SINK PIN] 
      (6) i_fpu_inq_sram/clock_opt_cts_ZCTSBUF_8264_6317:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (78.08, 170.20)] [Net: i_fpu_inq_sram/clock_opt_cts_ZCTSNET_7] [Fanout: 21] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.64, 173.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_83_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.68, 168.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_84_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (74.65, 163.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_99_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.76, 165.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_77_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.53, 172.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_150_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (74.35, 166.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_75_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.53, 168.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.46, 169.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_94_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.50, 170.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_103_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.57, 171.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_101_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.38, 171.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.68, 173.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_105_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.59, 177.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_93_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.42, 175.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_81_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.05, 174.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_96_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.94, 163.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_88_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.60, 174.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_107_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.64, 175.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_142_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.71, 168.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_117_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.49, 171.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_73_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.15, 174.70)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_121_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.08, 199.90)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_106_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.00, 193.90)] [SINK PIN] 
      (6) i_fpu_inq_sram/ren_d1_reg/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.41, 202.90)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrptr_d1_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.71, 193.90)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrptr_d1_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.56, 189.10)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_135_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.67, 198.70)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_133_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.01, 196.90)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_129_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.60, 198.70)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_127_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.67, 201.10)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_126_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.82, 195.10)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_125_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.86, 194.50)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_122_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.15, 197.50)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_68_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.01, 192.70)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_67_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.45, 192.10)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_64_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.41, 188.50)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_63_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.75, 190.30)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_61_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.23, 192.10)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.68, 190.90)] [SINK PIN] 
    (4) fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U2:A1->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_AN2_MM_0P5] [Location (107.46, 91.00)] [Net: fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clk] [ICG] [Fanout: 4] 
     (5) fpu_div/fpu_div_exp_dp/i_div_exp_out/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (114.93, 85.00)] [Net: fpu_div/fpu_div_exp_dp/i_div_exp_out/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 13] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.05, 87.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.68, 84.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.90, 85.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.63, 87.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.75, 84.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.72, 83.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.46, 81.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.60, 82.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.23, 82.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.90, 87.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.09, 85.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.53, 84.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.68, 85.90)] [SINK PIN] 
     (5) fpu_div/fpu_div_exp_dp/i_div_exp_in1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (106.57, 94.60)] [Net: fpu_div/fpu_div_exp_dp/i_div_exp_in1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 11] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (107.65, 91.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (105.21, 96.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (106.98, 97.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (106.47, 90.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (106.32, 94.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (108.69, 94.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (105.58, 91.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.47, 93.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (108.32, 95.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (109.80, 93.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (106.69, 93.70)] [SINK PIN] 
     (5) fpu_div/fpu_div_exp_dp/i_div_exp_in2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (99.69, 94.60)] [Net: fpu_div/fpu_div_exp_dp/i_div_exp_in2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 11] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.88, 94.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.88, 95.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (103.14, 96.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.03, 93.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.88, 92.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.07, 96.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.17, 93.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (103.36, 94.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.14, 96.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.07, 92.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.90, 95.50)] [SINK PIN] 
     (5) fpu_div/fpu_div_exp_dp/i_div_exp1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (107.16, 83.80)] [Net: fpu_div/fpu_div_exp_dp/i_div_exp1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 13] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (108.54, 86.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (108.09, 79.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.02, 80.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.99, 82.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (106.98, 81.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (105.58, 79.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (109.06, 82.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (106.98, 82.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (108.97, 84.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (106.24, 84.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.76, 83.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (108.24, 85.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (108.61, 84.70)] [SINK PIN] 
    (4) fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U2:A1->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_AN2_MM_3] [Location (84.81, 105.40)] [Net: fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clk] [ICG] [Fanout: 24] 
     (5) fpu_div/fpu_div_frac_dp/clock_opt_cts_sbcto_st1_inst_7833:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (83.70, 93.40)] [Net: fpu_div/fpu_div_frac_dp/clock_opt_cts_sbcto_st1_0] [Fanout: 7] 
      (6) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (65.91, 78.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/clock_opt_cts_ZCTSBUF_2916_6323:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (81.93, 92.20)] [Net: fpu_div/fpu_div_frac_dp/i_div_norm_inv/clock_opt_cts_ZCTSNET_1] [Fanout: 32] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.01, 88.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.30, 89.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.67, 86.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.59, 87.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.52, 87.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.23, 89.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.86, 90.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.11, 90.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.52, 87.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.30, 88.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.16, 88.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.79, 90.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.30, 93.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.74, 92.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.60, 93.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.71, 92.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.23, 95.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.09, 96.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.59, 96.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.01, 94.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.86, 90.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.53, 91.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.71, 91.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.27, 93.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.05, 93.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.54, 93.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.05, 94.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (74.05, 94.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.91, 94.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.83, 93.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.20, 94.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.08, 89.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/clock_opt_cts_ZCTSBUF_1285_6321:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (79.71, 88.60)] [Net: fpu_div/fpu_div_frac_dp/clock_opt_cts_ZCTSNET_1] [Fanout: 32] 
       (7) fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.39, 83.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.35, 82.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.59, 80.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.94, 81.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.20, 82.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (69.47, 80.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (70.72, 81.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.02, 80.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.24, 79.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.02, 81.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.75, 82.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.00, 78.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.20, 77.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.61, 78.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.75, 78.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.97, 79.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.01, 81.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.75, 81.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.12, 79.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.49, 78.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.74, 77.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.74, 75.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.34, 79.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.64, 78.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.60, 76.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.67, 74.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.23, 77.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.86, 73.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.23, 76.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.46, 79.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (74.20, 83.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (72.94, 82.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_shl_save/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (71.27, 46.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_shl_save/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_save/clock_opt_cts_ZCTSBUF_1163_6291:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (73.27, 46.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_shl_save/clock_opt_cts_ZCTSNET_1] [Fanout: 30] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (72.50, 60.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.02, 55.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (74.94, 57.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.68, 58.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.01, 60.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.94, 55.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.83, 56.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.79, 58.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.08, 57.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.01, 57.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.05, 60.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.53, 62.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.05, 60.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.45, 63.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.68, 64.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.75, 64.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.60, 64.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.64, 66.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.38, 63.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.83, 58.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (74.94, 61.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (61.92, 60.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (59.77, 60.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (62.07, 61.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (63.99, 60.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (65.60, 58.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (64.95, 58.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (65.69, 61.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (67.62, 60.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (68.93, 60.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_save/clock_opt_cts_ZCTSBUF_1979_6290:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (72.60, 46.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_shl_save/clock_opt_cts_ZCTSNET_0] [Fanout: 23] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.69, 39.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.76, 31.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.17, 29.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.31, 29.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.61, 28.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.83, 28.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.79, 26.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.94, 26.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.76, 32.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.69, 30.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.98, 34.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (74.20, 37.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.90, 33.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.98, 31.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.38, 30.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.53, 30.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.75, 27.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.53, 29.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.76, 33.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.46, 35.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.91, 37.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (67.39, 39.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (67.62, 36.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (101.61, 41.80)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/clock_opt_cts_ZCTSBUF_1358_6295:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (103.61, 41.80)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/clock_opt_cts_ZCTSNET_1] [Fanout: 30] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (105.71, 27.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (109.94, 52.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.61, 50.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.57, 52.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.90, 49.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (111.50, 51.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (109.50, 49.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.76, 41.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.24, 32.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.31, 30.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (111.28, 37.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (111.79, 34.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (111.87, 33.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.05, 36.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (111.05, 38.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.24, 40.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.83, 42.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (111.13, 45.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.24, 46.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.61, 46.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.76, 48.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.72, 45.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.61, 43.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.77, 25.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.84, 23.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.77, 23.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.69, 25.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (106.61, 25.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (107.87, 26.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (109.28, 28.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/clock_opt_cts_ZCTSBUF_2351_6294:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (102.94, 41.80)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/clock_opt_cts_ZCTSNET_0] [Fanout: 25] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.07, 46.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.18, 59.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.33, 59.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.74, 57.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.67, 58.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.81, 56.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.55, 56.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.48, 55.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.85, 52.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.70, 49.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (103.43, 49.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (103.73, 53.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.91, 55.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.76, 57.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (108.02, 58.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.69, 57.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.18, 57.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.33, 57.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.48, 59.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.77, 58.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (111.05, 53.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (109.50, 54.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (109.65, 57.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (105.64, 53.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.89, 48.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_out/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (105.61, 46.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_out/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_out/clock_opt_cts_ZCTSBUF_1171_6306:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (107.61, 46.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_out/clock_opt_cts_ZCTSNET_1] [Fanout: 30] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.15, 46.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.15, 48.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.64, 49.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.08, 51.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.93, 52.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.15, 57.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.60, 58.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.60, 58.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.30, 59.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.23, 55.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.16, 55.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.19, 54.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.56, 49.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.01, 45.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.15, 42.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.23, 40.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.71, 30.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.71, 27.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.56, 27.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.12, 26.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.12, 24.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (117.94, 23.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.93, 26.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.19, 24.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.93, 29.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.56, 32.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.96, 33.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.30, 34.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.23, 36.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.23, 38.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_out/clock_opt_cts_ZCTSBUF_2258_6305:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (106.94, 46.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_out/clock_opt_cts_ZCTSNET_0] [Fanout: 25] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.76, 62.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.27, 62.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.27, 63.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.60, 60.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (117.79, 60.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (105.58, 68.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (103.80, 66.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.25, 69.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.96, 69.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.03, 69.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.48, 67.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.63, 68.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.70, 67.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.62, 67.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.62, 66.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.54, 67.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (105.87, 66.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (107.95, 66.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.46, 66.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.61, 66.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.31, 66.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (108.54, 65.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.23, 64.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.16, 64.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.16, 62.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (67.76, 79.30)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_frac_in1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (97.62, 112.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_in1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_in1/clock_opt_cts_ZCTSBUF_2608_6301:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (98.50, 110.20)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_in1/clock_opt_cts_ZCTSNET_2] [Fanout: 20] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.55, 112.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.06, 115.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.06, 120.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.77, 120.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.77, 118.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.99, 118.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.07, 119.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.81, 118.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.62, 117.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.99, 115.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.44, 114.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.77, 115.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.74, 117.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.63, 116.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.44, 114.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.48, 117.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.85, 115.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.37, 114.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.11, 113.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.44, 113.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_in1/clock_opt_cts_ZCTSBUF_1317_6299:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (98.50, 109.00)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_in1/clock_opt_cts_ZCTSNET_0] [Fanout: 20] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.62, 109.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.06, 106.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.40, 103.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.91, 108.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (103.21, 106.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.03, 105.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.17, 105.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.77, 108.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.62, 108.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.77, 109.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.84, 110.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.91, 112.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.69, 109.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.84, 111.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.77, 110.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.62, 111.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (103.65, 113.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.58, 113.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.77, 112.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.62, 112.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_in1/clock_opt_cts_ZCTSBUF_558_6300:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (97.84, 109.00)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_in1/clock_opt_cts_ZCTSNET_1] [Fanout: 15] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.47, 109.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.73, 103.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.66, 105.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.81, 105.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.62, 106.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.25, 103.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.40, 106.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.33, 108.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.18, 109.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.18, 106.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.18, 105.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.18, 108.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.11, 110.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.62, 111.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.63, 111.70)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_frac_in2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (86.29, 111.40)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_in2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_in2/clock_opt_cts_ZCTSBUF_804_6304:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (84.30, 111.40)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_in2/clock_opt_cts_ZCTSNET_2] [Fanout: 21] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.49, 116.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.63, 114.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.63, 115.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.56, 115.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.93, 118.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.86, 118.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.82, 117.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.67, 117.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.49, 115.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.78, 114.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.67, 120.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.71, 118.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.04, 120.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.72, 117.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.79, 117.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.53, 119.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.60, 119.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.86, 117.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.01, 117.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.41, 115.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.42, 116.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_in2/clock_opt_cts_ZCTSBUF_2398_6302:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (87.63, 111.40)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_in2/clock_opt_cts_ZCTSNET_0] [Fanout: 21] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.59, 110.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.74, 109.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.22, 106.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.59, 104.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.59, 102.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.44, 103.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.85, 101.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.78, 101.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.11, 104.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.04, 105.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.74, 108.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.67, 108.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.67, 108.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.89, 109.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.78, 112.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.22, 114.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.71, 112.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.55, 111.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.37, 111.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.11, 107.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.11, 109.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_in2/clock_opt_cts_ZCTSBUF_1303_6303:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_U_0P5] [Location (83.56, 111.40)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_in2/clock_opt_cts_ZCTSNET_1] [Fanout: 13] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.15, 110.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.49, 112.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.66, 111.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.08, 111.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.94, 111.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.93, 111.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.05, 112.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.27, 114.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.64, 114.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.00, 115.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.90, 113.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.19, 112.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.41, 114.10)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (77.86, 40.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/clock_opt_cts_ZCTSBUF_1198_6293:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (80.08, 40.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/clock_opt_cts_ZCTSNET_1] [Fanout: 27] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.16, 37.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.58, 43.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.71, 41.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.62, 42.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.77, 44.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.65, 43.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.63, 41.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.99, 39.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.26, 39.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.18, 38.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.64, 45.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.16, 38.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.75, 36.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.53, 34.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.53, 33.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.19, 30.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.67, 28.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.52, 27.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.45, 25.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.37, 25.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.12, 31.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.37, 34.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.59, 25.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.22, 27.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.98, 35.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.84, 34.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.75, 37.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/clock_opt_cts_ZCTSBUF_2258_6292:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_4] [Location (79.19, 40.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/clock_opt_cts_ZCTSNET_0] [Fanout: 27] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.39, 40.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.79, 45.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.38, 48.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.72, 50.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (72.50, 50.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (74.65, 51.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.72, 45.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (69.61, 37.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (70.95, 42.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (68.95, 42.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (55.85, 47.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (54.74, 51.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (56.96, 50.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (56.37, 48.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (62.07, 43.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (65.69, 42.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (72.57, 44.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (63.77, 51.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (63.18, 53.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (68.36, 55.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (64.21, 54.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (62.07, 55.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (59.92, 55.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (56.96, 55.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (69.02, 54.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.83, 49.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.17, 42.10)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (80.97, 41.80)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/clock_opt_cts_ZCTSBUF_3648_6298:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_2] [Location (66.61, 55.00)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/clock_opt_cts_ZCTSNET_2] [Fanout: 13] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/clock_opt_cts_sbcto_st1_inst_7835:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (71.79, 52.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/clock_opt_cts_sbcto_st1_1] [Fanout: 17] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (65.10, 52.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.97, 45.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.79, 46.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.82, 48.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.31, 47.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.38, 48.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.31, 49.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.01, 50.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.60, 53.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.75, 52.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.57, 51.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.98, 54.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.76, 54.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.61, 52.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (63.77, 49.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.93, 46.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.45, 49.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.19, 55.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.53, 53.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.26, 52.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.83, 54.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.05, 55.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/clock_opt_cts_ZCTSBUF_2408_6296:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (88.51, 43.00)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/clock_opt_cts_ZCTSNET_0] [Fanout: 26] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.85, 42.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.11, 40.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.02, 39.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.21, 39.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.69, 37.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.92, 33.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.88, 30.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.18, 29.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.51, 32.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.81, 31.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.29, 35.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.63, 37.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.69, 40.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.10, 43.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.77, 47.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.41, 42.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.40, 43.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.26, 43.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.22, 29.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.11, 28.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.18, 26.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.29, 26.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.73, 25.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.69, 28.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.33, 28.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.48, 25.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.26, 44.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.61, 52.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (58.74, 45.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.56, 56.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.23, 51.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.86, 47.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (66.21, 55.90)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/clock_opt_cts_ZCTSBUF_4628_6319:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (62.02, 88.60)] [Net: fpu_div/fpu_div_frac_dp/clock_opt_cts_ZCTSNET_0] [Fanout: 28] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (65.10, 90.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (64.29, 81.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (68.50, 81.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (66.43, 81.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (66.43, 82.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (68.50, 83.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (69.76, 88.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (69.01, 89.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (63.10, 86.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (63.03, 89.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (59.03, 86.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (54.96, 88.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (57.03, 88.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (57.03, 87.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (59.03, 88.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (61.18, 88.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (59.40, 90.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (57.33, 90.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (63.03, 88.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (67.62, 88.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.02, 90.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (68.43, 90.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (67.39, 91.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (66.21, 92.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (69.84, 94.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.17, 93.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (68.95, 93.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (69.47, 92.50)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (54.81, 79.30)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (56.96, 79.30)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (61.18, 80.50)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (59.62, 81.70)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (59.85, 78.10)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (57.55, 81.10)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (54.67, 78.10)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (54.22, 76.30)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (56.89, 77.50)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (58.96, 79.90)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (56.15, 76.30)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (58.22, 76.30)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (60.22, 76.30)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (61.84, 77.50)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (61.92, 78.70)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (63.92, 78.10)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (63.62, 79.90)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (65.77, 79.90)] [SINK PIN] 
  (H) fpu_add/rclk [Ref: fpu_add] [Location (122.76, 12.11)] [HIERARCHY PIN: INPUT] 
   (2) fpu_add/eco_cell_158:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_20] [Location (126.66, 12.80)] [Net: fpu_add/eco_net_158] [Fanout: 4] 
    (3) fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U3:A1->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_AN2_8] [Location (138.28, 46.40)] [Net: fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clk] [ICG] [Fanout: 18] 
     (4) fpu_add/fpu_add_frac_dp/clock_opt_cts_sbcto_st1_inst_9087:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_4] [Location (145.90, 44.00)] [Net: fpu_add/fpu_add_frac_dp/clock_opt_cts_sbcto_st1_0] [Fanout: 2] 
      (5) fpu_add/fpu_add_frac_dp/clock_opt_cts_ZCTSBUF_5021_7599:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_1P5] [Location (187.71, 54.80)] [Net: fpu_add/fpu_add_frac_dp/clock_opt_cts_ZCTSNET_7] [Fanout: 3] 
       (6) fpu_add/fpu_add_frac_dp/clock_opt_cts_ZCTSBUF_3616_7596:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (150.71, 60.80)] [Net: fpu_add/fpu_add_frac_dp/clock_opt_cts_ZCTSNET_4] [Fanout: 3] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (164.59, 61.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.15, 59.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.74, 61.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/clock_opt_cts_ZCTSBUF_1751_7597:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (180.01, 66.80)] [Net: fpu_add/fpu_add_frac_dp/clock_opt_cts_ZCTSNET_5] [Fanout: 6] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.88, 70.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.73, 62.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (181.61, 73.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.47, 67.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.36, 65.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.70, 69.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/clock_opt_cts_ZCTSBUF_2808_7598:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (181.05, 66.80)] [Net: fpu_add/fpu_add_frac_dp/clock_opt_cts_ZCTSNET_6] [Fanout: 12] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (181.46, 67.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.94, 63.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.91, 65.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.94, 68.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.13, 70.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.87, 63.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (187.38, 68.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.06, 69.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.58, 71.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.62, 67.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.16, 66.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.87, 70.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/clock_opt_cts_ZCTSBUF_11110_7601:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_1P5] [Location (188.75, 45.20)] [Net: fpu_add/fpu_add_frac_dp/clock_opt_cts_ZCTSNET_8] [Fanout: 17] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.90, 33.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (200.81, 35.60)] [Net: fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 17] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_60_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (201.07, 39.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/clock_opt_cts_ZCTSBUF_1365_7579:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_1P5] [Location (199.85, 39.20)] [Net: fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/clock_opt_cts_ZCTSNET_2] [Fanout: 8] 
         (8) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (195.15, 37.10)] [SINK PIN] 
         (8) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (195.45, 39.50)] [SINK PIN] 
         (8) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (197.97, 43.10)] [SINK PIN] 
         (8) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (197.08, 37.10)] [SINK PIN] 
         (8) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (197.30, 38.90)] [SINK PIN] 
         (8) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.49, 34.10)] [SINK PIN] 
         (8) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (199.22, 40.10)] [SINK PIN] 
         (8) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (199.08, 41.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.93, 37.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (201.07, 43.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.34, 35.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (199.45, 42.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (201.07, 41.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (204.63, 40.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.78, 42.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (204.40, 38.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.55, 37.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (203.44, 39.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_61_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (203.00, 41.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (201.00, 40.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.78, 35.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (203.29, 37.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.37, 38.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/clock_opt_cts_ZCTSBUF_10524_7600:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_U_0P5] [Location (189.78, 33.20)] [Net: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/clock_opt_cts_ZCTSNET_0] [Fanout: 1] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_58_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.86, 31.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.23, 34.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (197.60, 29.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.33, 25.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.26, 25.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.33, 26.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (177.10, 37.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.63, 26.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (195.30, 32.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.78, 31.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.26, 28.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.18, 26.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (204.33, 24.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.63, 23.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.48, 24.50)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (173.47, 37.70)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.81, 29.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.25, 37.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.07, 31.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.36, 36.50)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.96, 37.70)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a5stg_shl/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (180.16, 80.00)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_shl/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (5) fpu_add/fpu_add_frac_dp/i_a5stg_shl/clock_opt_cts_ZCTSBUF_1522_7587:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (181.05, 78.80)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_shl/clock_opt_cts_ZCTSNET_0] [Fanout: 17] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.91, 80.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.91, 79.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.54, 76.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (187.53, 79.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (187.61, 78.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.76, 79.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.36, 77.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.68, 79.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.60, 79.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.64, 77.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.87, 79.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.64, 78.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.21, 77.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.42, 77.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.83, 79.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.21, 78.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.36, 79.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a5stg_shl/clock_opt_cts_ZCTSBUF_2441_7589:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_1P5] [Location (181.05, 80.00)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_shl/clock_opt_cts_ZCTSNET_2] [Fanout: 14] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.86, 83.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.78, 85.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_63_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.71, 84.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.78, 82.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.63, 84.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_60_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.63, 85.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.01, 86.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.86, 86.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.86, 83.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.46, 82.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.38, 81.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_58_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.86, 87.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.86, 85.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.31, 81.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a5stg_shl/clock_opt_cts_ZCTSBUF_681_7588:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_1P5] [Location (180.38, 78.80)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_shl/clock_opt_cts_ZCTSNET_1] [Fanout: 19] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.81, 80.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.06, 73.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.36, 74.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (164.96, 73.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.81, 73.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.89, 74.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.51, 73.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.29, 72.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.85, 74.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.21, 73.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.36, 73.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.28, 76.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.74, 74.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.36, 72.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.36, 74.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.36, 76.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.58, 74.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.66, 74.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.96, 79.70)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (181.05, 88.40)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (5) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/clock_opt_cts_ZCTSBUF_637_7584:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_1P5] [Location (181.57, 87.20)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/clock_opt_cts_ZCTSNET_0] [Fanout: 20] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.91, 85.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.13, 86.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.98, 86.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.98, 85.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.98, 83.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.90, 83.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (188.57, 88.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (187.90, 86.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.50, 89.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.24, 92.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.80, 87.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (179.84, 86.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (177.99, 86.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.43, 87.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.35, 85.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.35, 83.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.43, 81.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (181.91, 82.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.24, 85.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.13, 83.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/clock_opt_cts_ZCTSBUF_2429_7586:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (182.31, 88.40)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/clock_opt_cts_ZCTSNET_2] [Fanout: 21] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_63_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.41, 90.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.61, 93.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.27, 91.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.42, 92.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.12, 94.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.23, 95.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.01, 95.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (193.30, 95.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (195.23, 95.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.64, 96.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_58_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.34, 97.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.71, 96.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.16, 95.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.42, 92.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_60_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.93, 92.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (193.60, 94.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_61_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (195.30, 94.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.27, 91.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.12, 91.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (188.79, 89.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.68, 89.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/clock_opt_cts_ZCTSBUF_1427_7585:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (180.53, 87.20)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/clock_opt_cts_ZCTSNET_1] [Fanout: 23] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.95, 80.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.65, 85.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (173.69, 85.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.21, 83.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.21, 82.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (173.92, 80.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.65, 84.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.53, 86.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (167.70, 85.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (167.63, 86.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.62, 85.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.40, 84.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.96, 83.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.81, 83.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.03, 82.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (167.18, 80.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.03, 79.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.03, 80.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.95, 87.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.54, 79.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.88, 80.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.58, 78.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.66, 78.50)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (179.13, 90.80)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
      (5) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/clock_opt_cts_ZCTSBUF_2111_7557:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (180.46, 90.80)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/clock_opt_cts_ZCTSNET_0] [Fanout: 28] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.65, 92.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (181.76, 89.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.06, 89.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.99, 88.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.63, 86.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.78, 85.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.70, 84.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.48, 83.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.55, 81.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.51, 83.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.70, 89.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (179.91, 89.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.06, 90.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.10, 86.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.14, 89.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.03, 87.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.07, 79.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (173.55, 88.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.28, 91.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.33, 82.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.66, 83.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.58, 81.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.59, 77.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.33, 77.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.28, 82.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.99, 83.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.66, 77.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.29, 89.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/clock_opt_cts_ZCTSBUF_1033_7558:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (181.49, 90.80)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/clock_opt_cts_ZCTSNET_1] [Fanout: 28] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.64, 101.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.39, 95.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (187.61, 97.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.09, 92.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.20, 98.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.19, 102.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.01, 102.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (188.35, 101.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.04, 98.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.34, 101.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.12, 101.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (193.45, 97.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.19, 98.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.42, 101.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (186.13, 98.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.53, 97.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (186.05, 99.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.20, 98.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.97, 94.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (186.42, 100.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.53, 97.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.53, 93.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.57, 90.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.05, 91.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.09, 97.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.53, 95.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.46, 94.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.17, 97.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (211.17, 20.00)] [Net: fpu_add/fpu_add_frac_dp/i_a3stg_expdec/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
      (5) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/clock_opt_cts_ZCTSBUF_2050_7551:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (212.13, 21.20)] [Net: fpu_add/fpu_add_frac_dp/i_a3stg_expdec/clock_opt_cts_ZCTSNET_1] [Fanout: 8] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (212.17, 14.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (212.77, 18.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (216.98, 14.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (214.02, 16.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (215.73, 13.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (211.51, 15.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (206.11, 14.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (207.66, 15.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (217.65, 19.70)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (159.07, 21.20)] [Net: fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 1] 
      (5) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/clock_opt_cts_ZCTSBUF_1349_7574:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_1P5] [Location (159.22, 16.40)] [Net: fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/clock_opt_cts_ZCTSNET_0] [Fanout: 12] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.60, 14.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.75, 16.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.71, 19.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.67, 17.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.52, 17.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.45, 13.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.75, 15.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.60, 13.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.45, 14.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.37, 16.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.30, 19.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.30, 20.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (133.39, 32.00)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/clock_opt_cts_ZCTSBUF_1202_7554:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (134.28, 36.80)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/clock_opt_cts_ZCTSNET_0] [Fanout: 21] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.40, 34.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.40, 32.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.77, 32.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.44, 30.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.03, 39.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.07, 42.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.22, 42.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.59, 43.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.15, 41.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.15, 40.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.00, 41.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.85, 41.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.92, 40.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.00, 40.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.81, 36.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.74, 35.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.11, 37.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.33, 38.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.55, 33.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.18, 34.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.25, 34.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/clock_opt_cts_ZCTSBUF_2283_7556:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_1P5] [Location (134.28, 33.20)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/clock_opt_cts_ZCTSNET_2] [Fanout: 21] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.73, 28.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.81, 23.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.88, 23.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.11, 21.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.18, 20.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.40, 16.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.18, 17.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.11, 18.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.96, 22.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.96, 23.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.62, 15.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.07, 14.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.18, 16.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.84, 14.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.29, 13.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.29, 12.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.47, 16.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.03, 17.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.73, 20.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.81, 24.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.88, 27.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/clock_opt_cts_ZCTSBUF_395_7555:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (134.95, 36.80)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/clock_opt_cts_ZCTSNET_1] [Fanout: 11] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.59, 45.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.62, 46.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.70, 46.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.25, 47.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.62, 47.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.99, 48.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.91, 49.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.99, 49.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.57, 50.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.62, 45.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.84, 44.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a1stg_in2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (138.87, 40.40)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in2/clock_opt_cts_ZCTSBUF_2349_7565:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (139.83, 42.80)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in2/clock_opt_cts_ZCTSNET_0] [Fanout: 26] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.02, 31.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.95, 29.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.36, 20.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.28, 19.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.58, 17.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.73, 16.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.80, 14.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.91, 13.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.25, 14.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.43, 17.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.65, 15.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.58, 16.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.28, 18.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.73, 21.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.87, 22.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.10, 22.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.17, 23.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.73, 21.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.36, 19.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.43, 18.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.51, 20.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.02, 22.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.02, 23.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.73, 23.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.73, 28.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.10, 30.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in2/clock_opt_cts_ZCTSBUF_283_7567:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_U_0P5] [Location (139.17, 44.00)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in2/clock_opt_cts_ZCTSNET_2] [Fanout: 8] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_58_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.21, 64.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_60_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.36, 63.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_61_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.96, 64.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.88, 64.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.95, 65.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.03, 65.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.36, 66.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.88, 65.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in2/clock_opt_cts_ZCTSBUF_1274_7566:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (139.83, 44.00)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in2/clock_opt_cts_ZCTSNET_1] [Fanout: 30] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.80, 53.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.13, 38.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.06, 37.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.06, 35.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.02, 33.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.02, 32.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.95, 46.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.87, 48.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.87, 50.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.95, 51.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_63_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.32, 54.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.95, 55.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.95, 49.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.39, 44.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.80, 46.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.80, 48.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.72, 50.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.80, 51.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.65, 53.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.80, 49.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.80, 47.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.43, 44.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.39, 42.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.39, 41.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.32, 39.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.98, 38.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.98, 37.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.84, 36.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.84, 35.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.17, 43.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (133.99, 41.60)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/clock_opt_cts_ZCTSBUF_1012_7552:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (133.32, 41.60)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/clock_opt_cts_ZCTSNET_0] [Fanout: 26] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.44, 48.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.51, 57.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.84, 58.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.69, 57.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.54, 58.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.81, 59.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.44, 55.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.88, 58.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.22, 55.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.81, 58.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.29, 55.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.37, 55.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.52, 56.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.44, 56.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.66, 58.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.29, 55.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.07, 54.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.22, 50.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.37, 53.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.29, 52.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.29, 51.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.00, 53.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.69, 58.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.66, 58.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.85, 49.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.36, 56.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/clock_opt_cts_ZCTSBUF_2049_7553:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (132.65, 41.60)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/clock_opt_cts_ZCTSNET_1] [Fanout: 28] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.44, 42.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.62, 38.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.66, 37.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.22, 35.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.66, 35.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.03, 31.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.81, 30.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.74, 26.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.22, 25.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.03, 28.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.89, 29.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.63, 32.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.74, 29.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.88, 28.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.85, 25.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.44, 26.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.36, 25.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.57, 26.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.66, 23.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.58, 25.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.66, 25.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.21, 25.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.88, 37.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.62, 40.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.43, 39.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.36, 38.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.58, 40.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.29, 43.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a1stg_in1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (136.65, 47.60)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in1/clock_opt_cts_ZCTSBUF_1215_7559:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (137.61, 59.60)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in1/clock_opt_cts_ZCTSNET_0] [Fanout: 16] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.99, 63.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.39, 58.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.32, 54.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.39, 56.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.62, 57.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.76, 60.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.84, 61.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.84, 59.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.84, 60.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.84, 59.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.92, 59.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.64, 62.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.07, 61.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.92, 61.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.99, 61.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.91, 61.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in1/clock_opt_cts_ZCTSBUF_2406_7561:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (137.61, 48.80)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in1/clock_opt_cts_ZCTSNET_2] [Fanout: 26] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.06, 37.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.25, 43.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.73, 41.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.25, 40.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.32, 41.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.32, 44.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.80, 45.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.21, 37.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.32, 31.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.10, 28.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.17, 29.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.10, 32.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.17, 30.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.43, 25.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.65, 26.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.88, 27.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.65, 25.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.58, 24.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.02, 28.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.17, 33.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.13, 34.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.21, 35.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.80, 26.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.03, 28.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.28, 34.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.28, 38.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in1/clock_opt_cts_ZCTSBUF_647_7560:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (138.28, 59.60)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in1/clock_opt_cts_ZCTSNET_1] [Fanout: 17] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_58_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.32, 70.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.40, 62.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.73, 67.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.51, 66.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.18, 63.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.88, 67.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.66, 67.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.96, 65.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.11, 64.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.40, 62.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_60_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.62, 70.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.64, 68.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.25, 68.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.40, 70.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_61_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.70, 70.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.70, 69.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.21, 68.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a2stg_frac1/clk_gate_q_reg/latch/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (155.47, 40.76)] [ICG] [IMPLICIT IGNORE PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a2stg_frac1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (154.56, 40.40)] [Net: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/clk_gate_q_reg/ENCLK] [ICG] [IMPLICIT IGNORE PIN] [Fanout: 1] 
      (5) fpu_add/fpu_add_frac_dp/i_a2stg_frac1/clock_opt_cts_ZCTSBUF_681_7568/A [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (154.45, 40.11)] [IMPLICIT IGNORE PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/clk_gate_q_reg/latch/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (185.96, 57.56)] [ICG] [IMPLICIT IGNORE PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (185.05, 57.20)] [ICG] [IMPLICIT IGNORE PIN] 
    (3) fpu_add/clock_opt_cts_ZCTSBUF_6591_7608:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_ECO_2] [Location (156.19, 92.00)] [Net: fpu_add/clock_opt_cts_ZCTSNET_3] [Fanout: 23] 
     (4) fpu_add/fpu_add_ctl/i_a3stg_faddsubopa/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.82, 89.90)] [SINK PIN] 
     (4) fpu_add/clock_opt_cts_ZCTSBUF_2828_7606:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_DEL_R2V1_2] [Location (160.03, 90.80)] [Net: fpu_add/clock_opt_cts_ZCTSNET_2] [Fanout: 26] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_nv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (173.55, 100.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clken_reg/G [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_LDNQ_V1_1] [Location (140.16, 76.22)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_add_cc_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.62, 100.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_add_cc_out/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.84, 100.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_add_sign_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.71, 97.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_add_nx_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (179.76, 102.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_add_uf_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.06, 101.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_add_nv_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.43, 101.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_add_of_out_tmp1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.73, 100.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_add_of_out_tmp2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.36, 98.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_2zero_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.61, 72.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_cc/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.80, 97.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_cc/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.54, 97.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_of_mask2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.93, 98.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_sign/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.16, 97.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_of_mask/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (152.31, 97.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_of_mask/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (149.94, 95.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_sign2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (149.72, 98.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_cc/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.76, 97.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_nx2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (164.00, 98.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_nv2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.07, 98.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_a2_expadd_11/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.04, 97.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_nx_tmp2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.82, 94.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_nv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.59, 92.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_nx_tmp3/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.67, 92.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_nx/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.99, 99.50)] [SINK PIN] 
     (4) fpu_add/clock_opt_cts_ZCTSBUF_5718_7605:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (144.64, 72.80)] [Net: fpu_add/clock_opt_cts_ZCTSNET_1] [Fanout: 16] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_snan_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (145.57, 69.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U3:A1->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_AN2_MM_6] [Location (139.39, 81.20)] [Net: fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clk] [ICG] [Fanout: 17] 
       (6) fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.03, 92.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/clock_opt_cts_ZCTSBUF_1814_7590:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (208.06, 83.60)] [Net: fpu_add/fpu_add_exp_dp/clock_opt_cts_ZCTSNET_0] [Fanout: 1] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.70, 95.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_add_exp_out2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (209.47, 101.60)] [Net: fpu_add/fpu_add_exp_dp/i_add_exp_out2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 11] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (209.36, 100.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (209.66, 99.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (207.57, 101.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (211.06, 98.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (212.91, 99.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (212.91, 100.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (207.65, 102.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (212.91, 101.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (210.99, 102.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (211.29, 100.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (210.99, 101.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_add_exp_out1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (204.80, 99.20)] [Net: fpu_add/fpu_add_exp_dp/i_add_exp_out1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 10] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (203.74, 98.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (203.44, 100.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.51, 97.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.66, 98.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.29, 100.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (207.81, 99.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (207.51, 100.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.59, 100.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (204.85, 96.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (207.51, 98.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a2stg_exp/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (155.96, 75.20)] [Net: fpu_add/fpu_add_exp_dp/i_a2stg_exp/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 6] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.04, 76.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.30, 73.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.19, 74.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.38, 76.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.97, 72.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (153.63, 75.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (130.73, 87.20)] [Net: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 10] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.29, 86.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.85, 86.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.36, 86.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.85, 84.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.26, 85.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.25, 85.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.85, 88.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.37, 86.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.15, 85.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.00, 88.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (131.03, 93.20)] [Net: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 10] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.70, 94.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.29, 94.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.15, 92.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.03, 93.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.51, 94.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.85, 94.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.96, 92.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.37, 92.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.59, 91.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.99, 91.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.10, 92.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.17, 88.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (132.21, 82.40)] [Net: fpu_add/fpu_add_exp_dp/i_a1stg_in2a/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 11] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.62, 80.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.81, 81.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.21, 82.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.88, 81.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.55, 82.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.66, 83.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.14, 79.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.22, 79.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.70, 80.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.55, 80.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.07, 82.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a1stg_in2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (131.62, 76.40)] [Net: fpu_add/fpu_add_exp_dp/i_a1stg_in2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 8] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.81, 73.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.25, 75.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.36, 77.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.55, 74.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.37, 77.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.62, 76.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.55, 74.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.33, 75.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a1stg_in1a/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (137.61, 77.60)] [Net: fpu_add/fpu_add_exp_dp/i_a1stg_in1a/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 7] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.62, 77.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.88, 76.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.54, 79.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.55, 78.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.62, 79.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.10, 75.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.73, 76.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a1stg_in1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (136.87, 88.40)] [Net: fpu_add/fpu_add_exp_dp/i_a1stg_in1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 9] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.44, 86.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.32, 85.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.32, 87.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.17, 86.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.73, 88.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.32, 89.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.36, 89.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.62, 90.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.58, 89.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_add_exp_out3/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (200.07, 100.40)] [Net: fpu_add/fpu_add_exp_dp/i_add_exp_out3/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 9] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.41, 101.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (201.59, 98.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.56, 101.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (199.52, 100.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.48, 101.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (199.82, 98.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.48, 101.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (201.59, 99.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.63, 101.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a4stg_exp2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (205.03, 84.80)] [Net: fpu_add/fpu_add_exp_dp/i_a4stg_exp2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 1] 
        (7) fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (206.25, 84.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a2stg_expa/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (154.85, 80.00)] [Net: fpu_add/fpu_add_exp_dp/i_a2stg_expa/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 5] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (153.71, 81.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.75, 79.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (152.97, 78.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.45, 80.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.90, 82.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.14, 91.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_dblop/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.02, 75.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in2_63/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.87, 71.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_in2_eq_in1_exp/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.95, 74.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_in2_gt_in1_frac/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.32, 74.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_qnan_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.17, 71.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.95, 71.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.02, 72.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_qnan_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.46, 72.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_nan_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (152.23, 70.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_sign2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (153.71, 71.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_sign1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (148.31, 73.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_in2_gt_in1_exp/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (148.39, 74.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_snan_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.31, 72.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_nan_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (145.72, 70.70)] [SINK PIN] 
     (4) fpu_add/clock_opt_cts_ZCTSBUF_4845_7604:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (144.49, 60.80)] [Net: fpu_add/clock_opt_cts_ZCTSNET_0] [Fanout: 15] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in2_54/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.36, 71.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clken_reg/G [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_LDNQ_V1_1] [Location (139.72, 68.18)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/dffrl_add_ctl/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPRBQ_V2LP_1] [Location (130.81, 13.22)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.92, 70.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in2_53_32_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.70, 70.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in2_50_0_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.40, 68.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in1_exp_neq_ffs/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.51, 71.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in1_50_0_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.52, 72.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in1_53_32_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.44, 73.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in1_51/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.44, 71.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_sngop/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.73, 69.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in2_51/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.02, 67.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in1_exp_eq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.28, 64.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.80, 65.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in1_54/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.21, 71.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/clock_opt_cts_ZCTSBUF_740_7607:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (140.28, 96.80)] [Net: fpu_add/fpu_add_ctl/clock_opt_cts_ZCTSNET_3] [Fanout: 11] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_fcc/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.43, 101.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in1_63/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.17, 93.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_rnd_mode/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.62, 96.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_rnd_mode/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.58, 98.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_fcc/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.25, 94.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_fcc/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.10, 95.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_add_fcc_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.36, 102.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_add_fcc_out/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.80, 101.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_fcc/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.02, 93.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_fcc/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.61, 97.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_fcc/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.36, 100.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a1stg_op/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (135.76, 96.80)] [Net: fpu_add/fpu_add_ctl/i_a1stg_op/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 8] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_op/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.55, 97.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_op/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.84, 95.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_op/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.40, 95.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_op/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.62, 97.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_op/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.99, 98.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_op/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.84, 98.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_op/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.99, 95.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_op/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.40, 97.70)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a1stg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (130.73, 99.20)] [Net: fpu_add/fpu_add_ctl/i_a1stg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 5] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_id/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.44, 100.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_id/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.88, 98.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_id/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.59, 97.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_id/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.96, 98.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_id/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.89, 98.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_id_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (164.30, 98.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_id_out/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.78, 97.70)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_id_out/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (164.74, 100.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_id_out/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.18, 101.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_id_out/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.81, 101.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_id_out/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.74, 102.50)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_id_out/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.07, 99.50)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_id_out/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.04, 101.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_id_out/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.44, 100.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_id_out/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.55, 100.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_pipe_active/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.28, 102.50)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a4stg_rnd_mode2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (147.94, 95.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a4stg_rnd_mode2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.68, 98.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a3stg_rnd_mode/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (147.42, 94.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a3stg_rnd_mode/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (145.72, 97.70)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (134.73, 100.40)] [Net: fpu_add/fpu_add_ctl/i_a2stg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 5] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_id/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.73, 98.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_id/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.88, 99.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_id/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.95, 101.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_id/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.66, 101.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_id/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.10, 101.30)] [SINK PIN] 
    (3) fpu_add/fpu_add_ctl/clock_opt_cts_ZCTSBUF_240_7609:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_U_0P5] [Location (157.07, 92.00)] [Net: fpu_add/fpu_add_ctl/clock_opt_cts_ZCTSNET_5] [Fanout: 4] 
     (4) fpu_add/fpu_add_ctl/i_a5stg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (158.41, 100.40)] [Net: fpu_add/fpu_add_ctl/i_a5stg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 9] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_id/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.56, 101.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_id/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.04, 99.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_id/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.52, 98.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_id/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.82, 100.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_id/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.49, 101.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_id/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.41, 101.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_id/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.52, 98.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_id/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.56, 101.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_id/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.19, 100.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a5stg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (177.42, 98.00)] [Net: fpu_add/fpu_add_ctl/i_a5stg_opdec/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 5] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (177.84, 97.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.06, 97.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.21, 97.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (177.69, 95.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.06, 98.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a6stg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (182.83, 101.60)] [Net: fpu_add/fpu_add_ctl/i_a6stg_opdec/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 6] 
      (5) fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (181.17, 100.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.65, 101.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.20, 100.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.94, 101.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.50, 102.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.79, 101.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a3stg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (166.40, 93.20)] [Net: fpu_add/fpu_add_ctl/i_a3stg_opdec/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 18] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (164.96, 92.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.18, 90.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.03, 89.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.89, 91.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (164.37, 93.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (163.93, 94.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (163.78, 95.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.85, 94.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.70, 89.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.88, 91.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (167.18, 89.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.22, 93.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (167.70, 94.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.29, 96.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.81, 92.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (164.96, 91.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.66, 91.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.63, 95.30)] [SINK PIN] 
    (3) fpu_add/fpu_add_ctl/i_a2stg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (156.04, 90.80)] [Net: fpu_add/fpu_add_ctl/i_a2stg_opdec/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 19] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.04, 89.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (153.49, 92.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.97, 88.70)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.93, 95.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.90, 94.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (153.63, 88.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (153.27, 88.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.16, 86.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (153.55, 85.70)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (153.64, 91.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.12, 88.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.82, 95.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.27, 95.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.19, 92.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.90, 89.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.34, 90.50)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.34, 92.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.49, 91.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.04, 89.90)] [SINK PIN] 

Printing structure of gclk (mode func_mode) at root pin gclk:
(0) gclk [in Port] [Location (16.72, 259.87)] [Net: gclk] [Fanout: 2] 
 (1) cluster_header/I0/clock_opt_cts_ctosc_gls_inst_7742:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (67.13, 249.40)] [Net: cluster_header/I0/clock_opt_cts_ctosc_gls_7] [Fanout: 6] 
  (2) cluster_header/I0/dbginit_repeater/lockup/so_l_reg/G [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_LDNQ_V1_1] [Location (17.51, 248.38)] [SINK PIN] 
  (2) cluster_header/I0/sync_cluster_master/q_r_reg/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (16.41, 248.50)] [SINK PIN] 
  (2) cluster_header/I0/sync_cluster_slave/so_l_reg/G [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_LDNQ_V1_1] [Location (18.62, 248.02)] [SINK PIN] 
  (2) cluster_header/I0/rst_repeater/repeater/i0/u_FD/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (15.58, 246.70)] [SINK PIN] 
  (2) cluster_header/I0/rst_repeater/lockup/so_l_reg/G [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_LDNQ_V1_1] [Location (19.65, 248.38)] [SINK PIN] 
  (2) cluster_header/I0/dbginit_repeater/repeater/i0/u_FD/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (20.26, 246.10)] [SINK PIN] 
 (1) cluster_header/I0/U4:A2->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_AN2_8] [Location (20.36, 247.00)] [Net: cluster_header/I0/clock_opt_cts_ZCTSNET_3] [ICG] [Fanout: 2] 
  (2) cluster_header/I0/clock_opt_cts_ZCTSBUF_33225_6348:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (121.52, 14.20)] [Net: cluster_header/I0/clock_opt_cts_ZCTSNET_4] [Fanout: 1] 
   (3) cluster_header/I0/clock_opt_cts_ZCTSBUF_33144_6347:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_16] [Location (99.98, 135.40)] [Net: cluster_header/I0/clock_opt_cts_ZCTSNET_1] [Fanout: 20] 
    (4) clock_opt_cts_ZCTSBUF_31252_6346:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_12] [Location (95.40, 106.60)] [Net: clock_opt_cts_ZCTSNET_9] [Fanout: 32] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (160.74, 124.60)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.45, 124.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.04, 122.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.97, 123.70)] [SINK PIN] 
     (5) clock_opt_cts_ZCTSBUF_15264_6335:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_6] [Location (119.52, 107.80)] [Net: clock_opt_cts_ZCTSNET_1] [Fanout: 32] 
      (6) fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clken_reg/G [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_LDNQ_V1_1] [Location (110.01, 89.98)] [SINK PIN] 
      (6) fpu_out/fpu_out_ctl/i_div_dest_rdy/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.78, 87.70)] [SINK PIN] 
      (6) fpu_out/fpu_out_ctl/i_add_dest_rdy/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.15, 66.70)] [SINK PIN] 
      (6) fpu_div/clock_opt_cts_ZCTSBUF_12951_6333:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_4] [Location (96.14, 101.80)] [Net: fpu_div/clock_opt_cts_ZCTSNET_0] [Fanout: 23] 
       (7) fpu_div/fpu_div_ctl/i_div_cnt/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (88.07, 73.00)] [Net: fpu_div/fpu_div_ctl/i_div_cnt/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 6] 
        (8) fpu_div/fpu_div_ctl/i_div_cnt/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.08, 70.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_ctl/i_div_cnt/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.89, 71.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_ctl/i_div_cnt/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.00, 73.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_ctl/i_div_cnt/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.93, 73.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_ctl/i_div_cnt/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.00, 70.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_ctl/i_div_cnt/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.96, 72.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clken_reg/G [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_LDNQ_V1_1] [Location (90.92, 92.02)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_divs_cnt_lt_23/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.81, 86.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d3stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.41, 88.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d3stg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.81, 85.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d3stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.81, 87.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d4stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.78, 82.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d4stg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.82, 81.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d4stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.07, 79.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_divd_cnt_lt_52/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.40, 84.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d5stg_fdiva/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.03, 80.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d7stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.06, 72.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d7stg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.25, 77.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d7stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.99, 73.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_expadd2_no_decr_inv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (103.14, 72.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_expadd2_in1_exp_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.40, 76.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d6stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.03, 78.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d6stg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.96, 78.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d6stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.03, 77.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_divd_cnt_lt_52a/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.11, 81.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_divs_cnt_lt_23a/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.37, 83.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d5stg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (90.88, 77.80)] [Net: fpu_div/fpu_div_ctl/i_d5stg_opdec/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
        (8) fpu_div/fpu_div_ctl/i_d5stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.96, 76.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_ctl/i_d5stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.82, 76.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_ctl/i_d5stg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.19, 78.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d5stg_fdivb/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.82, 71.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_frac_in2_54/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.39, 106.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_denorm_sng_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (103.80, 100.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_denorm_dbl_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (105.80, 99.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_norm_sng_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (107.95, 99.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.17, 97.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.76, 91.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (111.79, 93.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_norm_dbl_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.09, 99.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_rnd_mode/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.05, 91.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_rnd_mode/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.30, 94.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_infnan_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.46, 93.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_expadd1_in1_dbl/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.90, 91.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_zero_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.83, 90.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_expadd1_in1_sng/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.83, 89.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_nan_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.79, 92.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_of_mask/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.75, 89.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_uf_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.01, 88.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/clock_opt_cts_ZCTSBUF_14055_6334:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_U_0P5] [Location (119.89, 94.60)] [Net: fpu_div/fpu_div_ctl/clock_opt_cts_ZCTSNET_1] [Fanout: 9] 
       (7) fpu_div/fpu_div_ctl/dffrl_div_ctl/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPRBQ_V2LP_1] [Location (119.37, 98.62)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d1stg_rnd_mode/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.05, 95.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d1stg_rnd_mode/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.53, 97.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_pipe_active/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.16, 99.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d1stg_sngopa/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.20, 101.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d1stg_op/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.05, 99.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d1stg_op/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.94, 100.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d2stg_zero_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.42, 94.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d2stg_inf_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.20, 94.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_out_52_inv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (117.64, 67.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_div/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.97, 91.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d234stg_fdiv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.76, 89.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d7stg_grd/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.15, 69.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d7stg_lsb/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.86, 67.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d7stg_stk/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.86, 67.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_of_out_tmp2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.23, 73.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_nx_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.23, 79.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_of_out_tmp1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.23, 76.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d8stg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (120.93, 85.00)] [Net: fpu_div/fpu_div_ctl/i_d8stg_opdec/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
       (7) fpu_div/fpu_div_ctl/i_d8stg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.12, 86.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d8stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.12, 84.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d8stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.67, 83.50)] [SINK PIN] 
     (5) clock_opt_cts_ZCTSBUF_16351_6336:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (118.48, 107.80)] [Net: clock_opt_cts_ZCTSNET_2] [Fanout: 27] 
      (6) fpu_in/fpu_in_ctl/i_d1stg_step_dly/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.71, 113.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_dz_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.56, 109.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_2inf_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.27, 104.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_2zero_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.67, 102.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_sign_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.49, 99.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_snan_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.12, 104.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_frac_in1_51/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.83, 111.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_nan_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.60, 111.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_qnan_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.75, 110.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_qnan_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.42, 108.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_dblopa/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.90, 106.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_frac_in1_54/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.50, 109.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_frac_in2_51/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (111.42, 109.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d2stg_snan_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.90, 106.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_dblop/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.86, 105.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_sign1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (117.64, 113.50)] [SINK PIN] 
      (6) fpu_out/fpu_out_ctl/dffrl_out_ctl/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPRBQ_V2LP_1] [Location (118.78, 101.38)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.49, 109.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.34, 109.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.71, 113.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.60, 113.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.56, 110.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.77, 110.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.63, 109.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.78, 114.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.63, 114.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_diva_dly/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.19, 109.30)] [SINK PIN] 
     (5) clock_opt_cts_ZCTSBUF_20619_6339:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (119.67, 116.20)] [Net: clock_opt_cts_ZCTSNET_4] [Fanout: 27] 
      (6) fpu_div/fpu_div_ctl/i_div_frac_in2_53_0_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (106.47, 125.50)] [SINK PIN] 
      (6) clock_opt_cts_ZCTSBUF_20454_6338:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_DEL_R2V1_2] [Location (115.89, 118.60)] [Net: clock_opt_cts_ZCTSNET_3] [Fanout: 31] 
       (7) fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.40, 134.50)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_111_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.88, 140.50)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_64_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.88, 142.30)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_67_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.88, 139.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.59, 136.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.55, 134.50)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/clock_opt_cts_ZCTSBUF_18449_6337:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (92.51, 137.80)] [Net: fpu_in/fpu_in_dp/i_inq_din_d1/clock_opt_cts_ZCTSNET_6] [Fanout: 17] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.11, 139.90)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_66_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.41, 135.70)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.22, 135.70)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.71, 134.50)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.23, 132.70)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.82, 131.50)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.00, 135.70)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_74_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.56, 133.30)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_65_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.26, 138.10)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_99_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.70, 144.10)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_97_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.93, 142.30)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.08, 138.10)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.58, 138.10)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_82_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.41, 141.70)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.89, 144.70)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.04, 142.90)] [SINK PIN] 
        (8) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_92_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.63, 139.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.55, 125.50)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.18, 124.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.77, 125.50)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.85, 122.50)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.33, 118.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.04, 120.70)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.18, 120.70)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.96, 121.30)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.23, 123.10)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.01, 121.30)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.00, 124.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.67, 125.50)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.19, 126.70)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.70, 132.70)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.10, 132.10)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.85, 130.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.92, 130.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.22, 128.50)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.77, 127.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.92, 127.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.33, 129.10)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.49, 129.10)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.93, 127.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.15, 127.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/dffrl_in_ctl/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPRBQ_V2LP_1] [Location (116.12, 115.42)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_mula_dly/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.61, 126.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_wrptr/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (125.96, 118.60)] [Net: fpu_in/fpu_in_ctl/i_inq_div_wrptr/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 4] 
       (7) fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (126.89, 119.50)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.34, 117.70)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.48, 117.10)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_div_wrptr/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.26, 120.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rd/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.78, 118.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (117.05, 118.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.64, 118.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.01, 121.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdptr/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (117.71, 123.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_wrptr/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (125.59, 123.40)] [Net: fpu_in/fpu_in_ctl/i_inq_wrptr/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 4] 
       (7) fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.74, 121.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (126.89, 122.50)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.23, 123.70)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.19, 124.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_exp_in2_exp_neq_ffs/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.61, 112.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_exp_in1_exp_neq_ffs/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.50, 114.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_sign2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.64, 114.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_op/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.87, 121.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_op/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.46, 120.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_op/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.98, 124.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_op/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.57, 123.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_op/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.98, 118.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_op/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.68, 125.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_exp_in1_exp_eq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.31, 115.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_frac_in1_50_0_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.09, 114.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_frac_in1_53_32_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.24, 116.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_frac_in2_53_32_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.13, 117.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_exp_in2_exp_eq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.68, 119.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_frac_in2_50_0_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.91, 120.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_frac_in1_53_0_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (108.24, 124.30)] [SINK PIN] 
     (5) clock_opt_cts_ZCTSBUF_22458_6341:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (179.09, 118.60)] [Net: clock_opt_cts_ZCTSNET_5] [Fanout: 28] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.97, 120.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_d1stg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (176.35, 121.00)] [Net: fpu_div/fpu_div_ctl/i_d1stg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 5] 
       (7) fpu_div/fpu_div_ctl/i_d1stg_id/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.25, 118.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d1stg_id/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.84, 120.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d1stg_id/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.02, 121.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d1stg_id/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.88, 123.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_d1stg_id/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.88, 121.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.43, 114.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.99, 113.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.66, 116.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_fp_type_in/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (187.79, 122.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_fp_type_in/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (181.50, 125.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_fp_type_in/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (181.95, 123.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_fp_type_in/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.80, 122.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_fp_vld_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.65, 123.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.70, 123.10)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.76, 118.30)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.35, 118.90)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.91, 120.10)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (186.68, 121.30)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.98, 120.70)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.17, 117.10)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (186.68, 114.70)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (186.53, 115.90)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.61, 115.90)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.24, 117.10)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.09, 112.30)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.80, 114.70)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.09, 112.90)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.24, 117.10)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.91, 121.30)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (179.80, 123.10)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (179.43, 118.90)] [SINK PIN] 
     (5) clock_opt_cts_ZCTSBUF_26156_6345:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (178.05, 118.60)] [Net: clock_opt_cts_ZCTSNET_8] [Fanout: 29] 
      (6) fpu_out/clock_opt_cts_ZCTSBUF_24680_6342:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (202.55, 117.40)] [Net: fpu_out/clock_opt_cts_ZCTSNET_4] [Fanout: 19] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (207.62, 120.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (217.47, 118.90)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_58_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (204.96, 121.90)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.48, 120.70)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (209.55, 117.70)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (211.47, 118.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_65_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (213.62, 118.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_75_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (216.13, 120.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_72_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (211.62, 117.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (209.18, 118.90)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (208.29, 121.90)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (211.10, 120.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (213.32, 120.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (210.14, 121.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (212.14, 124.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (210.36, 123.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (213.77, 122.50)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_69_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (214.51, 121.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_66_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (212.51, 121.30)] [SINK PIN] 
      (6) clock_opt_cts_ZCTSBUF_23822_6343:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (202.55, 116.20)] [Net: clock_opt_cts_ZCTSNET_6] [Fanout: 23] 
       (7) fpu_out/fpu_out_ctl/i_add_req/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (201.93, 110.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_id_out/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (209.55, 115.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_id_out/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (207.85, 116.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_id_out/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.77, 116.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_id_out/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (204.59, 111.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_id_out/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (206.66, 109.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_id_out/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.52, 111.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_id_out/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.96, 114.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_id_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.96, 113.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_id_out/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.74, 115.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (203.78, 118.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_60_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.03, 118.90)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.61, 118.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_63_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (203.78, 116.50)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.82, 118.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.89, 120.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.67, 121.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (199.04, 116.50)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_73_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.89, 113.50)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_61_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.96, 119.50)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.81, 121.90)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_dest_rdy/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (199.85, 110.50)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_dest_rdy/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (197.71, 109.90)] [SINK PIN] 
      (6) clock_opt_cts_ZCTSBUF_22983_6344:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (201.88, 116.20)] [Net: clock_opt_cts_ZCTSNET_7] [Fanout: 16] 
       (7) fpu_out/fpu_out_ctl/i_req_thread/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (211.40, 112.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_ctl/i_div_id_out/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (209.55, 113.50)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_68_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (211.62, 115.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_74_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (213.99, 115.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_76_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (213.77, 117.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (213.03, 108.70)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (214.21, 114.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (216.21, 114.70)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (215.69, 117.70)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (217.32, 112.90)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (215.17, 112.30)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (218.43, 111.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (218.21, 114.10)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (217.91, 115.90)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (215.91, 116.50)] [SINK PIN] 
       (7) fpu_out/fpu_out_ctl/i_req_thread/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (209.92, 109.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_ctl/i_div_nv_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.67, 110.50)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_67_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.89, 112.90)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.01, 122.50)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.15, 124.90)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (195.70, 115.30)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.89, 119.50)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.15, 122.50)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.52, 120.70)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.01, 120.70)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (193.93, 120.10)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (193.79, 123.70)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.49, 121.30)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.64, 123.10)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.64, 121.30)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (193.93, 118.90)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.67, 117.70)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.38, 117.10)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (193.79, 121.90)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.52, 117.70)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (195.93, 119.50)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.86, 112.90)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (188.75, 114.70)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.79, 114.10)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.31, 112.30)] [SINK PIN] 
      (6) fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.45, 112.30)] [SINK PIN] 
      (6) fpu_out/fpu_out_ctl/i_dest_rdy/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.52, 111.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/clock_opt_cts_ZCTSBUF_29030_6340:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (140.68, 118.60)] [Net: fpu_in/fpu_in_ctl/clock_opt_cts_ZCTSNET_3] [Fanout: 15] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.96, 112.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.66, 114.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.73, 114.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.80, 113.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.73, 115.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.84, 116.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.80, 115.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.73, 113.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.47, 112.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe10/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (135.95, 117.40)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe10/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
       (7) fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.40, 115.90)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.77, 117.70)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_pipe10/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.99, 118.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe14/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (145.94, 112.60)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe14/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
       (7) fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (145.91, 114.10)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (145.61, 112.30)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_pipe14/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (147.68, 112.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe15/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (150.38, 113.80)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe15/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
       (7) fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (151.09, 111.70)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (151.61, 114.70)] [SINK PIN] 
       (7) fpu_in/fpu_in_ctl/i_inq_pipe15/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (149.61, 112.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_adda_dly/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.10, 111.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.96, 116.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_div_rdptr_dec/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.81, 116.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe9/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (147.49, 118.60)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe9/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (149.09, 119.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (147.68, 117.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe9/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (147.31, 120.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe11/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (145.64, 123.40)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe11/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.13, 122.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (145.09, 124.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (145.67, 124.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe8/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (141.87, 121.00)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe8/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.61, 120.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.69, 121.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.54, 118.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe12/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (139.06, 122.20)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe12/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.06, 121.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.80, 123.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe12/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.99, 120.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe13/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (134.02, 122.20)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe13/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.96, 121.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.73, 123.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.10, 120.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.11, 117.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (167.96, 118.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (163.45, 114.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.89, 114.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.15, 113.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.37, 118.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.86, 112.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del_dec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.93, 116.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.99, 111.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.70, 117.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.77, 116.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (173.36, 112.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdptr_dec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.92, 111.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe6/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (169.62, 121.00)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe6/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.81, 118.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.22, 121.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe6/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.91, 120.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe7/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (166.21, 122.20)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe7/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.78, 123.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.18, 120.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe7/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.59, 121.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe3/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (151.71, 116.20)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe3/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (152.79, 117.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (153.60, 115.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe3/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (151.68, 115.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (156.30, 115.00)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.12, 115.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.05, 114.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.49, 112.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe5/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (160.52, 118.60)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe5/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.63, 117.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.11, 119.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe5/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.34, 118.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe0/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (156.22, 123.40)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe0/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.78, 123.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.71, 124.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe0/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.60, 121.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_pipe4/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (152.15, 122.20)] [Net: fpu_in/fpu_in_ctl/i_inq_pipe4/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (153.09, 121.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (151.16, 123.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_ctl/i_inq_pipe4/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (151.98, 122.50)] [SINK PIN] 
    (4) cluster_header/I0/clock_opt_cts_ZCTSBUF_9330_6330:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_1P5] [Location (62.61, 247.00)] [Net: cluster_header/I0/rclk] [Fanout: 17] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (47.41, 247.90)] [SINK PIN] 
     (5) cluster_header/I0/dbginit_repeater/syncff/i0/u_FD/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (23.51, 247.30)] [SINK PIN] 
     (5) cluster_header/I0/rst_repeater/syncff/i0/u_FD/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (26.25, 244.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (45.27, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (40.90, 248.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (38.09, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (35.94, 247.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (33.28, 247.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (34.32, 248.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (30.76, 246.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (25.95, 246.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (28.54, 247.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (27.29, 248.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (25.21, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (31.43, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (40.01, 246.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (43.12, 247.90)] [SINK PIN] 
    (H) fpu_mul/rclk [Ref: fpu_mul] [Location (103.00, 135.88)] [HIERARCHY PIN: INPUT] 
     (4) fpu_mul/eco_cell_160:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_20] [Location (104.46, 136.20)] [Net: fpu_mul/eco_net_160] [Fanout: 1] 
      (5) fpu_mul/rclk_UPF_LS:A->X [Ref: saed14lvt_ulvl_ss0p72v125c_i0p6v/SAEDLVT14_LVLUBUF_IY2_2] [Location (108.23, 141.00)] [Net: fpu_mul/n334] [Fanout: 3] 
       (6) fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U3:A1->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_AN2_MM_8] [Location (143.24, 156.60)] [Net: fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clk] [ICG] [Fanout: 22] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (201.74, 141.30)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/clock_opt_cts_ZCTSBUF_7450_2548:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (187.64, 144.60)] [Net: fpu_mul/fpu_mul_frac_dp/clock_opt_cts_ZCTSNET_5] [Fanout: 6] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.12, 143.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.45, 140.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.34, 143.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (187.98, 138.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.49, 138.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.60, 137.70)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/clock_opt_cts_ZCTSBUF_4025_2544:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (187.64, 150.60)] [Net: fpu_mul/fpu_mul_frac_dp/clock_opt_cts_ZCTSNET_1] [Fanout: 6] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.42, 148.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.34, 154.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.23, 152.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (188.79, 145.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (186.35, 149.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (186.27, 148.50)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/clock_opt_cts_ZCTSBUF_6291_2546:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (197.63, 142.20)] [Net: fpu_mul/fpu_mul_frac_dp/clock_opt_cts_ZCTSNET_3] [Fanout: 9] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (204.63, 143.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (210.40, 143.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.22, 144.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.14, 138.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (211.21, 138.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (209.14, 140.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (208.92, 138.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (206.62, 143.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (210.99, 138.30)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.49, 139.50)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (201.30, 138.30)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (199.45, 141.90)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.26, 142.50)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (199.89, 137.70)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.63, 137.10)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (203.22, 138.30)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (203.22, 139.50)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre4/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.63, 140.10)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (165.51, 141.00)] [Net: fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
         (8) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/clock_opt_cts_ZCTSBUF_1522_2489:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (163.66, 141.00)] [Net: fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/clock_opt_cts_ZCTSNET_0] [Fanout: 18] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (163.48, 141.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.92, 141.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.92, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (167.18, 143.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (167.92, 139.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.22, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (167.77, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.29, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.84, 137.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.00, 140.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.26, 143.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.04, 138.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.59, 137.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (163.41, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (164.74, 137.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.58, 142.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (163.11, 139.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.58, 140.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/clock_opt_cts_ZCTSBUF_2214_2491:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_1P5] [Location (164.25, 142.20)] [Net: fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/clock_opt_cts_ZCTSNET_2] [Fanout: 12] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.36, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.25, 137.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (173.32, 137.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.18, 137.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.22, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.03, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.32, 137.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.88, 139.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.07, 138.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.85, 139.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.99, 141.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.73, 139.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/clock_opt_cts_ZCTSBUF_756_2490:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (164.33, 141.00)] [Net: fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/clock_opt_cts_ZCTSNET_1] [Fanout: 22] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.89, 143.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.22, 142.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.60, 143.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.37, 142.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.19, 141.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.63, 141.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.30, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.45, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.41, 139.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.26, 139.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.60, 137.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.60, 137.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.86, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.71, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.56, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.22, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.19, 144.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.19, 143.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.49, 144.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.34, 144.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.85, 143.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.04, 143.70)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (125.11, 166.20)] [Net: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
         (8) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/clock_opt_cts_ZCTSBUF_1816_2496:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (126.44, 166.20)] [Net: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/clock_opt_cts_ZCTSNET_0] [Fanout: 28] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.56, 167.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.41, 166.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.97, 164.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.82, 163.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.78, 165.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.71, 167.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.71, 168.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.86, 167.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.56, 168.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.82, 170.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.90, 170.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.90, 171.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.75, 171.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.30, 172.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.60, 173.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.53, 174.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.75, 173.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.52, 177.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.82, 178.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.04, 179.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.60, 176.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.97, 179.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.97, 178.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.67, 177.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.75, 176.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.45, 175.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.38, 174.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.63, 168.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/clock_opt_cts_ZCTSBUF_922_2497:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (127.33, 166.20)] [Net: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/clock_opt_cts_ZCTSNET_1] [Fanout: 27] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.34, 164.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.59, 162.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.82, 162.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.89, 162.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.74, 160.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.82, 159.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.74, 154.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.80, 152.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (126.19, 157.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (126.85, 155.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.00, 153.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (126.41, 156.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (126.56, 158.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.59, 161.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.41, 157.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.33, 155.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.70, 153.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.63, 154.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.18, 156.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.70, 155.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.15, 152.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.85, 153.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.33, 156.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.41, 158.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.59, 159.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.63, 165.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.67, 163.50)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (122.44, 214.20)] [Net: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
         (8) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/clock_opt_cts_ZCTSBUF_1707_2494:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (121.78, 214.20)] [Net: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/clock_opt_cts_ZCTSNET_0] [Fanout: 27] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.49, 210.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.78, 212.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.26, 211.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.26, 209.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.82, 206.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.52, 203.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.74, 201.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (126.33, 200.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.59, 202.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.22, 204.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.82, 203.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.37, 204.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.67, 206.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.55, 207.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.74, 208.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.34, 213.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.41, 212.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.41, 213.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.41, 211.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.64, 210.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.56, 209.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.71, 210.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.56, 211.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.41, 209.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.19, 207.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.89, 208.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.86, 203.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/clock_opt_cts_ZCTSBUF_843_2495:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (120.89, 214.20)] [Net: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/clock_opt_cts_ZCTSNET_1] [Fanout: 28] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.49, 215.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.34, 216.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.78, 217.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.49, 219.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.41, 218.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.60, 221.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.75, 221.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.97, 221.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.34, 223.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.12, 222.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.49, 225.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.64, 227.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.64, 226.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.64, 224.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.19, 222.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.41, 224.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.56, 228.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.71, 228.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.22, 227.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.49, 227.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.41, 225.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.49, 224.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.93, 219.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.78, 219.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.26, 218.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.63, 217.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.41, 215.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.56, 215.10)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (197.52, 140.10)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.11, 138.30)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.48, 140.70)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (204.70, 137.70)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre3/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (201.74, 137.70)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/clk_gate_q_reg/latch/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (142.59, 154.56)] [ICG] [IMPLICIT IGNORE PIN] 
        (7) fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (141.68, 154.20)] [ICG] [IMPLICIT IGNORE PIN] 
       (6) fpu_mul/clock_opt_cts_ZCTSBUF_5872_2559:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_6] [Location (130.95, 179.40)] [Net: fpu_mul/clock_opt_cts_ZCTSNET_5] [Fanout: 18] 
        (7) fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U3:A1->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_AN2_MM_12] [Location (125.85, 148.20)] [Net: fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clk] [ICG] [Fanout: 21] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (122.52, 151.80)] [Net: fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 12] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.52, 150.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.60, 150.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.38, 149.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.75, 152.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.60, 152.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.45, 152.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.67, 153.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.22, 149.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.37, 149.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.30, 150.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.67, 151.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3astg_exp/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.08, 148.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/clock_opt_cts_ZCTSBUF_2511_2540:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (142.13, 148.20)] [Net: fpu_mul/fpu_mul_exp_dp/clock_opt_cts_ZCTSNET_0] [Fanout: 17] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (148.61, 146.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.65, 149.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.80, 149.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.69, 147.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.69, 146.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.61, 144.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.46, 151.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (148.90, 150.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (148.53, 152.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (148.31, 150.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_inc_exp/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.09, 150.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.32, 143.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.06, 148.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.91, 147.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.31, 144.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (147.87, 149.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.61, 146.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (155.67, 139.80)] [Net: fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 11] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.90, 142.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.12, 141.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.60, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.75, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.67, 139.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.60, 137.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.01, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.16, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.75, 139.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.75, 142.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_mul_exp_out/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.27, 141.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (125.40, 145.80)] [Net: fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 10] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.22, 146.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.37, 144.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.67, 143.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.88, 146.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.23, 146.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.30, 146.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.52, 144.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.22, 144.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.41, 142.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3bstg_exp/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.07, 144.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (121.55, 159.00)] [Net: fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 13] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.41, 158.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.26, 160.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.56, 159.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.64, 161.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.19, 156.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.49, 161.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.11, 157.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.34, 158.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.19, 158.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.55, 159.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.19, 156.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.19, 158.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m2stg_exp/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.34, 157.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (116.52, 187.80)] [Net: fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 10] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (117.16, 189.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.05, 184.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (117.97, 186.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.05, 185.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.20, 186.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.79, 188.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.20, 185.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (117.60, 188.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.31, 189.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.83, 187.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (116.37, 195.00)] [Net: fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 11] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.12, 195.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.05, 196.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (117.60, 197.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.49, 196.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.75, 197.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.34, 194.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.19, 193.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.20, 195.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.19, 192.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.34, 193.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.34, 192.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.61, 137.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.69, 137.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.46, 139.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.61, 141.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.39, 138.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.83, 141.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.54, 138.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.10, 143.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.76, 143.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (149.94, 144.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (148.61, 140.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m5stg_exp_pre3/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (149.57, 143.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (137.39, 141.00)] [Net: fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 7] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.47, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.95, 143.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.40, 140.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.47, 138.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.25, 137.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.40, 141.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m4stg_exp/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.47, 139.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (130.36, 149.40)] [Net: fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 10] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.18, 148.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.33, 148.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.11, 147.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.33, 146.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.33, 146.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.18, 149.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.55, 150.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.03, 151.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.52, 151.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_exp_dp/i_m3stg_exp/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.33, 149.70)] [SINK PIN] 
        (7) fpu_mul/clock_opt_cts_ZCTSBUF_5141_2558:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_3] [Location (132.51, 191.40)] [Net: fpu_mul/clock_opt_cts_ZCTSNET_4] [Fanout: 25] 
         (8) fpu_mul/fpu_mul_ctl/i_m2stg_qnan_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.11, 195.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_sign2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.89, 194.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (127.62, 203.40)] [Net: fpu_mul/fpu_mul_ctl/i_m1stg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 5] 
          (9) fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.44, 202.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.59, 201.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.29, 202.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.88, 203.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m1stg_id/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.37, 204.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_dblop_inv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.52, 198.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_dblopa/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.37, 198.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_sngopa/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.18, 195.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.25, 198.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.10, 198.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.15, 199.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.63, 200.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.52, 198.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.37, 200.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (124.48, 200.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (123.89, 197.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_exp_in1_exp_eq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (126.19, 195.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_frac_in1_53_32_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.22, 192.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_frac_in1_54/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.89, 197.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_frac_in1_51/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.18, 200.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m2stg_sign2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.70, 194.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3astg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (135.39, 197.40)] [Net: fpu_mul/fpu_mul_ctl/i_m3astg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
          (9) fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.69, 195.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.10, 196.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m3astg_id/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.10, 197.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m2stg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (132.88, 202.20)] [Net: fpu_mul/fpu_mul_ctl/i_m2stg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 1] 
          (9) fpu_mul/fpu_mul_ctl/i_m2stg_id/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.11, 202.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_2] [Location (127.44, 199.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_sngop/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.00, 196.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m2stg_nan_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.77, 194.10)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/ckbuf_1/U3/A1 [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_AN2_4] [Location (136.16, 215.70)] [IMPLICIT IGNORE PIN] 
        (7) fpu_mul/clock_opt_cts_ZCTSBUF_941_2556:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_3] [Location (130.51, 153.00)] [Net: fpu_mul/clock_opt_cts_ZCTSNET_2] [Fanout: 25] 
         (8) fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clken_reg/G [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_LDNQ_V1_1] [Location (151.04, 155.58)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m4stg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (154.19, 149.40)] [Net: fpu_mul/fpu_mul_ctl/i_m4stg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 4] 
          (9) fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.19, 150.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (152.44, 149.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.79, 149.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m4stg_id/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.93, 148.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m6stg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (152.04, 149.40)] [Net: fpu_mul/fpu_mul_ctl/i_m6stg_opdec/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (151.94, 150.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (152.16, 148.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (151.86, 149.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_sign_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.04, 150.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_of_out_tmp2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.93, 147.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_nx_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (167.70, 145.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m6stg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (170.17, 142.20)] [Net: fpu_mul/fpu_mul_ctl/i_m6stg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 10] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.99, 141.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.92, 141.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.92, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.14, 140.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.07, 140.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.73, 144.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.55, 143.10)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.85, 142.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.58, 144.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m6stg_id/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.40, 143.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m5stg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (164.70, 147.00)] [Net: fpu_mul/fpu_mul_ctl/i_m5stg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 4] 
          (9) fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (164.22, 147.30)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.15, 146.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.48, 144.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m5stg_id/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (163.85, 146.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_uf_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.82, 146.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_of_out_tmp1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.64, 149.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_pipe_active/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (150.83, 156.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_nv_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.23, 159.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m5stg_fmulda/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.16, 154.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_mul_of_out_cout/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.93, 147.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m5stg_rnd_mode/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.93, 152.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m4stg_of_mask/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (152.01, 157.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m4stg_nv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.38, 160.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m4stg_sign/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.56, 162.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m5stg_nv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.31, 159.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3stg_rnd_mode/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (152.52, 158.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3stg_rnd_mode/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.12, 161.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m4stg_rnd_mode/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.27, 156.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m5stg_of_mask/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (152.68, 156.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m4stg_opdec/clk_gate_q_reg/latch/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (148.37, 156.96)] [ICG] [IMPLICIT IGNORE PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m4stg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (147.45, 156.60)] [ICG] [IMPLICIT IGNORE PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m5stg_opdec/clk_gate_q_reg/latch/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (150.73, 154.56)] [ICG] [IMPLICIT IGNORE PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m5stg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (149.82, 154.20)] [ICG] [IMPLICIT IGNORE PIN] 
        (7) fpu_mul/clock_opt_cts_ZCTSBUF_2564_2554:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_DEL_R2V1_2] [Location (131.32, 163.80)] [Net: fpu_mul/clock_opt_cts_ZCTSNET_0] [Fanout: 22] 
         (8) fpu_mul/i_m4stg_frac/ckbuf_0/clken_reg/G [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_LDNQ_V1_1] [Location (142.97, 167.22)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_mul/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.13, 162.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_rnd_mode/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.47, 164.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_rnd_mode/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.32, 166.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m1stg_sign1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.84, 168.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3astg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (140.05, 157.80)] [Net: fpu_mul/fpu_mul_ctl/i_m3astg_opdec/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
          (9) fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.73, 158.70)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.54, 157.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m3astg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.65, 157.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m4stg_right_shift/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.50, 157.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3astg_rnd_mode/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (148.76, 164.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3astg_rnd_mode/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (148.61, 162.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3bstg_rnd_mode/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (152.83, 162.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3stg_sign/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (150.61, 163.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m2stg_rnd_mode/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.76, 162.90)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m2stg_rnd_mode/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.68, 164.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3bstg_of_mask/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.98, 163.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3bstg_sign/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.83, 163.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3bstg_nv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.13, 163.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3astg_of_mask/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.47, 166.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3bstg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (145.90, 167.40)] [Net: fpu_mul/fpu_mul_ctl/i_m3bstg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
          (9) fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.69, 165.90)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m3bstg_id/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (147.05, 168.30)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3astg_nv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.62, 166.50)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (137.02, 163.80)] [Net: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
          (9) fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.03, 163.50)] [SINK PIN] 
          (9) fpu_mul/fpu_mul_ctl/i_m2stg_ld0_2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.95, 164.70)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3astg_sign/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.84, 167.10)] [SINK PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/clk_gate_q_reg/latch/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (145.11, 161.76)] [ICG] [IMPLICIT IGNORE PIN] 
         (8) fpu_mul/fpu_mul_ctl/i_m3bstg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (144.20, 161.40)] [ICG] [IMPLICIT IGNORE PIN] 
        (7) fpu_mul/fpu_mul_ctl/dffrl_mul_ctl/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPRBQ_V2LP_1] [Location (126.44, 140.22)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_ctl/i_mul_frac_in2_50_0_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (126.26, 183.30)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_neq_ffs/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (126.04, 184.50)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_ctl/i_mul_exp_in1_exp_neq_ffs/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.22, 189.90)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_ctl/i_mul_frac_in1_53_0_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.67, 191.10)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_ctl/i_mul_frac_in1_50_0_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.59, 191.70)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_ctl/i_mul_frac_in2_54/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.22, 188.10)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_ctl/i_mul_frac_in2_51/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (125.45, 186.90)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_ctl/i_mul_frac_in2_53_32_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.15, 182.70)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_ctl/i_mul_exp_in2_exp_eq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (127.89, 181.50)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_ctl/i_mul_frac_in2_53_0_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (128.70, 180.30)] [SINK PIN] 
        (7) fpu_mul/i_m4stg_frac/ckbuf_0/U3:A1->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_AN2_8] [Location (187.64, 191.40)] [Net: fpu_mul/i_m4stg_frac/ckbuf_0/clk] [ICG] [Fanout: 1] 
         (8) fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSINV_9603_2529:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_INV_S_6] [Location (189.26, 195.00)] [Net: fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSNET_30] [Fanout: 4] 
          (9) fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSINV_4718_2528:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_INV_S_1] [Location (188.89, 184.20)] [Net: fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSNET_29] [Fanout: 7] 
           (10) fpu_mul/i_m4stg_frac/a2cot_dff/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (193.30, 183.30)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/psum_dff/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.01, 186.90)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/a2sum_dff/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.82, 183.90)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/a2sum_dff/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.93, 185.70)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/a2sum_dff/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.08, 181.50)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/a2sum_dff/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (187.16, 182.10)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/a2cot_dff/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.71, 184.50)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSINV_6985_2524:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_INV_S_1P5] [Location (171.87, 178.20)] [Net: fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSNET_25] [Fanout: 11] 
           (10) fpu_mul/i_m4stg_frac/a2sum_dff/q_reg_85_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.77, 176.70)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.21, 179.10)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.21, 177.90)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.54, 176.10)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.58, 180.30)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_63_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.06, 177.90)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/psum_dff/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.84, 177.30)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/psum_dff/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.90, 175.50)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/psum_dff/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.50, 177.30)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/psum_dff/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.36, 179.10)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/psum_dff/q_reg_63_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.29, 179.10)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSINV_3980_2522:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_INV_S_1] [Location (190.74, 193.80)] [Net: fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSNET_23] [Fanout: 6] 
           (10) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.49, 188.70)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/clock_opt_cts_ccd_setup_inst_4691:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_0P5] [Location (191.85, 192.60)] [Net: fpu_mul/i_m4stg_frac/clock_opt_cts_ccd_setup_0] [Fanout: 5] 
            (11) fpu_mul/i_m4stg_frac/psum_dff/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.86, 191.70)] [SINK PIN] 
            (11) fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSBUF_2960_2521:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (188.97, 197.40)] [Net: fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSNET_22] [Fanout: 8] 
             (12) fpu_mul/i_m4stg_frac/out_dff/q_reg_70_/CK [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_FSDPQ_V3_2] [Location (188.87, 175.62)] [SINK PIN] 
             (12) fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSBUF_1776_2519:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_DEL_R2V1_2] [Location (189.71, 193.80)] [Net: fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSNET_21] [Fanout: 10] 
              (13) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (208.18, 186.30)] [SINK PIN] 
              (13) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (211.29, 195.30)] [SINK PIN] 
              (13) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (210.32, 194.10)] [SINK PIN] 
              (13) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (210.69, 192.90)] [SINK PIN] 
              (13) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (207.73, 191.70)] [SINK PIN] 
              (13) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (206.48, 186.90)] [SINK PIN] 
              (13) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (206.92, 184.50)] [SINK PIN] 
              (13) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (206.77, 182.10)] [SINK PIN] 
              (13) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (206.77, 183.30)] [SINK PIN] 
              (13) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.86, 187.50)] [SINK PIN] 
             (12) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (188.94, 192.30)] [SINK PIN] 
             (12) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.71, 189.90)] [SINK PIN] 
             (12) fpu_mul/i_m4stg_frac/out_dff/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.53, 173.10)] [SINK PIN] 
             (12) fpu_mul/i_m4stg_frac/out_dff/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.31, 178.50)] [SINK PIN] 
             (12) fpu_mul/i_m4stg_frac/out_dff/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.23, 177.30)] [SINK PIN] 
             (12) fpu_mul/i_m4stg_frac/out_dff/q_reg_69_/CK [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_FSDPQ_V3_2] [Location (191.16, 175.98)] [SINK PIN] 
            (11) fpu_mul/i_m4stg_frac/a2cot_dff/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.55, 197.10)] [SINK PIN] 
            (11) fpu_mul/i_m4stg_frac/a2sum_dff/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.19, 197.10)] [SINK PIN] 
            (11) fpu_mul/i_m4stg_frac/a2sum_dff/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (193.60, 192.90)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/psum_dff/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (187.53, 191.10)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/a2sum_dff/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.86, 195.30)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/a2cot_dff/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.86, 194.10)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/pcout_dff/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (187.01, 189.90)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSINV_8555_2523:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_INV_S_1] [Location (181.35, 178.20)] [Net: fpu_mul/i_m4stg_frac/clock_opt_cts_ZCTSNET_24] [Fanout: 2] 
           (10) fpu_mul/i_m4stg_frac/a2sum_dff/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (181.46, 174.90)] [SINK PIN] 
           (10) fpu_mul/i_m4stg_frac/a2sum_dff/q_reg_65_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (181.69, 177.90)] [SINK PIN] 
        (7) fpu_mul/i_m4stg_frac/booth/ckbuf_0/U3:A1->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_AN2_MM_8] [Location (141.24, 183.00)] [Net: fpu_mul/i_m4stg_frac/booth/ckbuf_0/clk] [ICG] [Fanout: 14] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff8/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.06, 176.70)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/clock_opt_cts_ZCTSBUF_1857_2488:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (141.90, 181.80)] [Net: fpu_mul/i_m4stg_frac/booth/clock_opt_cts_ZCTSNET_1] [Fanout: 12] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.21, 183.90)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.21, 191.70)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff0/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.95, 186.90)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.95, 193.50)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.87, 188.10)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff3/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.28, 191.10)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff3/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.06, 190.50)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff4/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.21, 192.30)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff6/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.84, 182.70)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff9/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.84, 185.10)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff8/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.99, 180.90)] [SINK PIN] 
          (9) fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.69, 182.70)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff15/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (145.20, 174.30)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff14/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.58, 173.70)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff14/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (145.20, 172.50)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff13/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (145.72, 169.50)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff13/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.58, 171.30)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff13/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.98, 170.10)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff12/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.76, 179.70)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff11/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.84, 177.90)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff11/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.21, 172.50)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff11/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.91, 180.30)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff10/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.69, 177.90)] [SINK PIN] 
         (8) fpu_mul/i_m4stg_frac/booth/out_dff9/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.54, 179.10)] [SINK PIN] 
        (7) fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg/G [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_LDNQ_V1_1] [Location (126.18, 149.22)] [SINK PIN] 
       (6) fpu_mul/i_m4stg_frac/booth/ckbuf_1/U3:A1->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_AN2_MM_1] [Location (132.14, 178.20)] [Net: fpu_mul/i_m4stg_frac/booth/ckbuf_1/clk] [ICG] [Fanout: 5] 
        (7) fpu_mul/i_m4stg_frac/booth/hld_dff0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.77, 179.70)] [SINK PIN] 
        (7) fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.77, 177.90)] [SINK PIN] 
        (7) fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.77, 177.30)] [SINK PIN] 
        (7) fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.33, 176.70)] [SINK PIN] 
        (7) fpu_mul/i_m4stg_frac/booth/hld_dff/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.92, 180.30)] [SINK PIN] 
    (4) fpu_in/fpu_in_ctl/i_fp_type_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.03, 184.30)] [SINK PIN] 
    (4) fpu_in/clock_opt_cts_ZCTSBUF_1859_6327:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (92.29, 152.20)] [Net: fpu_in/clock_opt_cts_ZCTSNET_0] [Fanout: 30] 
     (5) fpu_in/fpu_in_ctl/i_valid_packet_dly/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.62, 148.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_73_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.67, 157.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_85_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.67, 155.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.89, 153.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_77_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.23, 151.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_71_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.19, 149.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_68_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.97, 148.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.63, 145.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_69_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.41, 147.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_80_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.75, 148.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.89, 151.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.92, 144.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.40, 144.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.78, 144.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.15, 154.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.15, 152.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.52, 156.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_81_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.74, 158.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.74, 157.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_93_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.66, 147.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.07, 150.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.37, 148.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.66, 151.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.70, 154.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.48, 154.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_rdaddr_del/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.81, 151.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.66, 150.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.66, 151.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.62, 153.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_ctl/i_inq_wraddr_del/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.44, 150.10)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_119_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.77, 186.10)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_103_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.22, 187.90)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_101_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.44, 189.70)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.81, 184.30)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/i_inq_din_d1/clock_opt_cts_ZCTSBUF_3948_6325:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (96.28, 221.80)] [Net: fpu_in/fpu_in_dp/i_inq_din_d1/clock_opt_cts_ZCTSNET_1] [Fanout: 23] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_114_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.48, 210.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_127_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.33, 210.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_141_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.10, 208.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_106_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.29, 204.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.98, 202.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_151_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.81, 205.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_121_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.73, 198.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_116_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.25, 200.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_128_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.74, 204.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_117_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.14, 197.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.77, 193.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.52, 192.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_136_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.81, 194.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_58_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.85, 189.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_145_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.51, 198.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_63_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.21, 196.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_61_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.92, 190.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_60_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.92, 193.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_122_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.25, 200.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_124_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.88, 202.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_129_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.29, 208.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_130_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.96, 205.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_123_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.00, 207.10)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/i_inq_din_d1/clock_opt_cts_ZCTSBUF_741_6328:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (93.32, 152.20)] [Net: fpu_in/fpu_in_dp/i_inq_din_d1/clock_opt_cts_ZCTSNET_4] [Fanout: 18] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_84_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.77, 160.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.55, 160.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_78_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.59, 163.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_94_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.08, 164.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_70_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.45, 166.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_83_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.30, 169.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_72_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.33, 171.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.57, 170.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_89_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.63, 168.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.55, 165.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.41, 162.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_79_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.60, 160.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_112_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.62, 162.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_91_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.44, 165.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.44, 168.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_98_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.21, 170.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.29, 165.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_137_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.48, 162.10)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/i_inq_din_d1/clock_opt_cts_ZCTSBUF_7208_6332:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (93.03, 185.80)] [Net: fpu_in/fpu_in_dp/i_inq_din_d1/clock_opt_cts_ZCTSNET_5] [Fanout: 18] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_135_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.52, 183.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_133_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.96, 183.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_95_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.05, 177.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_87_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.96, 175.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_88_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.29, 174.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_102_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.29, 172.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_86_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.96, 177.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.77, 179.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_90_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.77, 183.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_120_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.81, 177.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_76_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.26, 171.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.55, 171.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_104_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.70, 181.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_105_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.96, 178.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_134_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.59, 176.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_100_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.67, 174.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_75_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.44, 174.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_96_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.15, 171.70)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/clock_opt_cts_ZCTSBUF_3075_6326:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (97.32, 221.80)] [Net: fpu_in/fpu_in_dp/clock_opt_cts_ZCTSNET_1] [Fanout: 19] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_115_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.88, 220.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_op_in/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.51, 227.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_107_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.36, 215.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_109_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.92, 213.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_150_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.44, 214.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_118_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.29, 214.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_125_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.00, 220.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_110_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.66, 217.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_113_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.52, 214.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_126_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.11, 219.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_132_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.00, 226.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_146_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.26, 228.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_131_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.51, 223.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_142_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.92, 225.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_147_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.81, 229.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_140_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.07, 224.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_154_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.36, 226.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_139_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.66, 221.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_108_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.25, 218.50)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/clock_opt_cts_ZCTSBUF_5743_6324:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (96.28, 221.80)] [Net: fpu_in/fpu_in_dp/clock_opt_cts_ZCTSNET_0] [Fanout: 30] 
     (5) fpu_in/fpu_in_dp/i_fp_id_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.33, 237.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_153_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.99, 231.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_144_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.96, 234.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_149_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.25, 232.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_148_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.40, 236.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_138_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.81, 234.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_143_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.48, 230.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_inq_din_d1/q_reg_152_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.92, 231.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.84, 244.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_61_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.11, 238.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_60_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.96, 240.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.29, 241.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.70, 244.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.77, 244.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.84, 245.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_rnd_mode_in/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.05, 239.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_rnd_mode_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.88, 243.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_fcc_in/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.77, 240.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_fcc_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.99, 243.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_op_in/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.62, 237.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_op_in/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.62, 241.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_op_in/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.62, 239.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_op_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.84, 241.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_op_in/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.92, 240.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_op_in/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.25, 238.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_op_in/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.84, 240.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_id_in/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.62, 236.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_id_in/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.84, 238.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_id_in/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.95, 243.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_id_in/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.40, 234.10)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/i_fp_srcb_in/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (83.19, 177.40)] [Net: fpu_in/fpu_in_dp/i_fp_srcb_in/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 21] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.20, 166.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/clock_opt_cts_ZCTSBUF_1710_6308:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (82.89, 173.80)] [Net: fpu_in/fpu_in_dp/i_fp_srcb_in/clock_opt_cts_ZCTSNET_1] [Fanout: 23] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.98, 165.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.01, 164.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (74.94, 160.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.31, 162.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.76, 159.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.16, 156.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.05, 160.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.00, 159.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.23, 151.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.72, 150.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.76, 152.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.57, 151.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.09, 150.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.61, 153.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.16, 154.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.94, 155.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.61, 153.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.38, 157.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.64, 156.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.68, 151.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.34, 156.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.20, 160.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.20, 161.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/clock_opt_cts_ZCTSBUF_3017_6309:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (82.45, 177.40)] [Net: fpu_in/fpu_in_dp/i_fp_srcb_in/clock_opt_cts_ZCTSNET_2] [Fanout: 27] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.78, 183.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.23, 198.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.44, 202.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.85, 203.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_60_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.71, 203.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.22, 202.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_61_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.48, 200.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.97, 196.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.74, 198.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_63_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.92, 201.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.59, 196.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_67_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.37, 196.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_58_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.30, 194.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.58, 194.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_68_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.41, 191.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.11, 192.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.93, 190.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.63, 188.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.22, 189.70)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.49, 187.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.75, 186.10)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.71, 184.90)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.00, 182.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.30, 185.50)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.93, 187.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.93, 184.30)] [SINK PIN] 
      (6) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.86, 184.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_66_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.30, 180.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_65_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.56, 175.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_64_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.58, 172.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.49, 166.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.37, 168.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.08, 181.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.37, 174.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.23, 172.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.60, 169.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.16, 175.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.34, 166.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.93, 169.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.23, 170.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.71, 178.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.05, 177.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.90, 168.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.38, 173.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srcb_in/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.00, 169.30)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/i_fp_srca_in/clock_opt_cts_ZCTSBUF_8286_6329:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (86.44, 244.60)] [Net: fpu_in/fpu_in_dp/i_fp_srca_in/clock_opt_cts_ZCTSNET_1] [Fanout: 26] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.26, 244.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.71, 247.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.00, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.41, 245.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.56, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.71, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.08, 246.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.27, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.34, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.79, 246.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.49, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.60, 246.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.91, 244.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.15, 248.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.15, 246.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.22, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.70, 245.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.63, 245.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.55, 245.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_58_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.63, 242.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.22, 241.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.55, 244.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_63_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.85, 243.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.48, 244.30)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.63, 246.10)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.91, 243.10)] [SINK PIN] 
    (4) fpu_in/fpu_in_dp/i_fp_srca_in/clock_opt_cts_ZCTSBUF_8765_6331:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (61.73, 247.00)] [Net: fpu_in/fpu_in_dp/i_fp_srca_in/clock_opt_cts_ZCTSNET_3] [Fanout: 16] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (57.92, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.91, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.13, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.83, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (70.72, 246.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (64.58, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (68.95, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (66.73, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (62.36, 248.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (60.07, 248.50)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (61.10, 246.70)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (53.63, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (49.49, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (51.56, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (55.78, 247.90)] [SINK PIN] 
     (5) fpu_in/fpu_in_dp/i_fp_srca_in/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (56.15, 246.70)] [SINK PIN] 
    (4) i_fpu_inq_sram/clk_gate_byte_wen_d1_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (81.85, 181.00)] [Net: i_fpu_inq_sram/clk_gate_byte_wen_d1_reg/ENCLK] [ICG] [Fanout: 1] 
     (5) i_fpu_inq_sram/clock_opt_cts_ZCTSBUF_9964_6318:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (83.19, 181.00)] [Net: i_fpu_inq_sram/clock_opt_cts_ZCTSNET_8] [Fanout: 26] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_156_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.63, 204.10)] [SINK PIN] 
      (6) i_fpu_inq_sram/clock_opt_cts_ZCTSBUF_1937_6311:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (87.40, 214.60)] [Net: i_fpu_inq_sram/clock_opt_cts_ZCTSNET_1] [Fanout: 17] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_158_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.56, 233.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_130_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.78, 223.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_137_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.44, 230.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_159_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.52, 228.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_136_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.67, 226.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_147_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.22, 225.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_145_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.08, 225.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_157_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.70, 233.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_154_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.59, 238.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_149_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.56, 237.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_143_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.89, 235.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_148_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.67, 234.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_152_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.44, 237.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_151_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.74, 238.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_146_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.52, 240.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_153_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.37, 240.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wr_en_d1_reg/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.37, 234.70)] [SINK PIN] 
      (6) i_fpu_inq_sram/clock_opt_cts_ZCTSBUF_2902_6312:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (88.07, 214.60)] [Net: i_fpu_inq_sram/clock_opt_cts_ZCTSNET_2] [Fanout: 18] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_123_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.15, 215.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_113_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.60, 219.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_120_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.52, 220.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_144_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.52, 222.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_112_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.71, 217.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_118_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.85, 216.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_119_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.52, 211.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_134_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.93, 208.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.26, 210.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_111_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.74, 207.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_128_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.78, 208.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_114_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.93, 214.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_115_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.41, 218.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_65_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.56, 218.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_131_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.99, 219.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_155_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.30, 214.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_132_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.59, 212.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_141_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.82, 209.50)] [SINK PIN] 
      (6) i_fpu_inq_sram/clock_opt_cts_ZCTSBUF_516_6313:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_U_0P5] [Location (78.08, 181.00)] [Net: i_fpu_inq_sram/clock_opt_cts_ZCTSNET_3] [Fanout: 16] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_80_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.57, 178.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.08, 180.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_139_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.23, 180.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_138_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.93, 181.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_100_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.93, 182.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_109_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.92, 189.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_108_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.92, 188.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_95_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.00, 187.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_66_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.00, 185.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_124_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.56, 184.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_58_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.64, 187.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_110_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.64, 183.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.64, 181.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_91_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.90, 181.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_140_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.83, 180.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_92_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.35, 178.90)] [SINK PIN] 
      (6) i_fpu_inq_sram/clock_opt_cts_ZCTSBUF_4655_6314:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (78.08, 157.00)] [Net: i_fpu_inq_sram/clock_opt_cts_ZCTSNET_4] [Fanout: 17] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_78_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.12, 157.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_86_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (74.05, 158.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/rdptr_d1_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.67, 152.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.60, 148.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.79, 150.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.01, 151.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/rdptr_d1_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.53, 153.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.45, 153.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/rdptr_d1_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.97, 154.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.60, 154.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/rdptr_d1_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.38, 156.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_90_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.90, 159.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_89_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.45, 160.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.45, 162.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrptr_d1_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.12, 163.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_60_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.34, 165.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.52, 160.30)] [SINK PIN] 
      (6) i_fpu_inq_sram/clock_opt_cts_ZCTSBUF_6960_6315:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (78.01, 141.40)] [Net: i_fpu_inq_sram/clock_opt_cts_ZCTSNET_5] [Fanout: 31] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.08, 131.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.79, 129.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.68, 126.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.75, 125.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.23, 128.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.68, 126.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.53, 123.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.97, 122.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.86, 123.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.90, 122.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.24, 127.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.16, 124.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.53, 126.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.31, 127.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.38, 123.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.31, 124.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.86, 131.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.64, 132.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.79, 129.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.72, 130.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_79_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.79, 132.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.86, 133.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_70_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.08, 133.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.27, 126.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.05, 124.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.12, 127.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.75, 127.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.53, 128.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.01, 130.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_71_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.93, 132.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.86, 130.30)] [SINK PIN] 
      (6) i_fpu_inq_sram/clock_opt_cts_ZCTSBUF_5804_6316:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (77.34, 141.40)] [Net: i_fpu_inq_sram/clock_opt_cts_ZCTSNET_6] [Fanout: 26] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.86, 138.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.90, 144.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_74_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.20, 147.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_82_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.68, 148.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.35, 146.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.68, 137.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.75, 137.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.42, 139.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.31, 135.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.86, 136.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_87_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.01, 140.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_97_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.35, 139.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_98_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.57, 143.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_85_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.87, 142.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.01, 142.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrptr_d1_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.31, 140.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_104_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.45, 142.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.45, 144.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_76_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.16, 148.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.68, 147.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.67, 144.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_102_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.90, 143.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_69_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.53, 142.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.08, 136.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_116_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.93, 138.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_72_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.23, 136.90)] [SINK PIN] 
      (6) i_fpu_inq_sram/clock_opt_cts_ZCTSBUF_8264_6317:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (78.08, 170.20)] [Net: i_fpu_inq_sram/clock_opt_cts_ZCTSNET_7] [Fanout: 21] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.64, 173.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_83_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.68, 168.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_84_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (74.65, 163.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_99_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.76, 165.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_77_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.53, 172.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_150_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (74.35, 166.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_75_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.53, 168.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.46, 169.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_94_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.50, 170.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_103_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.57, 171.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_101_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.38, 171.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.68, 173.50)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_105_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.59, 177.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_93_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.42, 175.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_81_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.05, 174.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_96_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.94, 163.30)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_88_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.60, 174.70)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_107_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.64, 175.90)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_142_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.71, 168.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_117_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.49, 171.10)] [SINK PIN] 
       (7) i_fpu_inq_sram/wrdata_d1_reg_73_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.15, 174.70)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_121_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.08, 199.90)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_106_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.00, 193.90)] [SINK PIN] 
      (6) i_fpu_inq_sram/ren_d1_reg/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.41, 202.90)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrptr_d1_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.71, 193.90)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrptr_d1_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.56, 189.10)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_135_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.67, 198.70)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_133_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.01, 196.90)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_129_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.60, 198.70)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_127_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.67, 201.10)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_126_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.82, 195.10)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_125_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.86, 194.50)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_122_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.15, 197.50)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_68_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.01, 192.70)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_67_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.45, 192.10)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_64_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.41, 188.50)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_63_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.75, 190.30)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_61_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.23, 192.10)] [SINK PIN] 
      (6) i_fpu_inq_sram/wrdata_d1_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.68, 190.90)] [SINK PIN] 
    (4) fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U2:A1->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_AN2_MM_0P5] [Location (107.46, 91.00)] [Net: fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clk] [ICG] [Fanout: 4] 
     (5) fpu_div/fpu_div_exp_dp/i_div_exp_out/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (114.93, 85.00)] [Net: fpu_div/fpu_div_exp_dp/i_div_exp_out/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 13] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.05, 87.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.68, 84.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.90, 85.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (115.63, 87.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.75, 84.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.72, 83.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.46, 81.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.60, 82.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.23, 82.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.90, 87.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.09, 85.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.53, 84.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_out/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.68, 85.90)] [SINK PIN] 
     (5) fpu_div/fpu_div_exp_dp/i_div_exp_in1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (106.57, 94.60)] [Net: fpu_div/fpu_div_exp_dp/i_div_exp_in1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 11] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (107.65, 91.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (105.21, 96.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (106.98, 97.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (106.47, 90.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (106.32, 94.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (108.69, 94.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (105.58, 91.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.47, 93.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (108.32, 95.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (109.80, 93.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (106.69, 93.70)] [SINK PIN] 
     (5) fpu_div/fpu_div_exp_dp/i_div_exp_in2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (99.69, 94.60)] [Net: fpu_div/fpu_div_exp_dp/i_div_exp_in2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 11] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.88, 94.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.88, 95.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (103.14, 96.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.03, 93.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.88, 92.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.07, 96.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.17, 93.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (103.36, 94.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.14, 96.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.07, 92.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.90, 95.50)] [SINK PIN] 
     (5) fpu_div/fpu_div_exp_dp/i_div_exp1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (107.16, 83.80)] [Net: fpu_div/fpu_div_exp_dp/i_div_exp1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 13] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (108.54, 86.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (108.09, 79.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.02, 80.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.99, 82.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (106.98, 81.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (105.58, 79.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (109.06, 82.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (106.98, 82.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (108.97, 84.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (106.24, 84.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.76, 83.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (108.24, 85.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_exp_dp/i_div_exp1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (108.61, 84.70)] [SINK PIN] 
    (4) fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U2:A1->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_AN2_MM_3] [Location (84.81, 105.40)] [Net: fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clk] [ICG] [Fanout: 24] 
     (5) fpu_div/fpu_div_frac_dp/clock_opt_cts_sbcto_st1_inst_7833:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (83.70, 93.40)] [Net: fpu_div/fpu_div_frac_dp/clock_opt_cts_sbcto_st1_0] [Fanout: 7] 
      (6) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (65.91, 78.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/clock_opt_cts_ZCTSBUF_2916_6323:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (81.93, 92.20)] [Net: fpu_div/fpu_div_frac_dp/i_div_norm_inv/clock_opt_cts_ZCTSNET_1] [Fanout: 32] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.01, 88.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.30, 89.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.67, 86.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.59, 87.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.52, 87.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.23, 89.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.86, 90.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.11, 90.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.52, 87.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.30, 88.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.16, 88.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.79, 90.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.30, 93.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.74, 92.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.60, 93.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.71, 92.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.23, 95.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.09, 96.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.59, 96.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.01, 94.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.86, 90.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.53, 91.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.71, 91.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.27, 93.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.05, 93.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.54, 93.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.05, 94.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (74.05, 94.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.91, 94.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.83, 93.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.20, 94.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.08, 89.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/clock_opt_cts_ZCTSBUF_1285_6321:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (79.71, 88.60)] [Net: fpu_div/fpu_div_frac_dp/clock_opt_cts_ZCTSNET_1] [Fanout: 32] 
       (7) fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.39, 83.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.35, 82.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.59, 80.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.94, 81.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.20, 82.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (69.47, 80.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (70.72, 81.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.02, 80.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.24, 79.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.02, 81.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.75, 82.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.00, 78.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.20, 77.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.61, 78.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.75, 78.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.97, 79.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.01, 81.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.75, 81.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.12, 79.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.49, 78.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.74, 77.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.74, 75.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.34, 79.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.64, 78.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.60, 76.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.67, 74.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.23, 77.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.86, 73.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.23, 76.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.46, 79.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (74.20, 83.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (72.94, 82.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_shl_save/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (71.27, 46.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_shl_save/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_save/clock_opt_cts_ZCTSBUF_1163_6291:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (73.27, 46.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_shl_save/clock_opt_cts_ZCTSNET_1] [Fanout: 30] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (72.50, 60.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.02, 55.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (74.94, 57.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.68, 58.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.01, 60.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.94, 55.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.83, 56.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.79, 58.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.08, 57.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.01, 57.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.05, 60.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.53, 62.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.05, 60.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.45, 63.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.68, 64.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.75, 64.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.60, 64.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.64, 66.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.38, 63.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.83, 58.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (74.94, 61.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (61.92, 60.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (59.77, 60.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (62.07, 61.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (63.99, 60.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (65.60, 58.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (64.95, 58.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (65.69, 61.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (67.62, 60.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (68.93, 60.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_shl_save/clock_opt_cts_ZCTSBUF_1979_6290:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (72.60, 46.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_shl_save/clock_opt_cts_ZCTSNET_0] [Fanout: 23] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.69, 39.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.76, 31.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.17, 29.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.31, 29.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.61, 28.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.83, 28.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.79, 26.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.94, 26.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.76, 32.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.69, 30.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.98, 34.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (74.20, 37.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.90, 33.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.98, 31.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.38, 30.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.53, 30.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.75, 27.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.53, 29.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.76, 33.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.46, 35.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.91, 37.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (67.39, 39.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_shl_save/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (67.62, 36.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (101.61, 41.80)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/clock_opt_cts_ZCTSBUF_1358_6295:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (103.61, 41.80)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/clock_opt_cts_ZCTSNET_1] [Fanout: 30] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (105.71, 27.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (109.94, 52.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.61, 50.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.57, 52.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.90, 49.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (111.50, 51.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (109.50, 49.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.76, 41.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.24, 32.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.31, 30.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (111.28, 37.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (111.79, 34.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (111.87, 33.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.05, 36.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (111.05, 38.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.24, 40.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.83, 42.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (111.13, 45.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.24, 46.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.61, 46.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.76, 48.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (113.72, 45.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.61, 43.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.77, 25.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.84, 23.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.77, 23.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.69, 25.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (106.61, 25.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (107.87, 26.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (109.28, 28.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/clock_opt_cts_ZCTSBUF_2351_6294:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (102.94, 41.80)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/clock_opt_cts_ZCTSNET_0] [Fanout: 25] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.07, 46.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.18, 59.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.33, 59.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.74, 57.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.67, 58.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.81, 56.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.55, 56.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.48, 55.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.85, 52.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.70, 49.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (103.43, 49.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (103.73, 53.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.91, 55.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.76, 57.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (108.02, 58.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.69, 57.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.18, 57.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.33, 57.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.48, 59.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.77, 58.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (111.05, 53.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (109.50, 54.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (109.65, 57.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (105.64, 53.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.89, 48.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_out/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (105.61, 46.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_out/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_out/clock_opt_cts_ZCTSBUF_1171_6306:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (107.61, 46.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_out/clock_opt_cts_ZCTSNET_1] [Fanout: 30] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.15, 46.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.15, 48.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.64, 49.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.08, 51.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.93, 52.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.15, 57.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.60, 58.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.60, 58.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.30, 59.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.23, 55.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.16, 55.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.19, 54.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.56, 49.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.01, 45.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.15, 42.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.23, 40.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.71, 30.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.71, 27.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.56, 27.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.12, 26.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.12, 24.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (117.94, 23.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.93, 26.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.19, 24.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.93, 29.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.56, 32.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.96, 33.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.30, 34.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.23, 36.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (122.23, 38.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_out/clock_opt_cts_ZCTSBUF_2258_6305:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (106.94, 46.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_out/clock_opt_cts_ZCTSNET_0] [Fanout: 25] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.76, 62.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (121.27, 62.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (119.27, 63.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.60, 60.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (117.79, 60.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (105.58, 68.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (103.80, 66.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.25, 69.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.96, 69.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.03, 69.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.48, 67.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.63, 68.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.70, 67.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.62, 67.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.62, 66.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.54, 67.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (105.87, 66.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (107.95, 66.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (112.46, 66.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (114.61, 66.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (110.31, 66.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (108.54, 65.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (120.23, 64.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (118.16, 64.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_out/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (116.16, 62.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (67.76, 79.30)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_frac_in1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (97.62, 112.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_in1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_in1/clock_opt_cts_ZCTSBUF_2608_6301:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (98.50, 110.20)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_in1/clock_opt_cts_ZCTSNET_2] [Fanout: 20] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.55, 112.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.06, 115.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.06, 120.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.77, 120.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.77, 118.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.99, 118.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.07, 119.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.81, 118.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.62, 117.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.99, 115.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.44, 114.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.77, 115.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.74, 117.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.63, 116.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.44, 114.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.48, 117.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.85, 115.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.37, 114.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.11, 113.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.44, 113.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_in1/clock_opt_cts_ZCTSBUF_1317_6299:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (98.50, 109.00)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_in1/clock_opt_cts_ZCTSNET_0] [Fanout: 20] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.62, 109.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.06, 106.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.40, 103.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.91, 108.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (103.21, 106.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.03, 105.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.17, 105.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.77, 108.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.62, 108.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.77, 109.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.84, 110.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.91, 112.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.69, 109.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.84, 111.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.77, 110.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.62, 111.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (103.65, 113.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.58, 113.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.77, 112.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.62, 112.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_in1/clock_opt_cts_ZCTSBUF_558_6300:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (97.84, 109.00)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_in1/clock_opt_cts_ZCTSNET_1] [Fanout: 15] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.47, 109.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.73, 103.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.66, 105.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.81, 105.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.62, 106.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.25, 103.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.40, 106.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.33, 108.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.18, 109.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.18, 106.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.18, 105.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.18, 108.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.11, 110.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.62, 111.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.63, 111.70)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_frac_in2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (86.29, 111.40)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_in2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_in2/clock_opt_cts_ZCTSBUF_804_6304:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (84.30, 111.40)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_in2/clock_opt_cts_ZCTSNET_2] [Fanout: 21] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.49, 116.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.63, 114.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.63, 115.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.56, 115.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.93, 118.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.86, 118.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.82, 117.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.67, 117.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.49, 115.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.78, 114.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.67, 120.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.71, 118.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.04, 120.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.72, 117.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.79, 117.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.53, 119.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.60, 119.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.86, 117.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.01, 117.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.41, 115.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.42, 116.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_in2/clock_opt_cts_ZCTSBUF_2398_6302:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (87.63, 111.40)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_in2/clock_opt_cts_ZCTSNET_0] [Fanout: 21] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.59, 110.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.74, 109.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.22, 106.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.59, 104.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.59, 102.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.44, 103.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.85, 101.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.78, 101.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.11, 104.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.04, 105.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.74, 108.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.67, 108.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.67, 108.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.89, 109.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.78, 112.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.22, 114.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.71, 112.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.55, 111.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.37, 111.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.11, 107.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.11, 109.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_in2/clock_opt_cts_ZCTSBUF_1303_6303:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_U_0P5] [Location (83.56, 111.40)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_in2/clock_opt_cts_ZCTSNET_1] [Fanout: 13] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.15, 110.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.49, 112.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.66, 111.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.08, 111.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.94, 111.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.93, 111.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.05, 112.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.27, 114.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.64, 114.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.00, 115.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.90, 113.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.19, 112.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.41, 114.10)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (77.86, 40.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/clock_opt_cts_ZCTSBUF_1198_6293:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (80.08, 40.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/clock_opt_cts_ZCTSNET_1] [Fanout: 27] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.16, 37.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.58, 43.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.71, 41.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.62, 42.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.77, 44.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.65, 43.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.63, 41.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (88.99, 39.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.26, 39.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.18, 38.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.64, 45.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.16, 38.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.75, 36.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.53, 34.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.53, 33.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.19, 30.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.67, 28.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (85.52, 27.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (89.45, 25.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.37, 25.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.12, 31.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.37, 34.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.59, 25.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (95.22, 27.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.98, 35.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.84, 34.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.75, 37.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/clock_opt_cts_ZCTSBUF_2258_6292:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_4] [Location (79.19, 40.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/clock_opt_cts_ZCTSNET_0] [Fanout: 27] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.39, 40.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.79, 45.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.38, 48.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (76.72, 50.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (72.50, 50.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (74.65, 51.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.72, 45.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (69.61, 37.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (70.95, 42.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (68.95, 42.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (55.85, 47.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (54.74, 51.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (56.96, 50.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (56.37, 48.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (62.07, 43.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (65.69, 42.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (72.57, 44.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (63.77, 51.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (63.18, 53.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (68.36, 55.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (64.21, 54.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (62.07, 55.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (59.92, 55.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (56.96, 55.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (69.02, 54.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.83, 49.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.17, 42.10)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (80.97, 41.80)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/clock_opt_cts_ZCTSBUF_3648_6298:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_2] [Location (66.61, 55.00)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/clock_opt_cts_ZCTSNET_2] [Fanout: 13] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/clock_opt_cts_sbcto_st1_inst_7835:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (71.79, 52.60)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/clock_opt_cts_sbcto_st1_1] [Fanout: 17] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (65.10, 52.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (87.97, 45.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.79, 46.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.82, 48.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.31, 47.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.38, 48.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.31, 49.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (81.01, 50.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.60, 53.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.75, 52.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (78.57, 51.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.98, 54.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.76, 54.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (75.61, 52.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (63.77, 49.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.93, 46.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.45, 49.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.19, 55.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (77.53, 53.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (80.26, 52.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (79.83, 54.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (82.05, 55.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/clock_opt_cts_ZCTSBUF_2408_6296:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (88.51, 43.00)] [Net: fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/clock_opt_cts_ZCTSNET_0] [Fanout: 26] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.85, 42.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.11, 40.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.02, 39.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.21, 39.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.69, 37.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.92, 33.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.88, 30.70)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.18, 29.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.51, 32.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (97.81, 31.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (93.29, 35.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.63, 37.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.69, 40.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (104.10, 43.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (102.77, 47.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.41, 42.10)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (94.40, 43.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (92.26, 43.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (91.22, 29.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.11, 28.90)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.18, 26.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (101.29, 26.50)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (99.73, 25.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (100.69, 28.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (98.33, 28.30)] [SINK PIN] 
        (8) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (96.48, 25.30)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (90.26, 44.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (73.61, 52.90)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (58.74, 45.70)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (84.56, 56.50)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (83.23, 51.10)] [SINK PIN] 
       (7) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (86.86, 47.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_frac_add_in1a/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (66.21, 55.90)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/clock_opt_cts_ZCTSBUF_4628_6319:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (62.02, 88.60)] [Net: fpu_div/fpu_div_frac_dp/clock_opt_cts_ZCTSNET_0] [Fanout: 28] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (65.10, 90.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (64.29, 81.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (68.50, 81.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (66.43, 81.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (66.43, 82.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (68.50, 83.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (69.76, 88.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (69.01, 89.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (63.10, 86.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (63.03, 89.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (59.03, 86.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (54.96, 88.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (57.03, 88.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (57.03, 87.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (59.03, 88.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (61.18, 88.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (59.40, 90.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (57.33, 90.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (63.03, 88.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (67.62, 88.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.02, 90.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (68.43, 90.10)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (67.39, 91.30)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (66.21, 92.50)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (69.84, 94.90)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (71.17, 93.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (68.95, 93.70)] [SINK PIN] 
      (6) fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (69.47, 92.50)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (54.81, 79.30)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (56.96, 79.30)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (61.18, 80.50)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (59.62, 81.70)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (59.85, 78.10)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (57.55, 81.10)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (54.67, 78.10)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (54.22, 76.30)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (56.89, 77.50)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (58.96, 79.90)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (56.15, 76.30)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (58.22, 76.30)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (60.22, 76.30)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (61.84, 77.50)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (61.92, 78.70)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (63.92, 78.10)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (63.62, 79.90)] [SINK PIN] 
     (5) fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (65.77, 79.90)] [SINK PIN] 
  (H) fpu_add/rclk [Ref: fpu_add] [Location (122.76, 12.11)] [HIERARCHY PIN: INPUT] 
   (2) fpu_add/eco_cell_158:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_20] [Location (126.66, 12.80)] [Net: fpu_add/eco_net_158] [Fanout: 4] 
    (3) fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U3:A1->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_AN2_8] [Location (138.28, 46.40)] [Net: fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clk] [ICG] [Fanout: 18] 
     (4) fpu_add/fpu_add_frac_dp/clock_opt_cts_sbcto_st1_inst_9087:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_4] [Location (145.90, 44.00)] [Net: fpu_add/fpu_add_frac_dp/clock_opt_cts_sbcto_st1_0] [Fanout: 2] 
      (5) fpu_add/fpu_add_frac_dp/clock_opt_cts_ZCTSBUF_5021_7599:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_1P5] [Location (187.71, 54.80)] [Net: fpu_add/fpu_add_frac_dp/clock_opt_cts_ZCTSNET_7] [Fanout: 3] 
       (6) fpu_add/fpu_add_frac_dp/clock_opt_cts_ZCTSBUF_3616_7596:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (150.71, 60.80)] [Net: fpu_add/fpu_add_frac_dp/clock_opt_cts_ZCTSNET_4] [Fanout: 3] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (164.59, 61.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.15, 59.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.74, 61.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/clock_opt_cts_ZCTSBUF_1751_7597:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (180.01, 66.80)] [Net: fpu_add/fpu_add_frac_dp/clock_opt_cts_ZCTSNET_5] [Fanout: 6] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.88, 70.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.73, 62.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (181.61, 73.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.47, 67.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.36, 65.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.70, 69.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/clock_opt_cts_ZCTSBUF_2808_7598:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (181.05, 66.80)] [Net: fpu_add/fpu_add_frac_dp/clock_opt_cts_ZCTSNET_6] [Fanout: 12] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (181.46, 67.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.94, 63.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.91, 65.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.94, 68.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.13, 70.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.87, 63.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (187.38, 68.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.06, 69.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.58, 71.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.62, 67.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.16, 66.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.87, 70.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/clock_opt_cts_ZCTSBUF_11110_7601:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_1P5] [Location (188.75, 45.20)] [Net: fpu_add/fpu_add_frac_dp/clock_opt_cts_ZCTSNET_8] [Fanout: 17] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.90, 33.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (200.81, 35.60)] [Net: fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 17] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_60_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (201.07, 39.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/clock_opt_cts_ZCTSBUF_1365_7579:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_S_1P5] [Location (199.85, 39.20)] [Net: fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/clock_opt_cts_ZCTSNET_2] [Fanout: 8] 
         (8) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (195.15, 37.10)] [SINK PIN] 
         (8) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (195.45, 39.50)] [SINK PIN] 
         (8) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (197.97, 43.10)] [SINK PIN] 
         (8) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (197.08, 37.10)] [SINK PIN] 
         (8) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (197.30, 38.90)] [SINK PIN] 
         (8) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.49, 34.10)] [SINK PIN] 
         (8) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (199.22, 40.10)] [SINK PIN] 
         (8) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (199.08, 41.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.93, 37.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (201.07, 43.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.34, 35.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (199.45, 42.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (201.07, 41.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (204.63, 40.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.78, 42.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (204.40, 38.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.55, 37.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (203.44, 39.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_61_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (203.00, 41.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (201.00, 40.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.78, 35.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (203.29, 37.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_ld0_frac/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.37, 38.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/clock_opt_cts_ZCTSBUF_10524_7600:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_U_0P5] [Location (189.78, 33.20)] [Net: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/clock_opt_cts_ZCTSNET_0] [Fanout: 1] 
        (7) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_58_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.86, 31.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.23, 34.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (197.60, 29.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.33, 25.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.26, 25.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.33, 26.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (177.10, 37.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.63, 26.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (195.30, 32.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.78, 31.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.26, 28.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.18, 26.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (204.33, 24.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.63, 23.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.48, 24.50)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (173.47, 37.70)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.81, 29.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.25, 37.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.07, 31.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.36, 36.50)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.96, 37.70)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a5stg_shl/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (180.16, 80.00)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_shl/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (5) fpu_add/fpu_add_frac_dp/i_a5stg_shl/clock_opt_cts_ZCTSBUF_1522_7587:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (181.05, 78.80)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_shl/clock_opt_cts_ZCTSNET_0] [Fanout: 17] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.91, 80.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.91, 79.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.54, 76.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (187.53, 79.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (187.61, 78.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.76, 79.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.36, 77.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.68, 79.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.60, 79.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.64, 77.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.87, 79.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.64, 78.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.21, 77.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.42, 77.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.83, 79.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.21, 78.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.36, 79.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a5stg_shl/clock_opt_cts_ZCTSBUF_2441_7589:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_1P5] [Location (181.05, 80.00)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_shl/clock_opt_cts_ZCTSNET_2] [Fanout: 14] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.86, 83.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.78, 85.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_63_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.71, 84.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.78, 82.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.63, 84.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_60_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.63, 85.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.01, 86.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.86, 86.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.86, 83.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.46, 82.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.38, 81.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_58_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.86, 87.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.86, 85.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.31, 81.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a5stg_shl/clock_opt_cts_ZCTSBUF_681_7588:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_1P5] [Location (180.38, 78.80)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_shl/clock_opt_cts_ZCTSNET_1] [Fanout: 19] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.81, 80.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.06, 73.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.36, 74.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (164.96, 73.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.81, 73.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.89, 74.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.51, 73.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.29, 72.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.85, 74.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.21, 73.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.36, 73.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.28, 76.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.74, 74.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.36, 72.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.36, 74.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.36, 76.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.58, 74.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.66, 74.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_shl/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.96, 79.70)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (181.05, 88.40)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (5) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/clock_opt_cts_ZCTSBUF_637_7584:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_1P5] [Location (181.57, 87.20)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/clock_opt_cts_ZCTSNET_0] [Fanout: 20] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.91, 85.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.13, 86.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.98, 86.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.98, 85.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.98, 83.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.90, 83.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (188.57, 88.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (187.90, 86.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.50, 89.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.24, 92.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.80, 87.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (179.84, 86.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (177.99, 86.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.43, 87.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.35, 85.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.35, 83.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.43, 81.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (181.91, 82.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.24, 85.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.13, 83.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/clock_opt_cts_ZCTSBUF_2429_7586:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (182.31, 88.40)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/clock_opt_cts_ZCTSNET_2] [Fanout: 21] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_63_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.41, 90.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.61, 93.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.27, 91.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.42, 92.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.12, 94.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.23, 95.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.01, 95.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (193.30, 95.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (195.23, 95.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.64, 96.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_58_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.34, 97.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.71, 96.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.16, 95.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.42, 92.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_60_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.93, 92.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (193.60, 94.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_61_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (195.30, 94.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.27, 91.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (196.12, 91.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (188.79, 89.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.68, 89.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/clock_opt_cts_ZCTSBUF_1427_7585:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (180.53, 87.20)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/clock_opt_cts_ZCTSNET_1] [Fanout: 23] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.95, 80.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.65, 85.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (173.69, 85.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.21, 83.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.21, 82.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (173.92, 80.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.65, 84.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.53, 86.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (167.70, 85.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (167.63, 86.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.62, 85.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.40, 84.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.96, 83.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.81, 83.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.03, 82.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (167.18, 80.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.03, 79.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.03, 80.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.95, 87.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.54, 79.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.88, 80.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.58, 78.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rnd_frac/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.66, 78.50)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (179.13, 90.80)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
      (5) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/clock_opt_cts_ZCTSBUF_2111_7557:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (180.46, 90.80)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/clock_opt_cts_ZCTSNET_0] [Fanout: 28] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.65, 92.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (181.76, 89.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.06, 89.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.99, 88.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.63, 86.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.78, 85.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.70, 84.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.48, 83.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.55, 81.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (172.51, 83.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.70, 89.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (179.91, 89.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.06, 90.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.10, 86.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.14, 89.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.03, 87.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.07, 79.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (173.55, 88.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.28, 91.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.33, 82.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (170.66, 83.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.58, 81.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.59, 77.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.33, 77.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.28, 82.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (175.99, 83.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.66, 77.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.29, 89.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/clock_opt_cts_ZCTSBUF_1033_7558:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_DEL_R2V1_2] [Location (181.49, 90.80)] [Net: fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/clock_opt_cts_ZCTSNET_1] [Fanout: 28] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (190.64, 101.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.39, 95.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (187.61, 97.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.09, 92.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.20, 98.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.19, 102.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.01, 102.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (188.35, 101.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.04, 98.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.34, 101.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (194.12, 101.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (193.45, 97.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.19, 98.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (192.42, 101.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (186.13, 98.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (189.53, 97.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (186.05, 99.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.20, 98.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.97, 94.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (186.42, 100.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.53, 97.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.53, 93.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.57, 90.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.05, 91.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.09, 97.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (191.53, 95.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (185.46, 94.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a5stg_rndadd/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (183.17, 97.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (211.17, 20.00)] [Net: fpu_add/fpu_add_frac_dp/i_a3stg_expdec/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
      (5) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/clock_opt_cts_ZCTSBUF_2050_7551:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (212.13, 21.20)] [Net: fpu_add/fpu_add_frac_dp/i_a3stg_expdec/clock_opt_cts_ZCTSNET_1] [Fanout: 8] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (212.17, 14.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (212.77, 18.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (216.98, 14.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (214.02, 16.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (215.73, 13.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (211.51, 15.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (206.11, 14.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (207.66, 15.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a3stg_expdec/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (217.65, 19.70)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (159.07, 21.20)] [Net: fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 1] 
      (5) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/clock_opt_cts_ZCTSBUF_1349_7574:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_1P5] [Location (159.22, 16.40)] [Net: fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/clock_opt_cts_ZCTSNET_0] [Fanout: 12] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.60, 14.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.75, 16.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.71, 19.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.67, 17.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.52, 17.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.45, 13.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.75, 15.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.60, 13.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.45, 14.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.37, 16.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.30, 19.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.30, 20.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (133.39, 32.00)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/clock_opt_cts_ZCTSBUF_1202_7554:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (134.28, 36.80)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/clock_opt_cts_ZCTSNET_0] [Fanout: 21] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.40, 34.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.40, 32.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.77, 32.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.44, 30.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.03, 39.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.07, 42.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.22, 42.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.59, 43.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.15, 41.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.15, 40.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.00, 41.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.85, 41.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.92, 40.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.00, 40.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.81, 36.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.74, 35.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.11, 37.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.33, 38.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.55, 33.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.18, 34.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.25, 34.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/clock_opt_cts_ZCTSBUF_2283_7556:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_S_1P5] [Location (134.28, 33.20)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/clock_opt_cts_ZCTSNET_2] [Fanout: 21] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.73, 28.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.81, 23.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.88, 23.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.11, 21.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.18, 20.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.40, 16.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.18, 17.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.11, 18.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.96, 22.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.96, 23.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.62, 15.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.07, 14.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.18, 16.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.84, 14.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.29, 13.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.29, 12.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.47, 16.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.03, 17.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.73, 20.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.81, 24.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.88, 27.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/clock_opt_cts_ZCTSBUF_395_7555:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (134.95, 36.80)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/clock_opt_cts_ZCTSNET_1] [Fanout: 11] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.59, 45.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.62, 46.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.70, 46.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.25, 47.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.62, 47.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.99, 48.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.91, 49.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.99, 49.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.57, 50.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.62, 45.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.84, 44.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a1stg_in2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (138.87, 40.40)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in2/clock_opt_cts_ZCTSBUF_2349_7565:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (139.83, 42.80)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in2/clock_opt_cts_ZCTSNET_0] [Fanout: 26] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.02, 31.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.95, 29.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.36, 20.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.28, 19.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.58, 17.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.73, 16.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.80, 14.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.91, 13.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.25, 14.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.43, 17.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.65, 15.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.58, 16.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.28, 18.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.73, 21.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.87, 22.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.10, 22.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.17, 23.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.73, 21.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.36, 19.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.43, 18.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.51, 20.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.02, 22.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.02, 23.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.73, 23.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.73, 28.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.10, 30.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in2/clock_opt_cts_ZCTSBUF_283_7567:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_U_0P5] [Location (139.17, 44.00)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in2/clock_opt_cts_ZCTSNET_2] [Fanout: 8] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_58_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.21, 64.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_60_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.36, 63.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_61_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.96, 64.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.88, 64.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.95, 65.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.03, 65.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.36, 66.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.88, 65.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in2/clock_opt_cts_ZCTSBUF_1274_7566:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (139.83, 44.00)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in2/clock_opt_cts_ZCTSNET_1] [Fanout: 30] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.80, 53.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.13, 38.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.06, 37.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.06, 35.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.02, 33.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.02, 32.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.95, 46.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.87, 48.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.87, 50.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.95, 51.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_63_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.32, 54.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.95, 55.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.95, 49.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.39, 44.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.80, 46.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.80, 48.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.72, 50.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.80, 51.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_54_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.65, 53.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.80, 49.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.80, 47.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.43, 44.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.39, 42.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.39, 41.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.32, 39.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.98, 38.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.98, 37.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.84, 36.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.84, 35.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in2/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.17, 43.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (133.99, 41.60)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 2] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/clock_opt_cts_ZCTSBUF_1012_7552:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (133.32, 41.60)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/clock_opt_cts_ZCTSNET_0] [Fanout: 26] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.44, 48.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.51, 57.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.84, 58.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.69, 57.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.54, 58.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.81, 59.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.44, 55.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.88, 58.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.22, 55.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.81, 58.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_35_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.29, 55.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.37, 55.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.52, 56.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.44, 56.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.66, 58.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.29, 55.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.07, 54.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.22, 50.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.37, 53.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.29, 52.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.29, 51.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.00, 53.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.69, 58.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.66, 58.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.85, 49.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.36, 56.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/clock_opt_cts_ZCTSBUF_2049_7553:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (132.65, 41.60)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/clock_opt_cts_ZCTSNET_1] [Fanout: 28] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.44, 42.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.62, 38.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.66, 37.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.22, 35.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.66, 35.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.03, 31.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.81, 30.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.74, 26.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.22, 25.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.03, 28.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.89, 29.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.63, 32.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.74, 29.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.88, 28.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.85, 25.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.44, 26.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.36, 25.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.57, 26.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.66, 23.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.58, 25.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.66, 25.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.21, 25.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.88, 37.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.62, 40.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.43, 39.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.36, 38.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.58, 40.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.29, 43.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a1stg_in1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (136.65, 47.60)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 3] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in1/clock_opt_cts_ZCTSBUF_1215_7559:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (137.61, 59.60)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in1/clock_opt_cts_ZCTSNET_0] [Fanout: 16] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_53_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.99, 63.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_39_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.39, 58.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.32, 54.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_41_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.39, 56.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_42_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.62, 57.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_44_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.76, 60.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_45_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.84, 61.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_51_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.84, 59.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_37_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.84, 60.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.84, 59.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_43_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.92, 59.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_50_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.64, 62.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_38_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.07, 61.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_40_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.92, 61.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_52_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.99, 61.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_46_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.91, 61.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in1/clock_opt_cts_ZCTSBUF_2406_7561:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (137.61, 48.80)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in1/clock_opt_cts_ZCTSNET_2] [Fanout: 26] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.06, 37.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_27_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.25, 43.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_23_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.73, 41.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_22_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.25, 40.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.32, 41.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_25_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.32, 44.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.80, 45.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_20_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.21, 37.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.32, 31.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.10, 28.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.17, 29.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.10, 32.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.17, 30.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.43, 25.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.65, 26.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.88, 27.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.65, 25.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.58, 24.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.02, 28.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.17, 33.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.13, 34.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_19_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.21, 35.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.80, 26.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.03, 28.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.28, 34.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.28, 38.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/i_a1stg_in1/clock_opt_cts_ZCTSBUF_647_7560:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (138.28, 59.60)] [Net: fpu_add/fpu_add_frac_dp/i_a1stg_in1/clock_opt_cts_ZCTSNET_1] [Fanout: 17] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_58_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.32, 70.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_47_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.40, 62.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_31_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.73, 67.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_33_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.51, 66.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_36_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.18, 63.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_49_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.88, 67.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_30_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.66, 67.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_48_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.96, 65.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_34_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.11, 64.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_32_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.40, 62.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_60_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.62, 70.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_62_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.64, 68.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_56_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.25, 68.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_59_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.40, 70.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_61_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.70, 70.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_57_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.70, 69.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg_55_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.21, 68.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a2stg_frac1/clk_gate_q_reg/latch/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (155.47, 40.76)] [ICG] [IMPLICIT IGNORE PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_a2stg_frac1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (154.56, 40.40)] [Net: fpu_add/fpu_add_frac_dp/i_a2stg_frac1/clk_gate_q_reg/ENCLK] [ICG] [IMPLICIT IGNORE PIN] [Fanout: 1] 
      (5) fpu_add/fpu_add_frac_dp/i_a2stg_frac1/clock_opt_cts_ZCTSBUF_681_7568/A [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (154.45, 40.11)] [IMPLICIT IGNORE PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/clk_gate_q_reg/latch/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (185.96, 57.56)] [ICG] [IMPLICIT IGNORE PIN] 
     (4) fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (185.05, 57.20)] [ICG] [IMPLICIT IGNORE PIN] 
    (3) fpu_add/clock_opt_cts_ZCTSBUF_6591_7608:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_ECO_2] [Location (156.19, 92.00)] [Net: fpu_add/clock_opt_cts_ZCTSNET_3] [Fanout: 23] 
     (4) fpu_add/fpu_add_ctl/i_a3stg_faddsubopa/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.82, 89.90)] [SINK PIN] 
     (4) fpu_add/clock_opt_cts_ZCTSBUF_2828_7606:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_DEL_R2V1_2] [Location (160.03, 90.80)] [Net: fpu_add/clock_opt_cts_ZCTSNET_2] [Fanout: 26] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_nv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (173.55, 100.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clken_reg/G [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_LDNQ_V1_1] [Location (140.16, 76.22)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_add_cc_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.62, 100.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_add_cc_out/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.84, 100.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_add_sign_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.71, 97.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_add_nx_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (179.76, 102.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_add_uf_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.06, 101.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_add_nv_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.43, 101.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_add_of_out_tmp1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.73, 100.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_add_of_out_tmp2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (174.36, 98.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_2zero_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.61, 72.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_cc/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.80, 97.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_cc/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.54, 97.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_of_mask2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.93, 98.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_sign/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.16, 97.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_of_mask/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (152.31, 97.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_of_mask/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (149.94, 95.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_sign2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (149.72, 98.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_cc/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.76, 97.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_nx2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (164.00, 98.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_nv2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.07, 98.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_a2_expadd_11/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.04, 97.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_nx_tmp2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.82, 94.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_nv/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (162.59, 92.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_nx_tmp3/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.67, 92.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_nx/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.99, 99.50)] [SINK PIN] 
     (4) fpu_add/clock_opt_cts_ZCTSBUF_5718_7605:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (144.64, 72.80)] [Net: fpu_add/clock_opt_cts_ZCTSNET_1] [Fanout: 16] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_snan_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (145.57, 69.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U3:A1->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_AN2_MM_6] [Location (139.39, 81.20)] [Net: fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clk] [ICG] [Fanout: 17] 
       (6) fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngopa/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.03, 92.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/clock_opt_cts_ZCTSBUF_1814_7590:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (208.06, 83.60)] [Net: fpu_add/fpu_add_exp_dp/clock_opt_cts_ZCTSNET_0] [Fanout: 1] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out4/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.70, 95.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_add_exp_out2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (209.47, 101.60)] [Net: fpu_add/fpu_add_exp_dp/i_add_exp_out2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 11] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (209.36, 100.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (209.66, 99.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (207.57, 101.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (211.06, 98.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (212.91, 99.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (212.91, 100.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (207.65, 102.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (212.91, 101.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (210.99, 102.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (211.29, 100.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out2/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (210.99, 101.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_add_exp_out1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (204.80, 99.20)] [Net: fpu_add/fpu_add_exp_dp/i_add_exp_out1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 10] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (203.74, 98.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (203.44, 100.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.51, 97.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.66, 98.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.29, 100.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (207.81, 99.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (207.51, 100.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (205.59, 100.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (204.85, 96.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out1/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (207.51, 98.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a2stg_exp/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (155.96, 75.20)] [Net: fpu_add/fpu_add_exp_dp/i_a2stg_exp/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 6] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.04, 76.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.30, 73.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.19, 74.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.38, 76.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.97, 72.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_exp/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (153.63, 75.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (130.73, 87.20)] [Net: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 10] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.29, 86.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.85, 86.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.36, 86.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.85, 84.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.26, 85.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.25, 85.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.85, 88.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.37, 86.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.15, 85.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.00, 88.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (131.03, 93.20)] [Net: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 10] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.70, 94.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.29, 94.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.15, 92.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.03, 93.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.51, 94.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.85, 94.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.96, 92.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.37, 92.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.59, 91.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.99, 91.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a1stg_op_7/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.10, 92.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.17, 88.70)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (132.21, 82.40)] [Net: fpu_add/fpu_add_exp_dp/i_a1stg_in2a/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 11] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.62, 80.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.81, 81.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.21, 82.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.88, 81.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.55, 82.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.66, 83.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.14, 79.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.22, 79.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.70, 80.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.55, 80.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2a/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.07, 82.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a1stg_in2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (131.62, 76.40)] [Net: fpu_add/fpu_add_exp_dp/i_a1stg_in2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 8] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.81, 73.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.25, 75.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.36, 77.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.55, 74.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.37, 77.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.62, 76.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.55, 74.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in2/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (132.33, 75.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a1stg_in1a/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (137.61, 77.60)] [Net: fpu_add/fpu_add_exp_dp/i_a1stg_in1a/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 7] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.62, 77.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.88, 76.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.54, 79.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.55, 78.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.62, 79.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.10, 75.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.73, 76.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a1stg_in1/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (136.87, 88.40)] [Net: fpu_add/fpu_add_exp_dp/i_a1stg_in1/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 9] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.44, 86.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.32, 85.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.32, 87.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.17, 86.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.73, 88.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.32, 89.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.36, 89.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.62, 90.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.58, 89.30)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_add_exp_out3/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (200.07, 100.40)] [Net: fpu_add/fpu_add_exp_dp/i_add_exp_out3/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 9] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.41, 101.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (201.59, 98.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (200.56, 101.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (199.52, 100.10)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.48, 101.30)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (199.82, 98.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (202.48, 101.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (201.59, 99.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_add_exp_out3/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (198.63, 101.90)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a4stg_exp2/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (205.03, 84.80)] [Net: fpu_add/fpu_add_exp_dp/i_a4stg_exp2/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 1] 
        (7) fpu_add/fpu_add_exp_dp/i_a4stg_exp2/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (206.25, 84.50)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a2stg_expa/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (154.85, 80.00)] [Net: fpu_add/fpu_add_exp_dp/i_a2stg_expa/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 5] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (153.71, 81.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.75, 79.70)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (152.97, 78.50)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.45, 80.90)] [SINK PIN] 
        (7) fpu_add/fpu_add_exp_dp/i_a2stg_expa/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.90, 82.10)] [SINK PIN] 
       (6) fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblopa/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.14, 91.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_dblop/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.02, 75.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in2_63/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.87, 71.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_in2_eq_in1_exp/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (143.95, 74.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_in2_gt_in1_frac/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.32, 74.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_qnan_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.17, 71.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_sngopa/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.95, 71.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_dblopa/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.02, 72.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_qnan_in1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (144.46, 72.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_nan_in/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (152.23, 70.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_sign2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (153.71, 71.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_sign1/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (148.31, 73.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_in2_gt_in1_exp/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (148.39, 74.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_snan_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.31, 72.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_nan_in2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (145.72, 70.70)] [SINK PIN] 
     (4) fpu_add/clock_opt_cts_ZCTSBUF_4845_7604:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_1P5] [Location (144.49, 60.80)] [Net: fpu_add/clock_opt_cts_ZCTSNET_0] [Fanout: 15] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in2_54/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.36, 71.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clken_reg/G [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_LDNQ_V1_1] [Location (139.72, 68.18)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/dffrl_add_ctl/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPRBQ_V2LP_1] [Location (130.81, 13.22)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in2_exp_neq_ffs/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.92, 70.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in2_53_32_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.70, 70.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in2_50_0_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (130.40, 68.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in1_exp_neq_ffs/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.51, 71.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in1_50_0_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.52, 72.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in1_53_32_neq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.44, 73.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in1_51/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.44, 71.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_sngop/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.73, 69.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in2_51/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.02, 67.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in1_exp_eq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.28, 64.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.80, 65.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in1_54/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.21, 71.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/clock_opt_cts_ZCTSBUF_740_7607:A->X [Ref: saed14lvt_ss0p6v125c/SAEDLVT14_BUF_U_0P5] [Location (140.28, 96.80)] [Net: fpu_add/fpu_add_ctl/clock_opt_cts_ZCTSNET_3] [Fanout: 11] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_fcc/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.43, 101.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_in1_63/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.17, 93.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_rnd_mode/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.62, 96.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_rnd_mode/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (139.58, 98.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_fcc/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.25, 94.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_fcc/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (140.10, 95.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_add_fcc_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.36, 102.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_add_fcc_out/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (137.80, 101.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_fcc/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.02, 93.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_fcc/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (142.61, 97.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a4stg_fcc/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (141.36, 100.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a1stg_op/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (135.76, 96.80)] [Net: fpu_add/fpu_add_ctl/i_a1stg_op/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 8] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_op/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.55, 97.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_op/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.84, 95.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_op/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.40, 95.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_op/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.62, 97.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_op/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.99, 98.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_op/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (136.84, 98.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_op/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.99, 95.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_op/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (138.40, 97.70)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a1stg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (130.73, 99.20)] [Net: fpu_add/fpu_add_ctl/i_a1stg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 5] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_id/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.44, 100.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_id/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.88, 98.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_id/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (131.59, 97.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_id/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.96, 98.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a1stg_id/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (129.89, 98.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_id_out/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (164.30, 98.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_id_out/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.78, 97.70)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_id_out/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (164.74, 100.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_id_out/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.18, 101.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_id_out/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.81, 101.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_id_out/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.74, 102.50)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_id_out/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.07, 99.50)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_id_out/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.04, 101.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_id_out/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.44, 100.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_id_out/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (171.55, 100.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_add_pipe_active/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.28, 102.50)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a4stg_rnd_mode2/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (147.94, 95.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a4stg_rnd_mode2/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (146.68, 98.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a3stg_rnd_mode/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (147.42, 94.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a3stg_rnd_mode/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (145.72, 97.70)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (134.73, 100.40)] [Net: fpu_add/fpu_add_ctl/i_a2stg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 5] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_id/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.73, 98.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_id/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.88, 99.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_id/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (135.95, 101.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_id/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (133.66, 101.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a2stg_id/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (134.10, 101.30)] [SINK PIN] 
    (3) fpu_add/fpu_add_ctl/clock_opt_cts_ZCTSBUF_240_7609:A->X [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_BUF_U_0P5] [Location (157.07, 92.00)] [Net: fpu_add/fpu_add_ctl/clock_opt_cts_ZCTSNET_5] [Fanout: 4] 
     (4) fpu_add/fpu_add_ctl/i_a5stg_id/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (158.41, 100.40)] [Net: fpu_add/fpu_add_ctl/i_a5stg_id/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 9] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_id/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.56, 101.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_id/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.04, 99.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_id/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.52, 98.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_id/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.82, 100.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_id/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (159.49, 101.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_id/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.41, 101.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_id/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (160.52, 98.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_id/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.56, 101.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_id/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (161.19, 100.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a5stg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (177.42, 98.00)] [Net: fpu_add/fpu_add_ctl/i_a5stg_opdec/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 5] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (177.84, 97.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (176.06, 97.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (180.21, 97.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (177.69, 95.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a5stg_opdec/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (178.06, 98.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a6stg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (182.83, 101.60)] [Net: fpu_add/fpu_add_ctl/i_a6stg_opdec/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 6] 
      (5) fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (181.17, 100.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.65, 101.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.20, 100.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (182.94, 101.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.50, 102.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a6stg_opdec/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (184.79, 101.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a3stg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (166.40, 93.20)] [Net: fpu_add/fpu_add_ctl/i_a3stg_opdec/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 18] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_1_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (164.96, 92.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.18, 90.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (169.03, 89.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_5_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.89, 91.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (164.37, 93.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (163.93, 94.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (163.78, 95.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.85, 94.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.70, 89.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.88, 91.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (167.18, 89.90)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_13_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.22, 93.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (167.70, 94.10)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.29, 96.50)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_18_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (166.81, 92.30)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (164.96, 91.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (168.66, 91.70)] [SINK PIN] 
      (5) fpu_add/fpu_add_ctl/i_a3stg_opdec/q_reg_15_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (165.63, 95.30)] [SINK PIN] 
    (3) fpu_add/fpu_add_ctl/i_a2stg_opdec/clk_gate_q_reg/latch:CK->Q [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_CKGTPLT_V5_1] [Location (156.04, 90.80)] [Net: fpu_add/fpu_add_ctl/i_a2stg_opdec/clk_gate_q_reg/ENCLK] [ICG] [Fanout: 19] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_3_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.04, 89.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_7_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (153.49, 92.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_24_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.97, 88.70)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_6_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.93, 95.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_4_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.90, 94.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_16_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (153.63, 88.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_21_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (153.27, 88.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_17_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (156.16, 86.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_14_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (153.55, 85.70)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_9_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (153.64, 91.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_11_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.12, 88.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_29_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (158.82, 95.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_8_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.27, 95.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_0_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.19, 92.90)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_10_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (154.90, 89.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_2_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.34, 90.50)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_12_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.34, 92.30)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_28_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (155.49, 91.10)] [SINK PIN] 
     (4) fpu_add/fpu_add_ctl/i_a2stg_opdec/q_reg_26_/CK [Ref: saed14rvt_ss0p6v125c/SAEDRVT14_FSDPQ_V2LP_1] [Location (157.04, 89.90)] [SINK PIN] 
1
