# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do xbar_gen_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/17.1/xbar_gen/xbar_gen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:07 on Apr 02,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/xbar_gen/xbar_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xbar_gen
# -- Compiling architecture rtl of xbar_gen
# End time: 15:29:07 on Apr 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/17.1/xbar_gen/xbar_v2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:07 on Apr 02,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/xbar_gen/xbar_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xbar_v2
# -- Compiling architecture rtl of xbar_v2
# End time: 15:29:07 on Apr 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.xbar_gen
# vsim work.xbar_gen 
# Start time: 15:29:10 on Apr 02,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.xbar_gen(rtl)
# Loading work.xbar_v2(rtl)
# End time: 15:32:56 on Apr 02,2020, Elapsed time: 0:03:46
# Errors: 0, Warnings: 0
