// Seed: 2361469386
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wor id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_11 = 1;
  assign id_10 = id_1;
  if (1) wire id_12;
  ;
  assign id_3 = id_6;
  logic id_13;
  ;
  wire id_14;
  assign id_11 = id_14 <= -1 ? -1 : id_10 !== (-1);
  wire id_15;
  wire id_16;
  assign id_10 = id_13;
  wire id_17;
  assign id_13 = 1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd5
) (
    input  tri1 id_0,
    input  tri1 _id_1,
    output tri1 id_2
);
  logic id_4[id_1 : 1 'd0];
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
