

================================================================
== Vivado HLS Report for 'dummy_be'
================================================================
* Date:           Thu Apr 15 12:40:55 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        proj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5001|     5001| 20.004 us | 20.004 us |  5001|  5001|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     5000|     5000|         2|          -|          -|  2500|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      50|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      66|    -|
|Register         |        -|      -|      68|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      68|     116|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_72_p2           |     +    |      0|  0|  19|          12|           1|
    |ap_block_state2      |    and   |      0|  0|   6|           1|           1|
    |icmp_ln149_fu_66_p2  |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_state1      |    or    |      0|  0|   6|           1|           1|
    |ap_block_state3      |    or    |      0|  0|   6|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  50|          27|          16|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  21|          4|    1|          4|
    |ap_done         |   9|          2|    1|          2|
    |dout_i_V_blk_n  |   9|          2|    1|          2|
    |dout_q_V_blk_n  |   9|          2|    1|          2|
    |i_0_reg_55      |   9|          2|   12|         24|
    |in_V_blk_n      |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  66|         14|   17|         36|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   3|   0|    3|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |i_0_reg_55        |  12|   0|   12|          0|
    |i_reg_81          |  12|   0|   12|          0|
    |in_V_read_reg_86  |  40|   0|   40|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  68|   0|   68|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |   dummy_be   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |   dummy_be   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |   dummy_be   | return value |
|ap_done          | out |    1| ap_ctrl_hs |   dummy_be   | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |   dummy_be   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |   dummy_be   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |   dummy_be   | return value |
|in_V_dout        |  in |   40|   ap_fifo  |     in_V     |    pointer   |
|in_V_empty_n     |  in |    1|   ap_fifo  |     in_V     |    pointer   |
|in_V_read        | out |    1|   ap_fifo  |     in_V     |    pointer   |
|dout_i_V_din     | out |   40|   ap_fifo  |   dout_i_V   |    pointer   |
|dout_i_V_full_n  |  in |    1|   ap_fifo  |   dout_i_V   |    pointer   |
|dout_i_V_write   | out |    1|   ap_fifo  |   dout_i_V   |    pointer   |
|dout_q_V_din     | out |   40|   ap_fifo  |   dout_q_V   |    pointer   |
|dout_q_V_full_n  |  in |    1|   ap_fifo  |   dout_q_V   |    pointer   |
|dout_q_V_write   | out |    1|   ap_fifo  |   dout_q_V   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

