digraph "0_linux_6caabe7f197d3466d238f70915d65301f1716626@pointer" {
"1000106" [label="(MethodParameterIn,struct net_device *slave[2])"];
"1000231" [label="(Call,hsr_add_port(hsr, slave[0], HSR_PT_SLAVE_A))"];
"1000229" [label="(Call,res = hsr_add_port(hsr, slave[0], HSR_PT_SLAVE_A))"];
"1000265" [label="(Return,return res;)"];
"1000242" [label="(Call,hsr_add_port(hsr, slave[1], HSR_PT_SLAVE_B))"];
"1000240" [label="(Call,res = hsr_add_port(hsr, slave[1], HSR_PT_SLAVE_B))"];
"1000238" [label="(Identifier,res)"];
"1000267" [label="(MethodReturn,int)"];
"1000230" [label="(Identifier,res)"];
"1000266" [label="(Identifier,res)"];
"1000222" [label="(Call,res = register_netdevice(hsr_dev))"];
"1000249" [label="(Identifier,res)"];
"1000231" [label="(Call,hsr_add_port(hsr, slave[0], HSR_PT_SLAVE_A))"];
"1000247" [label="(Identifier,HSR_PT_SLAVE_B)"];
"1000214" [label="(Call,hsr_add_port(hsr, hsr_dev, HSR_PT_MASTER))"];
"1000265" [label="(Return,return res;)"];
"1000244" [label="(Call,slave[1])"];
"1000232" [label="(Identifier,hsr)"];
"1000233" [label="(Call,slave[0])"];
"1000243" [label="(Identifier,hsr)"];
"1000242" [label="(Call,hsr_add_port(hsr, slave[1], HSR_PT_SLAVE_B))"];
"1000236" [label="(Identifier,HSR_PT_SLAVE_A)"];
"1000241" [label="(Identifier,res)"];
"1000109" [label="(Block,)"];
"1000229" [label="(Call,res = hsr_add_port(hsr, slave[0], HSR_PT_SLAVE_A))"];
"1000106" [label="(MethodParameterIn,struct net_device *slave[2])"];
"1000240" [label="(Call,res = hsr_add_port(hsr, slave[1], HSR_PT_SLAVE_B))"];
"1000106" -> "1000104"  [label="AST: "];
"1000106" -> "1000267"  [label="DDG: slave"];
"1000106" -> "1000231"  [label="DDG: slave"];
"1000106" -> "1000242"  [label="DDG: slave"];
"1000231" -> "1000229"  [label="AST: "];
"1000231" -> "1000236"  [label="CFG: "];
"1000232" -> "1000231"  [label="AST: "];
"1000233" -> "1000231"  [label="AST: "];
"1000236" -> "1000231"  [label="AST: "];
"1000229" -> "1000231"  [label="CFG: "];
"1000231" -> "1000267"  [label="DDG: HSR_PT_SLAVE_A"];
"1000231" -> "1000267"  [label="DDG: slave[0]"];
"1000231" -> "1000267"  [label="DDG: hsr"];
"1000231" -> "1000229"  [label="DDG: hsr"];
"1000231" -> "1000229"  [label="DDG: slave[0]"];
"1000231" -> "1000229"  [label="DDG: HSR_PT_SLAVE_A"];
"1000214" -> "1000231"  [label="DDG: hsr"];
"1000231" -> "1000242"  [label="DDG: hsr"];
"1000229" -> "1000109"  [label="AST: "];
"1000230" -> "1000229"  [label="AST: "];
"1000238" -> "1000229"  [label="CFG: "];
"1000229" -> "1000267"  [label="DDG: hsr_add_port(hsr, slave[0], HSR_PT_SLAVE_A)"];
"1000229" -> "1000267"  [label="DDG: res"];
"1000229" -> "1000265"  [label="DDG: res"];
"1000265" -> "1000109"  [label="AST: "];
"1000265" -> "1000266"  [label="CFG: "];
"1000266" -> "1000265"  [label="AST: "];
"1000267" -> "1000265"  [label="CFG: "];
"1000265" -> "1000267"  [label="DDG: <RET>"];
"1000266" -> "1000265"  [label="DDG: res"];
"1000222" -> "1000265"  [label="DDG: res"];
"1000240" -> "1000265"  [label="DDG: res"];
"1000242" -> "1000240"  [label="AST: "];
"1000242" -> "1000247"  [label="CFG: "];
"1000243" -> "1000242"  [label="AST: "];
"1000244" -> "1000242"  [label="AST: "];
"1000247" -> "1000242"  [label="AST: "];
"1000240" -> "1000242"  [label="CFG: "];
"1000242" -> "1000267"  [label="DDG: slave[1]"];
"1000242" -> "1000267"  [label="DDG: hsr"];
"1000242" -> "1000267"  [label="DDG: HSR_PT_SLAVE_B"];
"1000242" -> "1000240"  [label="DDG: hsr"];
"1000242" -> "1000240"  [label="DDG: slave[1]"];
"1000242" -> "1000240"  [label="DDG: HSR_PT_SLAVE_B"];
"1000240" -> "1000109"  [label="AST: "];
"1000241" -> "1000240"  [label="AST: "];
"1000249" -> "1000240"  [label="CFG: "];
"1000240" -> "1000267"  [label="DDG: hsr_add_port(hsr, slave[1], HSR_PT_SLAVE_B)"];
"1000240" -> "1000267"  [label="DDG: res"];
}
