Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 30 13:17:00 2019
| Host         : DESKTOP-IB5R7ER running 64-bit major release  (build 9200)
| Command      : report_drc -file CPU_wrapper_drc_routed.rpt -pb CPU_wrapper_drc_routed.pb -rpx CPU_wrapper_drc_routed.rpx
| Design       : CPU_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 514
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 514        |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/PixelReg_reg[15]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/PixelReg_reg[15]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/PixelReg_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/PixelSteady_reg[5]_i_2_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/PixelSteady_reg[5]_i_2/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/PixelSteady_reg[5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][0]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][0]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][10]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][10]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][11]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][11]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][12]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][12]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][13]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][13]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][13]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][14]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][14]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][14]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][15]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][15]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][16]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][16]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][17]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][17]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][17]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][18]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][18]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][18]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][19]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][19]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][19]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][1]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][1]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][20]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][20]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][20]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][21]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][21]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][21]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][22]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][22]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][22]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][23]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][23]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][24]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][24]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][24]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][25]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][25]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][25]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][26]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][26]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][26]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][27]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][27]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][28]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][28]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][28]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][29]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][29]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][29]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][2]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][2]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][30]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][30]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][30]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][31]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][31]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][3]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][3]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][4]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][4]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][5]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][5]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][6]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][6]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][7]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][7]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][8]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][8]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][9]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][9]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[1][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][0]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][0]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][10]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][10]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][11]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][11]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][12]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][12]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][13]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][13]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][13]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][14]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][14]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][14]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][15]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][15]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][16]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][16]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][17]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][17]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][17]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][18]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][18]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][18]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][19]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][19]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][19]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][1]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][1]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][20]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][20]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][20]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][21]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][21]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][21]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][22]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][22]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][22]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][23]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][23]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][24]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][24]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][24]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][25]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][25]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][25]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][26]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][26]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][26]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][27]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][27]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][28]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][28]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][28]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][29]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][29]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][29]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][2]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][2]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][30]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][30]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][30]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][31]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][31]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][3]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][3]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][4]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][4]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][5]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][5]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][6]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][6]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][7]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][7]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][8]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][8]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][9]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][9]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[2][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][0]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][0]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][10]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][10]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][11]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][11]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][12]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][12]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#71 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][13]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][13]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][13]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#72 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][14]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][14]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][14]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#73 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][15]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][15]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#74 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][16]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][16]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#75 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][17]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][17]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][17]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#76 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][18]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][18]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][18]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#77 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][19]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][19]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][19]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#78 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][1]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][1]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#79 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][20]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][20]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][20]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#80 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][21]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][21]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][21]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#81 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][22]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][22]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][22]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#82 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][23]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][23]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#83 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][24]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][24]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][24]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#84 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][25]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][25]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][25]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#85 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][26]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][26]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][26]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#86 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][27]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][27]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#87 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][28]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][28]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][28]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#88 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][29]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][29]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][29]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#89 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][2]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][2]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#90 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][30]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][30]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][30]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#91 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][31]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][31]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#92 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][3]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][3]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#93 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][4]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][4]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#94 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][5]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][5]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#95 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][6]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][6]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#96 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][7]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][7]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#97 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][8]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][8]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#98 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][9]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][9]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[3][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#99 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][0]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][0]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#100 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][10]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][10]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#101 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][11]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][11]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#102 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][12]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][12]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#103 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][13]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][13]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][13]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#104 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][14]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][14]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][14]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#105 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][15]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][15]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#106 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][16]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][16]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#107 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][17]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][17]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][17]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#108 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][18]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][18]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][18]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#109 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][19]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][19]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][19]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#110 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][1]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][1]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#111 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][20]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][20]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][20]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#112 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][21]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][21]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][21]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#113 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][22]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][22]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][22]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#114 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][23]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][23]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#115 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][24]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][24]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][24]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#116 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][25]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][25]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][25]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#117 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][26]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][26]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][26]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#118 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][27]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][27]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#119 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][28]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][28]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][28]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#120 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][29]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][29]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][29]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#121 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][2]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][2]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#122 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][30]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][30]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][30]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#123 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][31]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][31]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#124 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][3]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][3]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#125 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][4]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][4]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#126 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][5]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][5]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#127 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][6]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][6]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#128 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][7]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][7]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#129 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][8]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][8]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#130 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][9]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][9]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[4][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#131 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][0]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][0]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#132 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][10]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][10]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#133 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][11]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][11]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#134 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][12]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][12]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#135 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][13]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][13]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][13]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#136 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][14]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][14]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][14]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#137 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][15]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][15]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#138 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][16]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][16]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#139 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][17]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][17]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][17]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#140 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][18]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][18]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][18]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#141 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][19]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][19]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][19]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#142 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][1]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][1]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#143 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][20]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][20]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][20]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#144 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][21]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][21]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][21]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#145 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][22]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][22]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][22]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#146 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][23]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][23]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#147 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][24]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][24]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][24]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#148 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][25]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][25]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][25]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#149 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][26]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][26]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][26]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#150 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][27]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][27]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#151 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][28]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][28]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][28]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#152 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][29]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][29]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][29]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#153 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][2]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][2]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#154 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][30]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][30]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][30]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#155 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][31]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][31]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#156 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][3]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][3]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#157 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][4]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][4]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#158 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][5]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][5]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#159 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][6]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][6]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#160 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][7]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][7]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#161 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][8]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][8]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#162 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][9]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][9]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[5][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#163 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][0]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][0]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#164 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][10]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][10]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#165 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][11]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][11]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#166 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][12]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][12]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#167 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][13]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][13]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][13]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#168 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][14]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][14]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][14]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#169 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][15]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][15]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#170 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][16]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][16]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#171 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][17]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][17]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][17]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#172 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][18]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][18]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][18]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#173 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][19]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][19]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][19]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#174 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][1]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][1]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#175 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][20]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][20]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][20]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#176 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][21]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][21]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][21]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#177 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][22]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][22]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][22]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#178 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][23]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][23]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#179 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][24]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][24]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][24]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#180 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][25]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][25]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][25]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#181 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][26]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][26]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][26]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#182 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][27]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][27]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#183 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][28]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][28]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][28]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#184 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][29]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][29]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][29]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#185 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][2]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][2]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#186 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][30]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][30]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][30]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#187 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][31]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][31]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#188 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][3]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][3]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#189 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][4]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][4]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#190 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][5]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][5]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#191 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][6]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][6]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#192 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][7]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][7]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#193 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][8]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][8]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#194 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][9]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][9]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[6][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#195 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][0]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][0]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#196 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][10]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][10]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#197 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][11]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][11]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#198 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][12]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][12]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#199 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][13]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][13]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][13]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#200 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][14]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][14]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][14]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#201 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][15]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][15]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#202 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][16]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][16]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#203 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][17]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][17]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][17]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#204 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][18]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][18]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][18]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#205 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][19]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][19]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][19]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#206 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][1]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][1]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#207 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][20]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][20]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][20]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#208 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][21]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][21]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][21]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#209 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][22]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][22]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][22]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#210 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][23]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][23]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#211 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][24]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][24]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][24]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#212 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][25]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][25]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][25]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#213 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][26]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][26]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][26]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#214 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][27]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][27]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#215 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][28]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][28]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][28]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#216 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][29]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][29]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][29]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#217 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][2]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][2]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#218 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][30]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][30]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][30]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#219 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][31]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][31]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#220 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][3]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][3]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#221 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][4]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][4]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#222 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][5]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][5]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#223 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][6]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][6]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#224 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][7]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][7]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#225 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][8]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][8]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#226 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][9]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][9]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[7][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#227 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][0]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][0]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#228 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][10]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][10]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#229 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][11]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][11]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#230 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][12]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][12]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#231 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][13]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][13]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][13]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#232 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][14]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][14]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][14]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#233 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][15]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][15]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#234 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][16]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][16]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#235 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][17]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][17]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][17]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#236 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][18]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][18]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][18]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#237 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][19]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][19]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][19]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#238 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][1]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][1]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#239 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][20]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][20]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][20]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#240 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][21]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][21]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][21]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#241 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][22]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][22]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][22]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#242 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][23]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][23]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#243 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][24]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][24]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][24]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#244 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][25]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][25]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][25]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#245 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][26]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][26]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][26]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#246 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][27]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][27]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#247 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][28]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][28]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][28]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#248 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][29]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][29]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][29]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#249 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][2]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][2]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#250 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][30]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][30]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][30]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#251 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][31]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][31]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#252 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][3]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][3]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#253 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][4]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][4]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#254 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][5]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][5]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#255 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][6]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][6]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#256 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][7]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][7]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#257 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][8]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][8]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#258 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][9]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][9]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[1][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#259 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][0]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][0]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#260 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][10]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][10]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#261 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][11]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][11]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#262 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][12]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][12]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#263 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][13]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][13]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][13]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#264 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][14]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][14]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][14]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#265 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][15]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][15]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#266 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][16]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][16]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#267 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][17]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][17]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][17]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#268 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][18]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][18]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][18]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#269 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][19]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][19]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][19]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#270 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][1]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][1]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#271 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][20]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][20]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][20]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#272 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][21]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][21]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][21]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#273 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][22]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][22]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][22]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#274 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][23]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][23]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#275 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][24]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][24]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][24]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#276 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][25]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][25]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][25]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#277 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][26]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][26]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][26]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#278 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][27]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][27]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#279 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][28]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][28]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][28]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#280 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][29]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][29]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][29]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#281 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][2]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][2]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#282 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][30]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][30]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][30]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#283 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][31]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][31]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#284 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][3]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][3]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#285 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][4]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][4]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#286 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][5]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][5]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#287 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][6]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][6]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#288 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][7]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][7]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#289 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][8]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][8]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#290 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][9]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][9]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[2][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#291 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][0]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][0]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#292 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][10]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][10]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#293 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][11]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][11]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#294 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][12]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][12]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#295 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][13]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][13]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][13]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#296 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][14]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][14]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][14]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#297 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][15]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][15]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#298 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][16]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][16]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#299 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][17]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][17]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][17]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#300 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][18]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][18]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][18]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#301 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][19]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][19]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][19]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#302 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][1]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][1]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#303 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][20]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][20]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][20]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#304 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][21]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][21]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][21]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#305 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][22]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][22]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][22]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#306 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][23]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][23]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#307 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][24]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][24]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][24]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#308 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][25]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][25]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][25]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#309 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][26]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][26]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][26]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#310 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][27]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][27]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#311 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][28]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][28]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][28]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#312 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][29]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][29]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][29]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#313 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][2]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][2]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#314 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][30]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][30]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][30]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#315 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][31]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][31]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#316 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][3]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][3]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#317 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][4]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][4]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#318 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][5]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][5]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#319 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][6]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][6]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#320 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][7]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][7]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#321 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][8]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][8]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#322 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][9]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][9]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[3][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#323 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][0]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][0]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#324 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][10]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][10]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#325 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][11]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][11]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#326 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][12]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][12]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#327 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][13]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][13]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][13]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#328 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][14]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][14]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][14]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#329 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][15]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][15]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#330 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][16]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][16]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#331 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][17]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][17]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][17]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#332 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][18]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][18]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][18]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#333 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][19]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][19]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][19]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#334 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][1]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][1]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#335 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][20]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][20]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][20]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#336 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][21]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][21]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][21]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#337 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][22]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][22]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][22]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#338 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][23]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][23]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#339 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][24]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][24]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][24]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#340 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][25]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][25]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][25]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#341 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][26]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][26]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][26]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#342 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][27]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][27]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#343 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][28]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][28]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][28]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#344 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][29]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][29]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][29]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#345 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][2]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][2]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#346 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][30]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][30]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][30]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#347 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][31]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][31]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#348 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][3]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][3]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#349 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][4]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][4]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#350 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][5]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][5]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#351 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][6]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][6]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#352 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][7]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][7]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#353 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][8]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][8]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#354 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][9]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][9]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[4][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#355 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][0]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][0]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#356 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][10]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][10]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#357 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][11]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][11]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#358 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][12]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][12]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#359 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][13]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][13]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][13]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#360 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][14]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][14]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][14]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#361 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][15]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][15]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#362 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][16]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][16]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#363 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][17]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][17]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][17]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#364 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][18]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][18]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][18]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#365 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][19]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][19]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][19]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#366 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][1]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][1]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#367 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][20]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][20]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][20]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#368 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][21]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][21]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][21]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#369 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][22]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][22]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][22]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#370 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][23]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][23]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#371 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][24]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][24]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][24]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#372 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][25]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][25]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][25]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#373 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][26]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][26]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][26]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#374 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][27]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][27]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#375 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][28]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][28]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][28]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#376 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][29]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][29]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][29]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#377 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][2]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][2]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#378 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][30]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][30]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][30]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#379 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][31]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][31]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#380 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][3]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][3]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#381 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][4]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][4]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#382 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][5]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][5]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#383 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][6]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][6]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#384 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][7]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][7]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#385 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][8]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][8]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#386 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][9]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][9]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[5][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#387 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][0]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][0]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#388 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][10]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][10]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#389 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][11]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][11]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#390 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][12]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][12]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#391 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][13]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][13]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][13]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#392 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][14]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][14]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][14]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#393 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][15]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][15]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#394 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][16]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][16]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#395 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][17]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][17]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][17]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#396 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][18]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][18]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][18]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#397 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][19]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][19]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][19]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#398 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][1]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][1]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#399 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][20]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][20]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][20]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#400 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][21]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][21]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][21]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#401 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][22]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][22]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][22]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#402 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][23]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][23]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#403 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][24]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][24]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][24]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#404 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][25]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][25]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][25]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#405 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][26]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][26]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][26]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#406 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][27]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][27]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#407 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][28]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][28]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][28]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#408 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][29]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][29]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][29]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#409 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][2]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][2]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#410 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][30]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][30]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][30]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#411 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][31]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][31]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#412 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][3]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][3]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#413 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][4]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][4]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#414 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][5]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][5]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#415 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][6]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][6]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#416 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][7]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][7]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#417 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][8]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][8]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#418 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][9]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][9]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[6][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#419 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][0]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][0]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#420 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][10]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][10]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#421 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][11]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][11]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#422 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][12]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][12]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#423 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][13]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][13]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][13]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#424 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][14]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][14]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][14]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#425 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][15]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][15]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#426 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][16]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][16]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#427 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][17]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][17]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][17]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#428 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][18]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][18]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][18]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#429 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][19]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][19]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][19]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#430 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][1]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][1]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#431 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][20]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][20]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][20]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#432 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][21]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][21]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][21]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#433 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][22]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][22]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][22]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#434 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][23]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][23]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#435 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][24]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][24]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][24]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#436 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][25]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][25]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][25]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#437 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][26]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][26]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][26]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#438 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][27]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][27]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#439 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][28]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][28]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][28]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#440 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][29]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][29]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][29]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#441 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][2]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][2]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#442 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][30]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][30]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][30]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#443 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][31]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][31]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#444 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][3]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][3]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#445 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][4]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][4]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#446 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][5]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][5]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#447 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][6]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][6]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#448 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][7]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][7]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#449 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][8]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][8]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#450 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][9]_i_1_n_0 is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][9]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[7][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#451 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[0] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][0]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#452 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[10] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][10]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#453 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[11] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][11]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#454 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[12] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][12]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#455 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[13] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][13]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][13]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#456 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[14] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][14]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][14]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#457 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[15] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][15]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#458 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[16] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][16]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#459 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[17] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][17]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][17]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#460 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[18] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][18]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][18]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#461 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[19] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][19]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][19]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#462 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[1] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][1]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#463 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[20] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][20]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][20]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#464 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[21] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][21]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][21]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#465 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[22] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][22]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][22]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#466 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[23] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][23]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#467 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[24] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][24]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][24]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#468 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[25] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][25]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][25]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#469 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[26] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][26]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][26]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#470 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[27] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][27]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#471 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[28] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][28]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][28]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#472 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[29] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][29]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][29]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#473 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[2] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][2]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#474 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[30] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][30]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][30]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#475 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[31] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][31]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#476 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[3] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][3]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#477 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[4] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][4]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#478 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[5] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][5]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#479 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[6] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][6]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#480 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[7] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][7]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#481 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[8] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][8]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#482 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R1[9] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][9]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B1_reg[0][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#483 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[0] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][0]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#484 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[10] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][10]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#485 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[11] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][11]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#486 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[12] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][12]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#487 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[13] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][13]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][13]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#488 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[14] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][14]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][14]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#489 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[15] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][15]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#490 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[16] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][16]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#491 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[17] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][17]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][17]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#492 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[18] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][18]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][18]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#493 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[19] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][19]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][19]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#494 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[1] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][1]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#495 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[20] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][20]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][20]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#496 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[21] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][21]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][21]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#497 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[22] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][22]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][22]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#498 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[23] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][23]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#499 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[24] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][24]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][24]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#500 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[25] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][25]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][25]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#501 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[26] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][26]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][26]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#502 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[27] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][27]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#503 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[28] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][28]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][28]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#504 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[29] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][29]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][29]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#505 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[2] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][2]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#506 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[30] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][30]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][30]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#507 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[31] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][31]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#508 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[3] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][3]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#509 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[4] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][4]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#510 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[5] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][5]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#511 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[6] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][6]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#512 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[7] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][7]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#513 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[8] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][8]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#514 Warning
Gated clock check  
Net CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_R2[9] is a gated clock net sourced by a combinational pin CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][9]_i_1/O, cell CPU_i/MaybeThisWillWork_0/inst/MaybeThisWillWork_v1_0_S00_AXI_inst/LEDDriver_instance_01/framebuffer_B2_reg[0][9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


