vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/18.0/new/alu.v
source_file = 1, C:/intelFPGA_lite/18.0/new/async_memory.v
source_file = 1, C:/intelFPGA_lite/18.0/new/data_memory.v
source_file = 1, C:/intelFPGA_lite/18.0/new/inst_rom.v
source_file = 1, C:/intelFPGA_lite/18.0/new/pc.v
source_file = 1, C:/intelFPGA_lite/18.0/new/register.v
source_file = 1, C:/intelFPGA_lite/18.0/new/register_file_tb.v
source_file = 1, C:/intelFPGA_lite/18.0/new/serial_buf.v
source_file = 1, C:/intelFPGA_lite/18.0/new/testbench.v
source_file = 1, C:/intelFPGA_lite/18.0/new/program_counter_tb.v
source_file = 1, C:/intelFPGA_lite/18.0/new/mux2.v
source_file = 1, C:/intelFPGA_lite/18.0/new/mux2_tb.v
source_file = 1, C:/intelFPGA_lite/18.0/new/adder.v
source_file = 1, C:/intelFPGA_lite/18.0/new/adder_tb.v
source_file = 1, C:/intelFPGA_lite/18.0/new/sign_extender.v
source_file = 1, C:/intelFPGA_lite/18.0/new/sign_extender_tb.v
source_file = 1, C:/intelFPGA_lite/18.0/new/processor.v
source_file = 1, C:/intelFPGA_lite/18.0/new/control_unit.v
source_file = 1, C:/intelFPGA_lite/18.0/new/control_unit_tb.v
source_file = 1, C:/intelFPGA_lite/18.0/new/lab7-test.data_ram0.memh
source_file = 1, C:/intelFPGA_lite/18.0/new/lab7-test.data_ram1.memh
source_file = 1, C:/intelFPGA_lite/18.0/new/lab7-test.data_ram2.memh
source_file = 1, C:/intelFPGA_lite/18.0/new/lab7-test.data_ram3.memh
source_file = 1, C:/intelFPGA_lite/18.0/new/lab7-test.dis
source_file = 1, C:/intelFPGA_lite/18.0/new/lab7-test.inst_rom.memh
source_file = 1, C:/intelFPGA_lite/18.0/new/lab7-test.spim.s
source_file = 1, C:/intelFPGA_lite/18.0/new/mux4.v
source_file = 1, C:/intelFPGA_lite/18.0/new/zero_extender.v
source_file = 1, C:/intelFPGA_lite/18.0/new/shift_left_2.v
source_file = 1, C:/intelFPGA_lite/18.0/new/load_extender.v
source_file = 1, C:/intelFPGA_lite/18.0/new/lab-8-files/memh/fib/fib.inst_rom.memh
source_file = 1, C:/intelFPGA_lite/18.0/new/lab-8-files/memh/fib/fib.data_ram0.memh
source_file = 1, C:/intelFPGA_lite/18.0/new/lab-8-files/memh/fib/fib.data_ram1.memh
source_file = 1, C:/intelFPGA_lite/18.0/new/lab-8-files/memh/fib/fib.data_ram2.memh
source_file = 1, C:/intelFPGA_lite/18.0/new/lab-8-files/memh/fib/fib.data_ram3.memh
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/intelFPGA_lite/18.0/new/db/altsyncram_3do1.tdf
source_file = 1, C:/intelFPGA_lite/18.0/new/db/coe181.ram3_async_memory_ea4acf6d.hdl.mif
source_file = 1, C:/intelFPGA_lite/18.0/new/db/altsyncram_2do1.tdf
source_file = 1, C:/intelFPGA_lite/18.0/new/db/coe181.ram2_async_memory_ea4acf6d.hdl.mif
source_file = 1, C:/intelFPGA_lite/18.0/new/db/altsyncram_1do1.tdf
source_file = 1, C:/intelFPGA_lite/18.0/new/db/coe181.ram1_async_memory_ea4acf6d.hdl.mif
source_file = 1, C:/intelFPGA_lite/18.0/new/db/altsyncram_0do1.tdf
source_file = 1, C:/intelFPGA_lite/18.0/new/db/coe181.ram0_async_memory_ea4acf6d.hdl.mif
source_file = 1, C:/intelFPGA_lite/18.0/new/db/altsyncram_k8o1.tdf
source_file = 1, C:/intelFPGA_lite/18.0/new/db/coe181.ram3_async_memory_ed3809b0.hdl.mif
source_file = 1, C:/intelFPGA_lite/18.0/new/db/altsyncram_j8o1.tdf
source_file = 1, C:/intelFPGA_lite/18.0/new/db/coe181.ram2_async_memory_ed3809b0.hdl.mif
source_file = 1, C:/intelFPGA_lite/18.0/new/db/altsyncram_i8o1.tdf
source_file = 1, C:/intelFPGA_lite/18.0/new/db/coe181.ram1_async_memory_ed3809b0.hdl.mif
source_file = 1, C:/intelFPGA_lite/18.0/new/db/altsyncram_h8o1.tdf
source_file = 1, C:/intelFPGA_lite/18.0/new/db/coe181.ram0_async_memory_ed3809b0.hdl.mif
source_file = 1, C:/intelFPGA_lite/18.0/new/db/altsyncram_6ji1.tdf
design_name = processor
instance = comp, \serial_out[0]~output , serial_out[0]~output, processor, 1
instance = comp, \serial_out[1]~output , serial_out[1]~output, processor, 1
instance = comp, \serial_out[2]~output , serial_out[2]~output, processor, 1
instance = comp, \serial_out[3]~output , serial_out[3]~output, processor, 1
instance = comp, \serial_out[4]~output , serial_out[4]~output, processor, 1
instance = comp, \serial_out[5]~output , serial_out[5]~output, processor, 1
instance = comp, \serial_out[6]~output , serial_out[6]~output, processor, 1
instance = comp, \serial_out[7]~output , serial_out[7]~output, processor, 1
instance = comp, \serial_rden_out~output , serial_rden_out~output, processor, 1
instance = comp, \serial_wren_out~output , serial_wren_out~output, processor, 1
instance = comp, \clk~input , clk~input, processor, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, processor, 1
instance = comp, \reset~input , reset~input, processor, 1
instance = comp, \instruction_memory|out~14 , instruction_memory|out~14, processor, 1
instance = comp, \pc|pc_out[11] , pc|pc_out[11], processor, 1
instance = comp, \pc|pc_out~9 , pc|pc_out~9, processor, 1
instance = comp, \pc|pc_out[4] , pc|pc_out[4], processor, 1
instance = comp, \pc|pc_out~8 , pc|pc_out~8, processor, 1
instance = comp, \pc|pc_out[8] , pc|pc_out[8], processor, 1
instance = comp, \instruction_memory|rom~299 , instruction_memory|rom~299, processor, 1
instance = comp, \instruction_memory|rom~297 , instruction_memory|rom~297, processor, 1
instance = comp, \instruction_memory|rom~298 , instruction_memory|rom~298, processor, 1
instance = comp, \instruction_memory|rom~274 , instruction_memory|rom~274, processor, 1
instance = comp, \instruction_memory|rom~292 , instruction_memory|rom~292, processor, 1
instance = comp, \instruction_memory|rom~273 , instruction_memory|rom~273, processor, 1
instance = comp, \instruction_memory|rom~275 , instruction_memory|rom~275, processor, 1
instance = comp, \instruction_memory|rom~219 , instruction_memory|rom~219, processor, 1
instance = comp, \instruction_memory|rom~218 , instruction_memory|rom~218, processor, 1
instance = comp, \instruction_memory|rom~65 , instruction_memory|rom~65, processor, 1
instance = comp, \instruction_memory|rom~69 , instruction_memory|rom~69, processor, 1
instance = comp, \instruction_memory|out[24] , instruction_memory|out[24], processor, 1
instance = comp, \instruction_memory|rom~280 , instruction_memory|rom~280, processor, 1
instance = comp, \instruction_memory|rom~277 , instruction_memory|rom~277, processor, 1
instance = comp, \instruction_memory|rom~278 , instruction_memory|rom~278, processor, 1
instance = comp, \instruction_memory|rom~279 , instruction_memory|rom~279, processor, 1
instance = comp, \instruction_memory|rom~232 , instruction_memory|rom~232, processor, 1
instance = comp, \instruction_memory|rom~7 , instruction_memory|rom~7, processor, 1
instance = comp, \instruction_memory|rom~236 , instruction_memory|rom~236, processor, 1
instance = comp, \instruction_memory|rom~230 , instruction_memory|rom~230, processor, 1
instance = comp, \instruction_memory|rom~306 , instruction_memory|rom~306, processor, 1
instance = comp, \instruction_memory|rom~231 , instruction_memory|rom~231, processor, 1
instance = comp, \instruction_memory|rom~97 , instruction_memory|rom~97, processor, 1
instance = comp, \instruction_memory|rom~101 , instruction_memory|rom~101, processor, 1
instance = comp, \instruction_memory|out[3] , instruction_memory|out[3], processor, 1
instance = comp, \instruction_memory|rom~51 , instruction_memory|rom~51, processor, 1
instance = comp, \instruction_memory|rom~52 , instruction_memory|rom~52, processor, 1
instance = comp, \instruction_memory|rom~351 , instruction_memory|rom~351, processor, 1
instance = comp, \instruction_memory|rom~53 , instruction_memory|rom~53, processor, 1
instance = comp, \instruction_memory|rom~356 , instruction_memory|rom~356, processor, 1
instance = comp, \instruction_memory|rom~48 , instruction_memory|rom~48, processor, 1
instance = comp, \instruction_memory|rom~47 , instruction_memory|rom~47, processor, 1
instance = comp, \instruction_memory|rom~352 , instruction_memory|rom~352, processor, 1
instance = comp, \instruction_memory|rom~49 , instruction_memory|rom~49, processor, 1
instance = comp, \instruction_memory|rom~50 , instruction_memory|rom~50, processor, 1
instance = comp, \instruction_memory|rom~54 , instruction_memory|rom~54, processor, 1
instance = comp, \instruction_memory|out[4] , instruction_memory|out[4], processor, 1
instance = comp, \instruction_memory|rom~104 , instruction_memory|rom~104, processor, 1
instance = comp, \instruction_memory|rom~105 , instruction_memory|rom~105, processor, 1
instance = comp, \instruction_memory|rom~103 , instruction_memory|rom~103, processor, 1
instance = comp, \instruction_memory|rom~102 , instruction_memory|rom~102, processor, 1
instance = comp, \instruction_memory|rom~106 , instruction_memory|rom~106, processor, 1
instance = comp, \instruction_memory|rom~108 , instruction_memory|rom~108, processor, 1
instance = comp, \instruction_memory|rom~109 , instruction_memory|rom~109, processor, 1
instance = comp, \instruction_memory|rom~107 , instruction_memory|rom~107, processor, 1
instance = comp, \instruction_memory|rom~20 , instruction_memory|rom~20, processor, 1
instance = comp, \instruction_memory|rom~110 , instruction_memory|rom~110, processor, 1
instance = comp, \instruction_memory|rom~111 , instruction_memory|rom~111, processor, 1
instance = comp, \instruction_memory|out[2] , instruction_memory|out[2], processor, 1
instance = comp, \instruction_memory|rom~265 , instruction_memory|rom~265, processor, 1
instance = comp, \instruction_memory|rom~263 , instruction_memory|rom~263, processor, 1
instance = comp, \instruction_memory|rom~262 , instruction_memory|rom~262, processor, 1
instance = comp, \instruction_memory|rom~264 , instruction_memory|rom~264, processor, 1
instance = comp, \instruction_memory|rom~203 , instruction_memory|rom~203, processor, 1
instance = comp, \instruction_memory|rom~305 , instruction_memory|rom~305, processor, 1
instance = comp, \instruction_memory|rom~201 , instruction_memory|rom~201, processor, 1
instance = comp, \instruction_memory|rom~202 , instruction_memory|rom~202, processor, 1
instance = comp, \instruction_memory|rom~42 , instruction_memory|rom~42, processor, 1
instance = comp, \instruction_memory|rom~46 , instruction_memory|rom~46, processor, 1
instance = comp, \instruction_memory|out[7] , instruction_memory|out[7], processor, 1
instance = comp, \CU|Selector12~0 , CU|Selector12~0, processor, 1
instance = comp, \CU|Selector7~0 , CU|Selector7~0, processor, 1
instance = comp, \CU|Jump~0 , CU|Jump~0, processor, 1
instance = comp, \CU|Decoder1~1 , CU|Decoder1~1, processor, 1
instance = comp, \instruction_memory|rom~136 , instruction_memory|rom~136, processor, 1
instance = comp, \instruction_memory|rom~287 , instruction_memory|rom~287, processor, 1
instance = comp, \instruction_memory|rom~286 , instruction_memory|rom~286, processor, 1
instance = comp, \instruction_memory|rom~288 , instruction_memory|rom~288, processor, 1
instance = comp, \instruction_memory|rom~249 , instruction_memory|rom~249, processor, 1
instance = comp, \instruction_memory|rom~29 , instruction_memory|rom~29, processor, 1
instance = comp, \instruction_memory|rom~253 , instruction_memory|rom~253, processor, 1
instance = comp, \instruction_memory|rom~138 , instruction_memory|rom~138, processor, 1
instance = comp, \instruction_memory|rom~247 , instruction_memory|rom~247, processor, 1
instance = comp, \instruction_memory|rom~294 , instruction_memory|rom~294, processor, 1
instance = comp, \instruction_memory|rom~248 , instruction_memory|rom~248, processor, 1
instance = comp, \instruction_memory|rom~180 , instruction_memory|rom~180, processor, 1
instance = comp, \instruction_memory|rom~184 , instruction_memory|rom~184, processor, 1
instance = comp, \instruction_memory|out[19] , instruction_memory|out[19], processor, 1
instance = comp, \instruction_memory|out~0 , instruction_memory|out~0, processor, 1
instance = comp, \instruction_memory|rom~6 , instruction_memory|rom~6, processor, 1
instance = comp, \instruction_memory|rom~5 , instruction_memory|rom~5, processor, 1
instance = comp, \instruction_memory|out~1 , instruction_memory|out~1, processor, 1
instance = comp, \instruction_memory|rom~0 , instruction_memory|rom~0, processor, 1
instance = comp, \instruction_memory|rom~1 , instruction_memory|rom~1, processor, 1
instance = comp, \instruction_memory|rom~2 , instruction_memory|rom~2, processor, 1
instance = comp, \instruction_memory|rom~3 , instruction_memory|rom~3, processor, 1
instance = comp, \instruction_memory|rom~4 , instruction_memory|rom~4, processor, 1
instance = comp, \instruction_memory|out~2 , instruction_memory|out~2, processor, 1
instance = comp, \instruction_memory|out[8] , instruction_memory|out[8], processor, 1
instance = comp, \write_reg_mux_ra|y[0]~4 , write_reg_mux_ra|y[0]~4, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[1] , register_file|regs_rtl_0_bypass[1], processor, 1
instance = comp, \instruction_memory|rom~345 , instruction_memory|rom~345, processor, 1
instance = comp, \instruction_memory|rom~122 , instruction_memory|rom~122, processor, 1
instance = comp, \instruction_memory|rom~121 , instruction_memory|rom~121, processor, 1
instance = comp, \instruction_memory|rom~120 , instruction_memory|rom~120, processor, 1
instance = comp, \instruction_memory|rom~341 , instruction_memory|rom~341, processor, 1
instance = comp, \instruction_memory|rom~123 , instruction_memory|rom~123, processor, 1
instance = comp, \instruction_memory|rom~25 , instruction_memory|rom~25, processor, 1
instance = comp, \instruction_memory|rom~124 , instruction_memory|rom~124, processor, 1
instance = comp, \instruction_memory|out~10 , instruction_memory|out~10, processor, 1
instance = comp, \instruction_memory|out~11 , instruction_memory|out~11, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[2] , register_file|regs_rtl_0_bypass[2], processor, 1
instance = comp, \instruction_memory|rom~118 , instruction_memory|rom~118, processor, 1
instance = comp, \instruction_memory|rom~119 , instruction_memory|rom~119, processor, 1
instance = comp, \instruction_memory|rom~117 , instruction_memory|rom~117, processor, 1
instance = comp, \instruction_memory|out~16 , instruction_memory|out~16, processor, 1
instance = comp, \instruction_memory|rom~112 , instruction_memory|rom~112, processor, 1
instance = comp, \instruction_memory|rom~115 , instruction_memory|rom~115, processor, 1
instance = comp, \instruction_memory|rom~114 , instruction_memory|rom~114, processor, 1
instance = comp, \instruction_memory|rom~113 , instruction_memory|rom~113, processor, 1
instance = comp, \instruction_memory|rom~116 , instruction_memory|rom~116, processor, 1
instance = comp, \instruction_memory|out~9 , instruction_memory|out~9, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[4]~feeder , register_file|regs_rtl_0_bypass[4]~feeder, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[4] , register_file|regs_rtl_0_bypass[4], processor, 1
instance = comp, \instruction_memory|rom~159 , instruction_memory|rom~159, processor, 1
instance = comp, \instruction_memory|rom~161 , instruction_memory|rom~161, processor, 1
instance = comp, \instruction_memory|rom~162 , instruction_memory|rom~162, processor, 1
instance = comp, \instruction_memory|rom~160 , instruction_memory|rom~160, processor, 1
instance = comp, \instruction_memory|rom~327 , instruction_memory|rom~327, processor, 1
instance = comp, \instruction_memory|rom~163 , instruction_memory|rom~163, processor, 1
instance = comp, \instruction_memory|rom~164 , instruction_memory|rom~164, processor, 1
instance = comp, \instruction_memory|rom~165 , instruction_memory|rom~165, processor, 1
instance = comp, \instruction_memory|rom~167 , instruction_memory|rom~167, processor, 1
instance = comp, \instruction_memory|out[20] , instruction_memory|out[20], processor, 1
instance = comp, \instruction_memory|rom~10 , instruction_memory|rom~10, processor, 1
instance = comp, \instruction_memory|rom~8 , instruction_memory|rom~8, processor, 1
instance = comp, \instruction_memory|rom~9 , instruction_memory|rom~9, processor, 1
instance = comp, \instruction_memory|rom~11 , instruction_memory|rom~11, processor, 1
instance = comp, \instruction_memory|rom~12 , instruction_memory|rom~12, processor, 1
instance = comp, \instruction_memory|rom~13 , instruction_memory|rom~13, processor, 1
instance = comp, \instruction_memory|rom~15 , instruction_memory|rom~15, processor, 1
instance = comp, \instruction_memory|rom~14 , instruction_memory|rom~14, processor, 1
instance = comp, \instruction_memory|out~20 , instruction_memory|out~20, processor, 1
instance = comp, \instruction_memory|out~3 , instruction_memory|out~3, processor, 1
instance = comp, \instruction_memory|out[9] , instruction_memory|out[9], processor, 1
instance = comp, \write_reg_mux_ra|y[1]~0 , write_reg_mux_ra|y[1]~0, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[3] , register_file|regs_rtl_0_bypass[3], processor, 1
instance = comp, \register_file|always0~0 , register_file|always0~0, processor, 1
instance = comp, \instruction_memory|rom~27 , instruction_memory|rom~27, processor, 1
instance = comp, \instruction_memory|rom~30 , instruction_memory|rom~30, processor, 1
instance = comp, \instruction_memory|rom~31 , instruction_memory|rom~31, processor, 1
instance = comp, \instruction_memory|rom~28 , instruction_memory|rom~28, processor, 1
instance = comp, \instruction_memory|rom~32 , instruction_memory|rom~32, processor, 1
instance = comp, \instruction_memory|rom~24 , instruction_memory|rom~24, processor, 1
instance = comp, \instruction_memory|rom~26 , instruction_memory|rom~26, processor, 1
instance = comp, \instruction_memory|rom~361 , instruction_memory|rom~361, processor, 1
instance = comp, \instruction_memory|rom~362 , instruction_memory|rom~362, processor, 1
instance = comp, \instruction_memory|rom~357 , instruction_memory|rom~357, processor, 1
instance = comp, \instruction_memory|out~7 , instruction_memory|out~7, processor, 1
instance = comp, \instruction_memory|out[11] , instruction_memory|out[11], processor, 1
instance = comp, \instruction_memory|rom~334 , instruction_memory|rom~334, processor, 1
instance = comp, \instruction_memory|rom~335 , instruction_memory|rom~335, processor, 1
instance = comp, \instruction_memory|rom~156 , instruction_memory|rom~156, processor, 1
instance = comp, \instruction_memory|rom~331 , instruction_memory|rom~331, processor, 1
instance = comp, \instruction_memory|rom~157 , instruction_memory|rom~157, processor, 1
instance = comp, \instruction_memory|rom~145 , instruction_memory|rom~145, processor, 1
instance = comp, \instruction_memory|rom~147 , instruction_memory|rom~147, processor, 1
instance = comp, \instruction_memory|rom~146 , instruction_memory|rom~146, processor, 1
instance = comp, \instruction_memory|rom~148 , instruction_memory|rom~148, processor, 1
instance = comp, \instruction_memory|rom~144 , instruction_memory|rom~144, processor, 1
instance = comp, \instruction_memory|rom~337 , instruction_memory|rom~337, processor, 1
instance = comp, \instruction_memory|rom~143 , instruction_memory|rom~143, processor, 1
instance = comp, \instruction_memory|rom~149 , instruction_memory|rom~149, processor, 1
instance = comp, \instruction_memory|rom~158 , instruction_memory|rom~158, processor, 1
instance = comp, \instruction_memory|out[22] , instruction_memory|out[22], processor, 1
instance = comp, \write_reg_mux_ra|y[3]~1 , write_reg_mux_ra|y[3]~1, processor, 1
instance = comp, \instruction_memory|rom~332 , instruction_memory|rom~332, processor, 1
instance = comp, \instruction_memory|rom~153 , instruction_memory|rom~153, processor, 1
instance = comp, \instruction_memory|rom~333 , instruction_memory|rom~333, processor, 1
instance = comp, \instruction_memory|rom~154 , instruction_memory|rom~154, processor, 1
instance = comp, \instruction_memory|rom~155 , instruction_memory|rom~155, processor, 1
instance = comp, \instruction_memory|out[21] , instruction_memory|out[21], processor, 1
instance = comp, \instruction_memory|out[10] , instruction_memory|out[10], processor, 1
instance = comp, \write_reg_mux_ra|y[2]~2 , write_reg_mux_ra|y[2]~2, processor, 1
instance = comp, \instruction_memory|rom~150 , instruction_memory|rom~150, processor, 1
instance = comp, \instruction_memory|rom~336 , instruction_memory|rom~336, processor, 1
instance = comp, \instruction_memory|rom~151 , instruction_memory|rom~151, processor, 1
instance = comp, \instruction_memory|rom~152 , instruction_memory|rom~152, processor, 1
instance = comp, \instruction_memory|out[23] , instruction_memory|out[23], processor, 1
instance = comp, \instruction_memory|rom~190 , instruction_memory|rom~190, processor, 1
instance = comp, \instruction_memory|rom~195 , instruction_memory|rom~195, processor, 1
instance = comp, \instruction_memory|rom~189 , instruction_memory|rom~189, processor, 1
instance = comp, \instruction_memory|rom~257 , instruction_memory|rom~257, processor, 1
instance = comp, \instruction_memory|rom~254 , instruction_memory|rom~254, processor, 1
instance = comp, \instruction_memory|rom~255 , instruction_memory|rom~255, processor, 1
instance = comp, \instruction_memory|rom~256 , instruction_memory|rom~256, processor, 1
instance = comp, \instruction_memory|rom~191 , instruction_memory|rom~191, processor, 1
instance = comp, \instruction_memory|rom~310 , instruction_memory|rom~310, processor, 1
instance = comp, \instruction_memory|rom~33 , instruction_memory|rom~33, processor, 1
instance = comp, \instruction_memory|out~8 , instruction_memory|out~8, processor, 1
instance = comp, \instruction_memory|out[12] , instruction_memory|out[12], processor, 1
instance = comp, \write_reg_mux_ra|y[4]~3 , write_reg_mux_ra|y[4]~3, processor, 1
instance = comp, \register_file|Equal2~0 , register_file|Equal2~0, processor, 1
instance = comp, \register_file|always0~1 , register_file|always0~1, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[0] , register_file|regs_rtl_0_bypass[0], processor, 1
instance = comp, \register_file|regs~2 , register_file|regs~2, processor, 1
instance = comp, \instruction_memory|rom~237 , instruction_memory|rom~237, processor, 1
instance = comp, \instruction_memory|rom~84 , instruction_memory|rom~84, processor, 1
instance = comp, \instruction_memory|rom~295 , instruction_memory|rom~295, processor, 1
instance = comp, \instruction_memory|rom~282 , instruction_memory|rom~282, processor, 1
instance = comp, \instruction_memory|rom~285 , instruction_memory|rom~285, processor, 1
instance = comp, \instruction_memory|rom~281 , instruction_memory|rom~281, processor, 1
instance = comp, \instruction_memory|rom~283 , instruction_memory|rom~283, processor, 1
instance = comp, \instruction_memory|rom~243 , instruction_memory|rom~243, processor, 1
instance = comp, \instruction_memory|rom~238 , instruction_memory|rom~238, processor, 1
instance = comp, \instruction_memory|rom~129 , instruction_memory|rom~129, processor, 1
instance = comp, \instruction_memory|out~13 , instruction_memory|out~13, processor, 1
instance = comp, \instruction_memory|out[15] , instruction_memory|out[15], processor, 1
instance = comp, \instruction_memory|rom~284 , instruction_memory|rom~284, processor, 1
instance = comp, \instruction_memory|rom~239 , instruction_memory|rom~239, processor, 1
instance = comp, \instruction_memory|rom~125 , instruction_memory|rom~125, processor, 1
instance = comp, \instruction_memory|out~12 , instruction_memory|out~12, processor, 1
instance = comp, \instruction_memory|out[0] , instruction_memory|out[0], processor, 1
instance = comp, \instruction_memory|out[14] , instruction_memory|out[14], processor, 1
instance = comp, \instruction_memory|out[13] , instruction_memory|out[13], processor, 1
instance = comp, \register_file|Equal0~0 , register_file|Equal0~0, processor, 1
instance = comp, \pc|pc_out~11 , pc|pc_out~11, processor, 1
instance = comp, \pc|pc_out[2] , pc|pc_out[2], processor, 1
instance = comp, \pc_adder|Add0~29 , pc_adder|Add0~29, processor, 1
instance = comp, \CU|WideOr10~0 , CU|WideOr10~0, processor, 1
instance = comp, \CU|WideOr10~1 , CU|WideOr10~1, processor, 1
instance = comp, \instruction_memory|rom~311 , instruction_memory|rom~311, processor, 1
instance = comp, \instruction_memory|rom~176 , instruction_memory|rom~176, processor, 1
instance = comp, \instruction_memory|rom~177 , instruction_memory|rom~177, processor, 1
instance = comp, \instruction_memory|rom~175 , instruction_memory|rom~175, processor, 1
instance = comp, \instruction_memory|rom~178 , instruction_memory|rom~178, processor, 1
instance = comp, \instruction_memory|rom~187 , instruction_memory|rom~187, processor, 1
instance = comp, \instruction_memory|rom~315 , instruction_memory|rom~315, processor, 1
instance = comp, \instruction_memory|rom~185 , instruction_memory|rom~185, processor, 1
instance = comp, \instruction_memory|rom~312 , instruction_memory|rom~312, processor, 1
instance = comp, \instruction_memory|rom~313 , instruction_memory|rom~313, processor, 1
instance = comp, \instruction_memory|rom~186 , instruction_memory|rom~186, processor, 1
instance = comp, \instruction_memory|rom~188 , instruction_memory|rom~188, processor, 1
instance = comp, \instruction_memory|out[16] , instruction_memory|out[16], processor, 1
instance = comp, \instruction_memory|rom~224 , instruction_memory|rom~224, processor, 1
instance = comp, \instruction_memory|rom~229 , instruction_memory|rom~229, processor, 1
instance = comp, \instruction_memory|rom~223 , instruction_memory|rom~223, processor, 1
instance = comp, \instruction_memory|rom~289 , instruction_memory|rom~289, processor, 1
instance = comp, \instruction_memory|rom~276 , instruction_memory|rom~276, processor, 1
instance = comp, \instruction_memory|rom~291 , instruction_memory|rom~291, processor, 1
instance = comp, \instruction_memory|rom~290 , instruction_memory|rom~290, processor, 1
instance = comp, \instruction_memory|rom~225 , instruction_memory|rom~225, processor, 1
instance = comp, \instruction_memory|rom~296 , instruction_memory|rom~296, processor, 1
instance = comp, \instruction_memory|rom~70 , instruction_memory|rom~70, processor, 1
instance = comp, \instruction_memory|rom~74 , instruction_memory|rom~74, processor, 1
instance = comp, \instruction_memory|out[25] , instruction_memory|out[25], processor, 1
instance = comp, \CU|WideOr1~0 , CU|WideOr1~0, processor, 1
instance = comp, \instruction_memory|rom~303 , instruction_memory|rom~303, processor, 1
instance = comp, \instruction_memory|rom~269 , instruction_memory|rom~269, processor, 1
instance = comp, \instruction_memory|rom~266 , instruction_memory|rom~266, processor, 1
instance = comp, \instruction_memory|rom~267 , instruction_memory|rom~267, processor, 1
instance = comp, \instruction_memory|rom~268 , instruction_memory|rom~268, processor, 1
instance = comp, \instruction_memory|rom~208 , instruction_memory|rom~208, processor, 1
instance = comp, \instruction_memory|rom~302 , instruction_memory|rom~302, processor, 1
instance = comp, \instruction_memory|rom~304 , instruction_memory|rom~304, processor, 1
instance = comp, \instruction_memory|rom~207 , instruction_memory|rom~207, processor, 1
instance = comp, \instruction_memory|rom~55 , instruction_memory|rom~55, processor, 1
instance = comp, \instruction_memory|rom~59 , instruction_memory|rom~59, processor, 1
instance = comp, \instruction_memory|out[28] , instruction_memory|out[28], processor, 1
instance = comp, \instruction_memory|rom~301 , instruction_memory|rom~301, processor, 1
instance = comp, \instruction_memory|rom~217 , instruction_memory|rom~217, processor, 1
instance = comp, \instruction_memory|rom~212 , instruction_memory|rom~212, processor, 1
instance = comp, \instruction_memory|rom~272 , instruction_memory|rom~272, processor, 1
instance = comp, \instruction_memory|rom~293 , instruction_memory|rom~293, processor, 1
instance = comp, \instruction_memory|rom~270 , instruction_memory|rom~270, processor, 1
instance = comp, \instruction_memory|rom~271 , instruction_memory|rom~271, processor, 1
instance = comp, \instruction_memory|rom~213 , instruction_memory|rom~213, processor, 1
instance = comp, \instruction_memory|rom~300 , instruction_memory|rom~300, processor, 1
instance = comp, \instruction_memory|rom~60 , instruction_memory|rom~60, processor, 1
instance = comp, \instruction_memory|rom~64 , instruction_memory|rom~64, processor, 1
instance = comp, \instruction_memory|out[29] , instruction_memory|out[29], processor, 1
instance = comp, \CU|WideOr2~0 , CU|WideOr2~0, processor, 1
instance = comp, \alu_a_mux|y[2]~5 , alu_a_mux|y[2]~5, processor, 1
instance = comp, \CU|Selector15~2 , CU|Selector15~2, processor, 1
instance = comp, \CU|Selector15~0 , CU|Selector15~0, processor, 1
instance = comp, \CU|Selector15~1 , CU|Selector15~1, processor, 1
instance = comp, \CU|Selector15~3 , CU|Selector15~3, processor, 1
instance = comp, \CU|Selector14~0 , CU|Selector14~0, processor, 1
instance = comp, \CU|Selector14~1 , CU|Selector14~1, processor, 1
instance = comp, \CU|WideOr9~0 , CU|WideOr9~0, processor, 1
instance = comp, \CU|Decoder1~0 , CU|Decoder1~0, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[2] , register_file|regs_rtl_1_bypass[2], processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[1] , register_file|regs_rtl_1_bypass[1], processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[4] , register_file|regs_rtl_1_bypass[4], processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[3] , register_file|regs_rtl_1_bypass[3], processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[0] , register_file|regs_rtl_1_bypass[0], processor, 1
instance = comp, \register_file|regs~0 , register_file|regs~0, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[13] , register_file|regs_rtl_1_bypass[13], processor, 1
instance = comp, \register_file|Equal1~0 , register_file|Equal1~0, processor, 1
instance = comp, \CU|Selector11~0 , CU|Selector11~0, processor, 1
instance = comp, \CU|Selector1~0 , CU|Selector1~0, processor, 1
instance = comp, \CU|Selector11~1 , CU|Selector11~1, processor, 1
instance = comp, \CU|Selector13~0 , CU|Selector13~0, processor, 1
instance = comp, \CU|WideOr2~1 , CU|WideOr2~1, processor, 1
instance = comp, \CU|Selector13~1 , CU|Selector13~1, processor, 1
instance = comp, \alu_unit|O_out[2]~0 , alu_unit|O_out[2]~0, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[10] , register_file|regs_rtl_0_bypass[10], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[5] , register_file|regs_rtl_0_bypass[5], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[7] , register_file|regs_rtl_0_bypass[7], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[9] , register_file|regs_rtl_0_bypass[9], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[8] , register_file|regs_rtl_0_bypass[8], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[6] , register_file|regs_rtl_0_bypass[6], processor, 1
instance = comp, \register_file|regs~3 , register_file|regs~3, processor, 1
instance = comp, \CU|Selector10~1 , CU|Selector10~1, processor, 1
instance = comp, \CU|Selector10~0 , CU|Selector10~0, processor, 1
instance = comp, \CU|Selector10~2 , CU|Selector10~2, processor, 1
instance = comp, \alu_unit|O_out[15]~4 , alu_unit|O_out[15]~4, processor, 1
instance = comp, \alu_unit|Equal2~1 , alu_unit|Equal2~1, processor, 1
instance = comp, \alu_unit|O_out[1]~123 , alu_unit|O_out[1]~123, processor, 1
instance = comp, \alu_b_mux|y[6]~49 , alu_b_mux|y[6]~49, processor, 1
instance = comp, \instruction_memory|rom~316 , instruction_memory|rom~316, processor, 1
instance = comp, \instruction_memory|rom~170 , instruction_memory|rom~170, processor, 1
instance = comp, \instruction_memory|rom~171 , instruction_memory|rom~171, processor, 1
instance = comp, \instruction_memory|rom~172 , instruction_memory|rom~172, processor, 1
instance = comp, \instruction_memory|rom~173 , instruction_memory|rom~173, processor, 1
instance = comp, \instruction_memory|rom~314 , instruction_memory|rom~314, processor, 1
instance = comp, \instruction_memory|rom~174 , instruction_memory|rom~174, processor, 1
instance = comp, \instruction_memory|rom~179 , instruction_memory|rom~179, processor, 1
instance = comp, \instruction_memory|out[30] , instruction_memory|out[30], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[11] , register_file|regs_rtl_0_bypass[11], processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[14] , register_file|regs_rtl_1_bypass[14], processor, 1
instance = comp, \CU|Selector12~1 , CU|Selector12~1, processor, 1
instance = comp, \alu_unit|O_out[24]~9 , alu_unit|O_out[24]~9, processor, 1
instance = comp, \alu_unit|O_out[24]~10 , alu_unit|O_out[24]~10, processor, 1
instance = comp, \instruction_memory|rom~141 , instruction_memory|rom~141, processor, 1
instance = comp, \instruction_memory|rom~142 , instruction_memory|rom~142, processor, 1
instance = comp, \instruction_memory|rom~139 , instruction_memory|rom~139, processor, 1
instance = comp, \instruction_memory|rom~140 , instruction_memory|rom~140, processor, 1
instance = comp, \instruction_memory|rom~135 , instruction_memory|rom~135, processor, 1
instance = comp, \instruction_memory|rom~134 , instruction_memory|rom~134, processor, 1
instance = comp, \instruction_memory|rom~133 , instruction_memory|rom~133, processor, 1
instance = comp, \instruction_memory|rom~137 , instruction_memory|rom~137, processor, 1
instance = comp, \instruction_memory|out~15 , instruction_memory|out~15, processor, 1
instance = comp, \instruction_memory|out[17] , instruction_memory|out[17], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[15] , register_file|regs_rtl_0_bypass[15], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[16] , register_file|regs_rtl_0_bypass[16], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[17] , register_file|regs_rtl_0_bypass[17], processor, 1
instance = comp, \CU|WideOr1~1 , CU|WideOr1~1, processor, 1
instance = comp, \alu_unit|Equal0~0 , alu_unit|Equal0~0, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[14] , register_file|regs_rtl_0_bypass[14], processor, 1
instance = comp, \CU|LoadType[0]~0 , CU|LoadType[0]~0, processor, 1
instance = comp, \write_data_mux_pc|y[8]~51 , write_data_mux_pc|y[8]~51, processor, 1
instance = comp, \write_data_mux_pc|y[8]~50 , write_data_mux_pc|y[8]~50, processor, 1
instance = comp, \write_data_mux_pc|y[8]~53 , write_data_mux_pc|y[8]~53, processor, 1
instance = comp, \CU|LoadType[1]~2 , CU|LoadType[1]~2, processor, 1
instance = comp, \serial_in[7]~input , serial_in[7]~input, processor, 1
instance = comp, \load_ext|Mux0~3 , load_ext|Mux0~3, processor, 1
instance = comp, \alu_a_mux|y[3]~4 , alu_a_mux|y[3]~4, processor, 1
instance = comp, \alu_unit|O_out[3]~129 , alu_unit|O_out[3]~129, processor, 1
instance = comp, \register_file|regs~4 , register_file|regs~4, processor, 1
instance = comp, \alu_b_mux|y[3]~64 , alu_b_mux|y[3]~64, processor, 1
instance = comp, \alu_b_mux|y[2]~63 , alu_b_mux|y[2]~63, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[12] , register_file|regs_rtl_1_bypass[12], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[20] , register_file|regs_rtl_0_bypass[20], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[22] , register_file|regs_rtl_0_bypass[22], processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[23] , register_file|regs_rtl_1_bypass[23], processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[24] , register_file|regs_rtl_1_bypass[24], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[25] , register_file|regs_rtl_0_bypass[25], processor, 1
instance = comp, \CU|LoadType[0]~1 , CU|LoadType[0]~1, processor, 1
instance = comp, \write_data_mux_pc|y[14]~0 , write_data_mux_pc|y[14]~0, processor, 1
instance = comp, \alu_b_mux|y[9]~17 , alu_b_mux|y[9]~17, processor, 1
instance = comp, \alu_b_mux|y[16]~19 , alu_b_mux|y[16]~19, processor, 1
instance = comp, \alu_b_mux|y[25]~36 , alu_b_mux|y[25]~36, processor, 1
instance = comp, \alu_unit|Equal4~0 , alu_unit|Equal4~0, processor, 1
instance = comp, \alu_unit|Equal5~0 , alu_unit|Equal5~0, processor, 1
instance = comp, \alu_unit|Equal2~0 , alu_unit|Equal2~0, processor, 1
instance = comp, \alu_unit|O_out[27]~33 , alu_unit|O_out[27]~33, processor, 1
instance = comp, \alu_b_mux|y[31]~16 , alu_b_mux|y[31]~16, processor, 1
instance = comp, \alu_b_mux|y[0]~15 , alu_b_mux|y[0]~15, processor, 1
instance = comp, \register_file|r_data2[1]~14 , register_file|r_data2[1]~14, processor, 1
instance = comp, \alu_b_mux|y[1]~13 , alu_b_mux|y[1]~13, processor, 1
instance = comp, \alu_unit|ShiftLeft0~3 , alu_unit|ShiftLeft0~3, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[20] , register_file|regs_rtl_1_bypass[20], processor, 1
instance = comp, \write_data_mux_pc|y[17]~1 , write_data_mux_pc|y[17]~1, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[28] , register_file|regs_rtl_0_bypass[28], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[27] , register_file|regs_rtl_0_bypass[27], processor, 1
instance = comp, \branch_taken~0 , branch_taken~0, processor, 1
instance = comp, \alu_b_mux|y[22]~30 , alu_b_mux|y[22]~30, processor, 1
instance = comp, \branch_adder|Add0~113 , branch_adder|Add0~113, processor, 1
instance = comp, \branch_adder|Add0~105 , branch_adder|Add0~105, processor, 1
instance = comp, \branch_adder|Add0~85 , branch_adder|Add0~85, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[31] , register_file|regs_rtl_0_bypass[31], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[32] , register_file|regs_rtl_0_bypass[32], processor, 1
instance = comp, \write_data_mux_pc|y[17]~9 , write_data_mux_pc|y[17]~9, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[33] , register_file|regs_rtl_0_bypass[33], processor, 1
instance = comp, \branch_adder|Add0~77 , branch_adder|Add0~77, processor, 1
instance = comp, \pc|pc_out~24 , pc|pc_out~24, processor, 1
instance = comp, \pc|pc_out[21] , pc|pc_out[21], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[35] , register_file|regs_rtl_0_bypass[35], processor, 1
instance = comp, \CU|MemSize~0 , CU|MemSize~0, processor, 1
instance = comp, \data_mem|stack_seg|Mux0~0 , data_mem|stack_seg|Mux0~0, processor, 1
instance = comp, \CU|WideOr11~0 , CU|WideOr11~0, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[33] , register_file|regs_rtl_1_bypass[33], processor, 1
instance = comp, \alu_b_mux|y[22]~31 , alu_b_mux|y[22]~31, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[32] , register_file|regs_rtl_1_bypass[32], processor, 1
instance = comp, \alu_b_mux|y[21]~28 , alu_b_mux|y[21]~28, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[34] , register_file|regs_rtl_0_bypass[34], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[36] , register_file|regs_rtl_0_bypass[36], processor, 1
instance = comp, \pc|pc_out[31]~14 , pc|pc_out[31]~14, processor, 1
instance = comp, \pc|pc_out[31]~13 , pc|pc_out[31]~13, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[39] , register_file|regs_rtl_0_bypass[39], processor, 1
instance = comp, \branch_adder|Add0~89 , branch_adder|Add0~89, processor, 1
instance = comp, \branch_adder|Add0~69 , branch_adder|Add0~69, processor, 1
instance = comp, \branch_adder|Add0~61 , branch_adder|Add0~61, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[40] , register_file|regs_rtl_0_bypass[40], processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[41] , register_file|regs_rtl_0_bypass[41], processor, 1
instance = comp, \register_file|regs_rtl_0|auto_generated|ram_block1a0 , register_file|regs_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \register_file|r_data1[30]~12 , register_file|r_data1[30]~12, processor, 1
instance = comp, \branch_adder|Add0~65 , branch_adder|Add0~65, processor, 1
instance = comp, \pc|pc_out~21 , pc|pc_out~21, processor, 1
instance = comp, \pc|pc_out[30] , pc|pc_out[30], processor, 1
instance = comp, \pc_adder|Add0~77 , pc_adder|Add0~77, processor, 1
instance = comp, \pc_adder|Add0~81 , pc_adder|Add0~81, processor, 1
instance = comp, \pc_adder|Add0~73 , pc_adder|Add0~73, processor, 1
instance = comp, \pc_adder|Add0~101 , pc_adder|Add0~101, processor, 1
instance = comp, \pc_adder|Add0~93 , pc_adder|Add0~93, processor, 1
instance = comp, \pc_adder|Add0~97 , pc_adder|Add0~97, processor, 1
instance = comp, \pc_adder|Add0~89 , pc_adder|Add0~89, processor, 1
instance = comp, \pc_adder|Add0~69 , pc_adder|Add0~69, processor, 1
instance = comp, \pc_adder|Add0~61 , pc_adder|Add0~61, processor, 1
instance = comp, \pc_adder|Add0~65 , pc_adder|Add0~65, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[41] , register_file|regs_rtl_1_bypass[41], processor, 1
instance = comp, \alu_b_mux|y[30]~22 , alu_b_mux|y[30]~22, processor, 1
instance = comp, \register_file|regs_rtl_1|auto_generated|ram_block1a0 , register_file|regs_rtl_1|auto_generated|ram_block1a0, processor, 1
instance = comp, \alu_b_mux|y[30]~23 , alu_b_mux|y[30]~23, processor, 1
instance = comp, \alu_a_mux|y[30]~17 , alu_a_mux|y[30]~17, processor, 1
instance = comp, \alu_unit|O_out[30]~76 , alu_unit|O_out[30]~76, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[40] , register_file|regs_rtl_1_bypass[40], processor, 1
instance = comp, \alu_b_mux|y[29]~20 , alu_b_mux|y[29]~20, processor, 1
instance = comp, \alu_b_mux|y[29]~21 , alu_b_mux|y[29]~21, processor, 1
instance = comp, \alu_b_mux|y[28]~24 , alu_b_mux|y[28]~24, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[39] , register_file|regs_rtl_1_bypass[39], processor, 1
instance = comp, \alu_b_mux|y[28]~25 , alu_b_mux|y[28]~25, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[38] , register_file|regs_rtl_0_bypass[38], processor, 1
instance = comp, \register_file|r_data1[27]~29 , register_file|r_data1[27]~29, processor, 1
instance = comp, \alu_b_mux|y[27]~34 , alu_b_mux|y[27]~34, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[38] , register_file|regs_rtl_1_bypass[38], processor, 1
instance = comp, \alu_b_mux|y[27]~35 , alu_b_mux|y[27]~35, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[37] , register_file|regs_rtl_0_bypass[37], processor, 1
instance = comp, \register_file|r_data1[26]~30 , register_file|r_data1[26]~30, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[37] , register_file|regs_rtl_1_bypass[37], processor, 1
instance = comp, \alu_b_mux|y[26]~38 , alu_b_mux|y[26]~38, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[35] , register_file|regs_rtl_1_bypass[35], processor, 1
instance = comp, \alu_b_mux|y[24]~39 , alu_b_mux|y[24]~39, processor, 1
instance = comp, \alu_b_mux|y[24]~40 , alu_b_mux|y[24]~40, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[34] , register_file|regs_rtl_1_bypass[34], processor, 1
instance = comp, \alu_b_mux|y[23]~26 , alu_b_mux|y[23]~26, processor, 1
instance = comp, \alu_b_mux|y[23]~27 , alu_b_mux|y[23]~27, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[31] , register_file|regs_rtl_1_bypass[31], processor, 1
instance = comp, \alu_b_mux|y[20]~32 , alu_b_mux|y[20]~32, processor, 1
instance = comp, \alu_b_mux|y[20]~33 , alu_b_mux|y[20]~33, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[30] , register_file|regs_rtl_0_bypass[30], processor, 1
instance = comp, \register_file|r_data1[19]~11 , register_file|r_data1[19]~11, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[30] , register_file|regs_rtl_1_bypass[30], processor, 1
instance = comp, \alu_b_mux|y[19]~41 , alu_b_mux|y[19]~41, processor, 1
instance = comp, \alu_b_mux|y[19]~42 , alu_b_mux|y[19]~42, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[29] , register_file|regs_rtl_1_bypass[29], processor, 1
instance = comp, \alu_b_mux|y[18]~45 , alu_b_mux|y[18]~45, processor, 1
instance = comp, \alu_b_mux|y[18]~46 , alu_b_mux|y[18]~46, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[29] , register_file|regs_rtl_0_bypass[29], processor, 1
instance = comp, \register_file|r_data1[18]~15 , register_file|r_data1[18]~15, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[28] , register_file|regs_rtl_1_bypass[28], processor, 1
instance = comp, \alu_b_mux|y[17]~43 , alu_b_mux|y[17]~43, processor, 1
instance = comp, \alu_b_mux|y[17]~44 , alu_b_mux|y[17]~44, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[27] , register_file|regs_rtl_1_bypass[27], processor, 1
instance = comp, \alu_b_mux|y[16]~47 , alu_b_mux|y[16]~47, processor, 1
instance = comp, \alu_b_mux|y[16]~48 , alu_b_mux|y[16]~48, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[26] , register_file|regs_rtl_0_bypass[26], processor, 1
instance = comp, \alu_a_mux|y[15]~32 , alu_a_mux|y[15]~32, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[26] , register_file|regs_rtl_1_bypass[26], processor, 1
instance = comp, \alu_b_mux|y[15]~66 , alu_b_mux|y[15]~66, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[25] , register_file|regs_rtl_1_bypass[25], processor, 1
instance = comp, \alu_b_mux|y[14]~68 , alu_b_mux|y[14]~68, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[24] , register_file|regs_rtl_0_bypass[24], processor, 1
instance = comp, \alu_a_mux|y[13]~30 , alu_a_mux|y[13]~30, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[23] , register_file|regs_rtl_0_bypass[23], processor, 1
instance = comp, \alu_a_mux|y[12]~31 , alu_a_mux|y[12]~31, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[22] , register_file|regs_rtl_1_bypass[22], processor, 1
instance = comp, \alu_b_mux|y[11]~61 , alu_b_mux|y[11]~61, processor, 1
instance = comp, \alu_a_mux|y[10]~35 , alu_a_mux|y[10]~35, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[21] , register_file|regs_rtl_1_bypass[21], processor, 1
instance = comp, \alu_b_mux|y[10]~62 , alu_b_mux|y[10]~62, processor, 1
instance = comp, \alu_b_mux|y[9]~71 , alu_b_mux|y[9]~71, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[19] , register_file|regs_rtl_1_bypass[19], processor, 1
instance = comp, \alu_b_mux|y[8]~72 , alu_b_mux|y[8]~72, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[19] , register_file|regs_rtl_0_bypass[19], processor, 1
instance = comp, \alu_a_mux|y[8]~27 , alu_a_mux|y[8]~27, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[18] , register_file|regs_rtl_0_bypass[18], processor, 1
instance = comp, \alu_a_mux|y[7]~33 , alu_a_mux|y[7]~33, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[18] , register_file|regs_rtl_1_bypass[18], processor, 1
instance = comp, \alu_b_mux|y[7]~59 , alu_b_mux|y[7]~59, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[17] , register_file|regs_rtl_1_bypass[17], processor, 1
instance = comp, \alu_b_mux|y[6]~60 , alu_b_mux|y[6]~60, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[16]~feeder , register_file|regs_rtl_1_bypass[16]~feeder, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[16] , register_file|regs_rtl_1_bypass[16], processor, 1
instance = comp, \alu_b_mux|y[5]~70 , alu_b_mux|y[5]~70, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[15] , register_file|regs_rtl_1_bypass[15], processor, 1
instance = comp, \alu_b_mux|y[4]~65 , alu_b_mux|y[4]~65, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[11] , register_file|regs_rtl_1_bypass[11], processor, 1
instance = comp, \alu_b_mux|y[0]~51 , alu_b_mux|y[0]~51, processor, 1
instance = comp, \alu_unit|_~77 , alu_unit|_~77, processor, 1
instance = comp, \alu_unit|_~73 , alu_unit|_~73, processor, 1
instance = comp, \alu_unit|_~65 , alu_unit|_~65, processor, 1
instance = comp, \alu_unit|_~69 , alu_unit|_~69, processor, 1
instance = comp, \alu_unit|_~81 , alu_unit|_~81, processor, 1
instance = comp, \alu_unit|_~105 , alu_unit|_~105, processor, 1
instance = comp, \alu_unit|_~109 , alu_unit|_~109, processor, 1
instance = comp, \alu_unit|_~101 , alu_unit|_~101, processor, 1
instance = comp, \alu_unit|_~125 , alu_unit|_~125, processor, 1
instance = comp, \alu_unit|_~117 , alu_unit|_~117, processor, 1
instance = comp, \alu_unit|_~121 , alu_unit|_~121, processor, 1
instance = comp, \alu_unit|_~113 , alu_unit|_~113, processor, 1
instance = comp, \alu_unit|_~97 , alu_unit|_~97, processor, 1
instance = comp, \alu_unit|_~89 , alu_unit|_~89, processor, 1
instance = comp, \alu_unit|_~93 , alu_unit|_~93, processor, 1
instance = comp, \alu_unit|_~85 , alu_unit|_~85, processor, 1
instance = comp, \alu_unit|_~53 , alu_unit|_~53, processor, 1
instance = comp, \alu_unit|_~29 , alu_unit|_~29, processor, 1
instance = comp, \alu_unit|_~61 , alu_unit|_~61, processor, 1
instance = comp, \alu_unit|_~37 , alu_unit|_~37, processor, 1
instance = comp, \alu_unit|_~33 , alu_unit|_~33, processor, 1
instance = comp, \alu_unit|_~13 , alu_unit|_~13, processor, 1
instance = comp, \alu_unit|_~17 , alu_unit|_~17, processor, 1
instance = comp, \alu_unit|_~49 , alu_unit|_~49, processor, 1
instance = comp, \alu_unit|_~45 , alu_unit|_~45, processor, 1
instance = comp, \alu_unit|_~25 , alu_unit|_~25, processor, 1
instance = comp, \alu_unit|_~21 , alu_unit|_~21, processor, 1
instance = comp, \alu_unit|_~9 , alu_unit|_~9, processor, 1
instance = comp, \alu_unit|_~5 , alu_unit|_~5, processor, 1
instance = comp, \alu_unit|_~57 , alu_unit|_~57, processor, 1
instance = comp, \alu_unit|_~41 , alu_unit|_~41, processor, 1
instance = comp, \alu_b_mux|y[31]~18 , alu_b_mux|y[31]~18, processor, 1
instance = comp, \alu_a_mux|y[1]~7 , alu_a_mux|y[1]~7, processor, 1
instance = comp, \alu_a_mux|y[0]~9 , alu_a_mux|y[0]~9, processor, 1
instance = comp, \alu_a_mux|y[0]~10 , alu_a_mux|y[0]~10, processor, 1
instance = comp, \alu_a_mux|y[1]~8 , alu_a_mux|y[1]~8, processor, 1
instance = comp, \alu_unit|ShiftRight0~2 , alu_unit|ShiftRight0~2, processor, 1
instance = comp, \alu_unit|ShiftRight1~6 , alu_unit|ShiftRight1~6, processor, 1
instance = comp, \alu_unit|O_out[30]~72 , alu_unit|O_out[30]~72, processor, 1
instance = comp, \alu_unit|Mux64~3 , alu_unit|Mux64~3, processor, 1
instance = comp, \alu_unit|O_out[30]~28 , alu_unit|O_out[30]~28, processor, 1
instance = comp, \alu_unit|O_out[30]~29 , alu_unit|O_out[30]~29, processor, 1
instance = comp, \alu_unit|O_out[30]~25 , alu_unit|O_out[30]~25, processor, 1
instance = comp, \alu_unit|ShiftLeft0~35 , alu_unit|ShiftLeft0~35, processor, 1
instance = comp, \alu_unit|O_out[30]~26 , alu_unit|O_out[30]~26, processor, 1
instance = comp, \alu_unit|O_out[30]~23 , alu_unit|O_out[30]~23, processor, 1
instance = comp, \alu_unit|ShiftLeft0~17 , alu_unit|ShiftLeft0~17, processor, 1
instance = comp, \alu_a_mux|y[4]~12 , alu_a_mux|y[4]~12, processor, 1
instance = comp, \alu_a_mux|y[3]~13 , alu_a_mux|y[3]~13, processor, 1
instance = comp, \alu_unit|O_out[30]~22 , alu_unit|O_out[30]~22, processor, 1
instance = comp, \alu_unit|O_out[30]~73 , alu_unit|O_out[30]~73, processor, 1
instance = comp, \register_file|r_data2[15]~1 , register_file|r_data2[15]~1, processor, 1
instance = comp, \alu_b_mux|y[15]~0 , alu_b_mux|y[15]~0, processor, 1
instance = comp, \alu_unit|ShiftLeft0~19 , alu_unit|ShiftLeft0~19, processor, 1
instance = comp, \alu_unit|ShiftLeft0~22 , alu_unit|ShiftLeft0~22, processor, 1
instance = comp, \register_file|r_data2[11]~9 , register_file|r_data2[11]~9, processor, 1
instance = comp, \alu_b_mux|y[11]~8 , alu_b_mux|y[11]~8, processor, 1
instance = comp, \register_file|r_data2[13]~2 , register_file|r_data2[13]~2, processor, 1
instance = comp, \alu_b_mux|y[13]~1 , alu_b_mux|y[13]~1, processor, 1
instance = comp, \register_file|r_data2[12]~4 , register_file|r_data2[12]~4, processor, 1
instance = comp, \alu_b_mux|y[12]~3 , alu_b_mux|y[12]~3, processor, 1
instance = comp, \register_file|r_data2[14]~3 , register_file|r_data2[14]~3, processor, 1
instance = comp, \alu_b_mux|y[14]~2 , alu_b_mux|y[14]~2, processor, 1
instance = comp, \alu_unit|ShiftLeft0~18 , alu_unit|ShiftLeft0~18, processor, 1
instance = comp, \register_file|r_data2[6]~7 , register_file|r_data2[6]~7, processor, 1
instance = comp, \alu_b_mux|y[6]~6 , alu_b_mux|y[6]~6, processor, 1
instance = comp, \register_file|r_data2[5]~6 , register_file|r_data2[5]~6, processor, 1
instance = comp, \alu_b_mux|y[5]~5 , alu_b_mux|y[5]~5, processor, 1
instance = comp, \register_file|r_data2[4]~8 , register_file|r_data2[4]~8, processor, 1
instance = comp, \alu_b_mux|y[4]~7 , alu_b_mux|y[4]~7, processor, 1
instance = comp, \alu_unit|ShiftLeft0~21 , alu_unit|ShiftLeft0~21, processor, 1
instance = comp, \register_file|r_data2[8]~12 , register_file|r_data2[8]~12, processor, 1
instance = comp, \alu_b_mux|y[8]~11 , alu_b_mux|y[8]~11, processor, 1
instance = comp, \register_file|r_data2[7]~5 , register_file|r_data2[7]~5, processor, 1
instance = comp, \alu_b_mux|y[7]~4 , alu_b_mux|y[7]~4, processor, 1
instance = comp, \register_file|r_data2[10]~11 , register_file|r_data2[10]~11, processor, 1
instance = comp, \alu_b_mux|y[10]~10 , alu_b_mux|y[10]~10, processor, 1
instance = comp, \alu_unit|ShiftLeft0~20 , alu_unit|ShiftLeft0~20, processor, 1
instance = comp, \alu_unit|ShiftLeft0~42 , alu_unit|ShiftLeft0~42, processor, 1
instance = comp, \alu_unit|O_out[30]~74 , alu_unit|O_out[30]~74, processor, 1
instance = comp, \alu_unit|O_out[30]~75 , alu_unit|O_out[30]~75, processor, 1
instance = comp, \alu_unit|O_out[30]~77 , alu_unit|O_out[30]~77, processor, 1
instance = comp, \alu_a_mux|y[28]~11 , alu_a_mux|y[28]~11, processor, 1
instance = comp, \alu_unit|O_out[28]~31 , alu_unit|O_out[28]~31, processor, 1
instance = comp, \alu_unit|O_out[28]~133 , alu_unit|O_out[28]~133, processor, 1
instance = comp, \alu_unit|O_out[27]~5 , alu_unit|O_out[27]~5, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[42] , register_file|regs_rtl_0_bypass[42], processor, 1
instance = comp, \register_file|r_data1[31]~0 , register_file|r_data1[31]~0, processor, 1
instance = comp, \alu_a_mux|y[31]~0 , alu_a_mux|y[31]~0, processor, 1
instance = comp, \alu_unit|O_out[31]~6 , alu_unit|O_out[31]~6, processor, 1
instance = comp, \alu_unit|O_out[31]~1 , alu_unit|O_out[31]~1, processor, 1
instance = comp, \alu_unit|O_out[31]~132 , alu_unit|O_out[31]~132, processor, 1
instance = comp, \alu_unit|_~1 , alu_unit|_~1, processor, 1
instance = comp, \alu_unit|ShiftRight1~9 , alu_unit|ShiftRight1~9, processor, 1
instance = comp, \alu_unit|ShiftRight1~8 , alu_unit|ShiftRight1~8, processor, 1
instance = comp, \alu_unit|O_out[28]~21 , alu_unit|O_out[28]~21, processor, 1
instance = comp, \alu_unit|ShiftLeft0~31 , alu_unit|ShiftLeft0~31, processor, 1
instance = comp, \alu_unit|ShiftLeft0~30 , alu_unit|ShiftLeft0~30, processor, 1
instance = comp, \alu_unit|ShiftLeft0~27 , alu_unit|ShiftLeft0~27, processor, 1
instance = comp, \alu_unit|ShiftLeft0~24 , alu_unit|ShiftLeft0~24, processor, 1
instance = comp, \alu_unit|ShiftLeft0~26 , alu_unit|ShiftLeft0~26, processor, 1
instance = comp, \alu_unit|ShiftLeft0~25 , alu_unit|ShiftLeft0~25, processor, 1
instance = comp, \alu_unit|ShiftLeft0~28 , alu_unit|ShiftLeft0~28, processor, 1
instance = comp, \alu_unit|ShiftLeft0~29 , alu_unit|ShiftLeft0~29, processor, 1
instance = comp, \alu_unit|O_out[28]~24 , alu_unit|O_out[28]~24, processor, 1
instance = comp, \alu_unit|O_out[28]~27 , alu_unit|O_out[28]~27, processor, 1
instance = comp, \alu_unit|O_out[28]~30 , alu_unit|O_out[28]~30, processor, 1
instance = comp, \data_mem|Equal0~0 , data_mem|Equal0~0, processor, 1
instance = comp, \alu_unit|O_out[24]~8 , alu_unit|O_out[24]~8, processor, 1
instance = comp, \alu_unit|O_out[19]~11 , alu_unit|O_out[19]~11, processor, 1
instance = comp, \alu_unit|ShiftRight1~13 , alu_unit|ShiftRight1~13, processor, 1
instance = comp, \alu_unit|ShiftRight1~14 , alu_unit|ShiftRight1~14, processor, 1
instance = comp, \alu_unit|ShiftRight1~15 , alu_unit|ShiftRight1~15, processor, 1
instance = comp, \alu_unit|ShiftRight1~16 , alu_unit|ShiftRight1~16, processor, 1
instance = comp, \alu_unit|ShiftRight0~11 , alu_unit|ShiftRight0~11, processor, 1
instance = comp, \alu_unit|O_out[20]~61 , alu_unit|O_out[20]~61, processor, 1
instance = comp, \alu_unit|O_out[24]~14 , alu_unit|O_out[24]~14, processor, 1
instance = comp, \alu_unit|ShiftLeft0~40 , alu_unit|ShiftLeft0~40, processor, 1
instance = comp, \alu_unit|O_out[20]~60 , alu_unit|O_out[20]~60, processor, 1
instance = comp, \alu_unit|O_out[20]~62 , alu_unit|O_out[20]~62, processor, 1
instance = comp, \alu_unit|O_out[20]~63 , alu_unit|O_out[20]~63, processor, 1
instance = comp, \alu_unit|O_out[20]~64 , alu_unit|O_out[20]~64, processor, 1
instance = comp, \alu_unit|O_out[20]~65 , alu_unit|O_out[20]~65, processor, 1
instance = comp, \alu_a_mux|y[26]~15 , alu_a_mux|y[26]~15, processor, 1
instance = comp, \alu_unit|O_out[26]~42 , alu_unit|O_out[26]~42, processor, 1
instance = comp, \alu_unit|ShiftLeft0~36 , alu_unit|ShiftLeft0~36, processor, 1
instance = comp, \alu_unit|O_out[26]~38 , alu_unit|O_out[26]~38, processor, 1
instance = comp, \alu_unit|ShiftRight1~5 , alu_unit|ShiftRight1~5, processor, 1
instance = comp, \alu_unit|ShiftRight0~8 , alu_unit|ShiftRight0~8, processor, 1
instance = comp, \alu_unit|O_out[26]~39 , alu_unit|O_out[26]~39, processor, 1
instance = comp, \alu_unit|ShiftRight0~4 , alu_unit|ShiftRight0~4, processor, 1
instance = comp, \alu_unit|ShiftRight0~6 , alu_unit|ShiftRight0~6, processor, 1
instance = comp, \alu_unit|ShiftRight0~7 , alu_unit|ShiftRight0~7, processor, 1
instance = comp, \alu_unit|O_out[26]~40 , alu_unit|O_out[26]~40, processor, 1
instance = comp, \alu_unit|O_out[26]~41 , alu_unit|O_out[26]~41, processor, 1
instance = comp, \alu_unit|O_out[26]~43 , alu_unit|O_out[26]~43, processor, 1
instance = comp, \alu_unit|O_out[17]~57 , alu_unit|O_out[17]~57, processor, 1
instance = comp, \alu_unit|O_out[17]~58 , alu_unit|O_out[17]~58, processor, 1
instance = comp, \alu_unit|ShiftLeft0~12 , alu_unit|ShiftLeft0~12, processor, 1
instance = comp, \alu_unit|ShiftLeft0~13 , alu_unit|ShiftLeft0~13, processor, 1
instance = comp, \alu_unit|ShiftLeft0~11 , alu_unit|ShiftLeft0~11, processor, 1
instance = comp, \alu_unit|ShiftLeft0~14 , alu_unit|ShiftLeft0~14, processor, 1
instance = comp, \alu_unit|O_out[17]~49 , alu_unit|O_out[17]~49, processor, 1
instance = comp, \alu_unit|ShiftRight1~1 , alu_unit|ShiftRight1~1, processor, 1
instance = comp, \alu_unit|O_out[24]~53 , alu_unit|O_out[24]~53, processor, 1
instance = comp, \alu_unit|ShiftRight1~2 , alu_unit|ShiftRight1~2, processor, 1
instance = comp, \alu_unit|O_out[17]~54 , alu_unit|O_out[17]~54, processor, 1
instance = comp, \alu_unit|ShiftRight1~12 , alu_unit|ShiftRight1~12, processor, 1
instance = comp, \alu_unit|ShiftRight1~0 , alu_unit|ShiftRight1~0, processor, 1
instance = comp, \alu_unit|O_out[17]~50 , alu_unit|O_out[17]~50, processor, 1
instance = comp, \alu_unit|ShiftRight0~0 , alu_unit|ShiftRight0~0, processor, 1
instance = comp, \alu_unit|O_out[17]~51 , alu_unit|O_out[17]~51, processor, 1
instance = comp, \alu_unit|O_out[17]~52 , alu_unit|O_out[17]~52, processor, 1
instance = comp, \alu_unit|O_out[17]~55 , alu_unit|O_out[17]~55, processor, 1
instance = comp, \alu_unit|O_out[17]~56 , alu_unit|O_out[17]~56, processor, 1
instance = comp, \alu_unit|O_out[17]~59 , alu_unit|O_out[17]~59, processor, 1
instance = comp, \alu_unit|O_out[19]~69 , alu_unit|O_out[19]~69, processor, 1
instance = comp, \alu_unit|O_out[19]~70 , alu_unit|O_out[19]~70, processor, 1
instance = comp, \alu_unit|ShiftLeft0~41 , alu_unit|ShiftLeft0~41, processor, 1
instance = comp, \alu_unit|ShiftRight1~18 , alu_unit|ShiftRight1~18, processor, 1
instance = comp, \alu_unit|ShiftRight1~17 , alu_unit|ShiftRight1~17, processor, 1
instance = comp, \alu_unit|ShiftRight0~13 , alu_unit|ShiftRight0~13, processor, 1
instance = comp, \alu_unit|ShiftRight1~10 , alu_unit|ShiftRight1~10, processor, 1
instance = comp, \alu_unit|ShiftRight1~19 , alu_unit|ShiftRight1~19, processor, 1
instance = comp, \alu_unit|ShiftRight0~12 , alu_unit|ShiftRight0~12, processor, 1
instance = comp, \alu_unit|O_out[19]~67 , alu_unit|O_out[19]~67, processor, 1
instance = comp, \alu_unit|ShiftLeft0~8 , alu_unit|ShiftLeft0~8, processor, 1
instance = comp, \alu_unit|ShiftLeft0~1 , alu_unit|ShiftLeft0~1, processor, 1
instance = comp, \alu_unit|ShiftLeft0~0 , alu_unit|ShiftLeft0~0, processor, 1
instance = comp, \alu_unit|O_out[19]~66 , alu_unit|O_out[19]~66, processor, 1
instance = comp, \alu_unit|O_out[19]~68 , alu_unit|O_out[19]~68, processor, 1
instance = comp, \alu_unit|O_out[19]~71 , alu_unit|O_out[19]~71, processor, 1
instance = comp, \data_mem|Equal0~2 , data_mem|Equal0~2, processor, 1
instance = comp, \alu_unit|ShiftRight1~20 , alu_unit|ShiftRight1~20, processor, 1
instance = comp, \alu_unit|ShiftRight0~14 , alu_unit|ShiftRight0~14, processor, 1
instance = comp, \alu_unit|O_out[23]~79 , alu_unit|O_out[23]~79, processor, 1
instance = comp, \alu_unit|ShiftLeft0~43 , alu_unit|ShiftLeft0~43, processor, 1
instance = comp, \alu_unit|ShiftLeft0~6 , alu_unit|ShiftLeft0~6, processor, 1
instance = comp, \alu_unit|O_out[23]~78 , alu_unit|O_out[23]~78, processor, 1
instance = comp, \alu_unit|O_out[23]~80 , alu_unit|O_out[23]~80, processor, 1
instance = comp, \alu_unit|O_out[23]~212 , alu_unit|O_out[23]~212, processor, 1
instance = comp, \alu_a_mux|y[18]~22 , alu_a_mux|y[18]~22, processor, 1
instance = comp, \alu_unit|O_out[18]~105 , alu_unit|O_out[18]~105, processor, 1
instance = comp, \alu_unit|O_out[18]~104 , alu_unit|O_out[18]~104, processor, 1
instance = comp, \alu_unit|ShiftLeft0~48 , alu_unit|ShiftLeft0~48, processor, 1
instance = comp, \alu_unit|O_out[18]~98 , alu_unit|O_out[18]~98, processor, 1
instance = comp, \alu_unit|ShiftRight1~23 , alu_unit|ShiftRight1~23, processor, 1
instance = comp, \alu_unit|ShiftRight1~4 , alu_unit|ShiftRight1~4, processor, 1
instance = comp, \alu_unit|O_out[18]~99 , alu_unit|O_out[18]~99, processor, 1
instance = comp, \alu_unit|O_out[18]~100 , alu_unit|O_out[18]~100, processor, 1
instance = comp, \alu_unit|O_out[18]~101 , alu_unit|O_out[18]~101, processor, 1
instance = comp, \alu_unit|O_out[18]~102 , alu_unit|O_out[18]~102, processor, 1
instance = comp, \alu_unit|O_out[18]~103 , alu_unit|O_out[18]~103, processor, 1
instance = comp, \alu_unit|O_out[18]~106 , alu_unit|O_out[18]~106, processor, 1
instance = comp, \alu_a_mux|y[16]~20 , alu_a_mux|y[16]~20, processor, 1
instance = comp, \alu_unit|O_out[16]~89 , alu_unit|O_out[16]~89, processor, 1
instance = comp, \alu_unit|O_out[16]~90 , alu_unit|O_out[16]~90, processor, 1
instance = comp, \alu_a_mux|y[24]~19 , alu_a_mux|y[24]~19, processor, 1
instance = comp, \alu_unit|O_out[24]~85 , alu_unit|O_out[24]~85, processor, 1
instance = comp, \alu_unit|ShiftLeft0~44 , alu_unit|ShiftLeft0~44, processor, 1
instance = comp, \alu_unit|O_out[24]~82 , alu_unit|O_out[24]~82, processor, 1
instance = comp, \alu_unit|O_out[24]~83 , alu_unit|O_out[24]~83, processor, 1
instance = comp, \alu_unit|O_out[24]~81 , alu_unit|O_out[24]~81, processor, 1
instance = comp, \alu_unit|O_out[24]~84 , alu_unit|O_out[24]~84, processor, 1
instance = comp, \alu_unit|O_out[24]~134 , alu_unit|O_out[24]~134, processor, 1
instance = comp, \data_mem|Equal0~3 , data_mem|Equal0~3, processor, 1
instance = comp, \alu_a_mux|y[29]~21 , alu_a_mux|y[29]~21, processor, 1
instance = comp, \alu_unit|O_out[29]~96 , alu_unit|O_out[29]~96, processor, 1
instance = comp, \alu_unit|O_out[29]~92 , alu_unit|O_out[29]~92, processor, 1
instance = comp, \alu_unit|ShiftLeft0~37 , alu_unit|ShiftLeft0~37, processor, 1
instance = comp, \alu_unit|ShiftLeft0~10 , alu_unit|ShiftLeft0~10, processor, 1
instance = comp, \alu_unit|O_out[29]~93 , alu_unit|O_out[29]~93, processor, 1
instance = comp, \alu_unit|ShiftLeft0~15 , alu_unit|ShiftLeft0~15, processor, 1
instance = comp, \alu_unit|ShiftLeft0~47 , alu_unit|ShiftLeft0~47, processor, 1
instance = comp, \alu_unit|O_out[29]~94 , alu_unit|O_out[29]~94, processor, 1
instance = comp, \alu_unit|O_out[29]~95 , alu_unit|O_out[29]~95, processor, 1
instance = comp, \alu_unit|O_out[29]~97 , alu_unit|O_out[29]~97, processor, 1
instance = comp, \alu_unit|ShiftRight0~5 , alu_unit|ShiftRight0~5, processor, 1
instance = comp, \alu_unit|ShiftRight1~11 , alu_unit|ShiftRight1~11, processor, 1
instance = comp, \alu_unit|ShiftLeft0~7 , alu_unit|ShiftLeft0~7, processor, 1
instance = comp, \alu_unit|ShiftLeft0~33 , alu_unit|ShiftLeft0~33, processor, 1
instance = comp, \alu_unit|ShiftLeft0~32 , alu_unit|ShiftLeft0~32, processor, 1
instance = comp, \alu_unit|ShiftLeft0~34 , alu_unit|ShiftLeft0~34, processor, 1
instance = comp, \alu_unit|Mux36~0 , alu_unit|Mux36~0, processor, 1
instance = comp, \alu_a_mux|y[27]~14 , alu_a_mux|y[27]~14, processor, 1
instance = comp, \alu_unit|O_out[27]~34 , alu_unit|O_out[27]~34, processor, 1
instance = comp, \alu_unit|O_out[27]~35 , alu_unit|O_out[27]~35, processor, 1
instance = comp, \data_mem|Equal0~4 , data_mem|Equal0~4, processor, 1
instance = comp, \data_mem|stack_seg|Selector7~0 , data_mem|stack_seg|Selector7~0, processor, 1
instance = comp, \register_file|r_data2[0]~16 , register_file|r_data2[0]~16, processor, 1
instance = comp, \data_mem|stack_seg|Selector7~1 , data_mem|stack_seg|Selector7~1, processor, 1
instance = comp, \alu_unit|O_out[7]~160 , alu_unit|O_out[7]~160, processor, 1
instance = comp, \alu_unit|O_out[8]~152 , alu_unit|O_out[8]~152, processor, 1
instance = comp, \alu_unit|ShiftRight1~28 , alu_unit|ShiftRight1~28, processor, 1
instance = comp, \alu_unit|ShiftRight1~29 , alu_unit|ShiftRight1~29, processor, 1
instance = comp, \alu_unit|ShiftRight1~27 , alu_unit|ShiftRight1~27, processor, 1
instance = comp, \alu_unit|O_out[7]~161 , alu_unit|O_out[7]~161, processor, 1
instance = comp, \alu_unit|O_out[7]~162 , alu_unit|O_out[7]~162, processor, 1
instance = comp, \alu_unit|O_out[7]~163 , alu_unit|O_out[7]~163, processor, 1
instance = comp, \alu_unit|O_out[7]~204 , alu_unit|O_out[7]~204, processor, 1
instance = comp, \alu_unit|ShiftRight0~22 , alu_unit|ShiftRight0~22, processor, 1
instance = comp, \alu_unit|ShiftRight1~21 , alu_unit|ShiftRight1~21, processor, 1
instance = comp, \alu_unit|ShiftRight1~35 , alu_unit|ShiftRight1~35, processor, 1
instance = comp, \alu_unit|ShiftRight1~36 , alu_unit|ShiftRight1~36, processor, 1
instance = comp, \alu_unit|O_out[8]~188 , alu_unit|O_out[8]~188, processor, 1
instance = comp, \alu_unit|O_out[8]~189 , alu_unit|O_out[8]~189, processor, 1
instance = comp, \alu_unit|O_out[8]~190 , alu_unit|O_out[8]~190, processor, 1
instance = comp, \alu_unit|O_out[8]~191 , alu_unit|O_out[8]~191, processor, 1
instance = comp, \alu_unit|O_out[8]~192 , alu_unit|O_out[8]~192, processor, 1
instance = comp, \alu_unit|O_out[10]~184 , alu_unit|O_out[10]~184, processor, 1
instance = comp, \alu_unit|ShiftRight1~26 , alu_unit|ShiftRight1~26, processor, 1
instance = comp, \alu_unit|O_out[9]~181 , alu_unit|O_out[9]~181, processor, 1
instance = comp, \alu_unit|ShiftRight1~25 , alu_unit|ShiftRight1~25, processor, 1
instance = comp, \alu_unit|ShiftRight0~21 , alu_unit|ShiftRight0~21, processor, 1
instance = comp, \alu_unit|O_out[10]~185 , alu_unit|O_out[10]~185, processor, 1
instance = comp, \alu_unit|O_out[10]~186 , alu_unit|O_out[10]~186, processor, 1
instance = comp, \alu_unit|O_out[10]~187 , alu_unit|O_out[10]~187, processor, 1
instance = comp, \alu_unit|O_out[10]~196 , alu_unit|O_out[10]~196, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[36] , register_file|regs_rtl_1_bypass[36], processor, 1
instance = comp, \data_mem|stack_seg|Selector6~0 , data_mem|stack_seg|Selector6~0, processor, 1
instance = comp, \register_file|r_data2[1]~21 , register_file|r_data2[1]~21, processor, 1
instance = comp, \data_mem|stack_seg|Selector6~1 , data_mem|stack_seg|Selector6~1, processor, 1
instance = comp, \register_file|r_data2[2]~23 , register_file|r_data2[2]~23, processor, 1
instance = comp, \data_mem|stack_seg|Selector5~0 , data_mem|stack_seg|Selector5~0, processor, 1
instance = comp, \data_mem|stack_seg|Selector5~1 , data_mem|stack_seg|Selector5~1, processor, 1
instance = comp, \register_file|r_data2[3]~22 , register_file|r_data2[3]~22, processor, 1
instance = comp, \data_mem|stack_seg|Selector4~0 , data_mem|stack_seg|Selector4~0, processor, 1
instance = comp, \data_mem|stack_seg|Selector4~1 , data_mem|stack_seg|Selector4~1, processor, 1
instance = comp, \data_mem|stack_seg|Selector3~0 , data_mem|stack_seg|Selector3~0, processor, 1
instance = comp, \register_file|r_data2[4]~18 , register_file|r_data2[4]~18, processor, 1
instance = comp, \data_mem|stack_seg|Selector3~1 , data_mem|stack_seg|Selector3~1, processor, 1
instance = comp, \data_mem|stack_seg|Selector2~0 , data_mem|stack_seg|Selector2~0, processor, 1
instance = comp, \register_file|r_data2[5]~19 , register_file|r_data2[5]~19, processor, 1
instance = comp, \data_mem|stack_seg|Selector2~1 , data_mem|stack_seg|Selector2~1, processor, 1
instance = comp, \data_mem|stack_seg|Selector1~0 , data_mem|stack_seg|Selector1~0, processor, 1
instance = comp, \register_file|r_data2[6]~20 , register_file|r_data2[6]~20, processor, 1
instance = comp, \data_mem|stack_seg|Selector1~1 , data_mem|stack_seg|Selector1~1, processor, 1
instance = comp, \register_file|r_data2[7]~17 , register_file|r_data2[7]~17, processor, 1
instance = comp, \data_mem|stack_seg|Selector0~1 , data_mem|stack_seg|Selector0~1, processor, 1
instance = comp, \data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 , data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \data_mem|Selector1~1 , data_mem|Selector1~1, processor, 1
instance = comp, \data_mem|stack_seg|mem3~0 , data_mem|stack_seg|mem3~0, processor, 1
instance = comp, \data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 , data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \alu_unit|ShiftLeft0~16 , alu_unit|ShiftLeft0~16, processor, 1
instance = comp, \alu_unit|ShiftRight0~1 , alu_unit|ShiftRight0~1, processor, 1
instance = comp, \alu_unit|ShiftRight1~3 , alu_unit|ShiftRight1~3, processor, 1
instance = comp, \alu_unit|O_out[21]~13 , alu_unit|O_out[21]~13, processor, 1
instance = comp, \alu_unit|O_out[21]~12 , alu_unit|O_out[21]~12, processor, 1
instance = comp, \alu_unit|O_out[21]~15 , alu_unit|O_out[21]~15, processor, 1
instance = comp, \alu_unit|O_out[21]~216 , alu_unit|O_out[21]~216, processor, 1
instance = comp, \alu_unit|O_out[22]~19 , alu_unit|O_out[22]~19, processor, 1
instance = comp, \alu_unit|ShiftRight0~3 , alu_unit|ShiftRight0~3, processor, 1
instance = comp, \alu_unit|ShiftRight1~7 , alu_unit|ShiftRight1~7, processor, 1
instance = comp, \alu_unit|O_out[22]~17 , alu_unit|O_out[22]~17, processor, 1
instance = comp, \alu_unit|ShiftLeft0~23 , alu_unit|ShiftLeft0~23, processor, 1
instance = comp, \alu_unit|O_out[22]~16 , alu_unit|O_out[22]~16, processor, 1
instance = comp, \alu_unit|O_out[22]~18 , alu_unit|O_out[22]~18, processor, 1
instance = comp, \alu_unit|O_out[22]~20 , alu_unit|O_out[22]~20, processor, 1
instance = comp, \alu_unit|O_out[28]~32 , alu_unit|O_out[28]~32, processor, 1
instance = comp, \data_mem|Equal2~0 , data_mem|Equal2~0, processor, 1
instance = comp, \data_mem|Selector1~0 , data_mem|Selector1~0, processor, 1
instance = comp, \data_mem|Selector1~2 , data_mem|Selector1~2, processor, 1
instance = comp, \data_mem|stack_seg|Mux1~0 , data_mem|stack_seg|Mux1~0, processor, 1
instance = comp, \data_mem|data_seg|mem2~0 , data_mem|data_seg|mem2~0, processor, 1
instance = comp, \data_mem|stack_seg|write_data[16]~7 , data_mem|stack_seg|write_data[16]~7, processor, 1
instance = comp, \data_mem|stack_seg|write_data[16]~8 , data_mem|stack_seg|write_data[16]~8, processor, 1
instance = comp, \data_mem|stack_seg|write_data[17]~5 , data_mem|stack_seg|write_data[17]~5, processor, 1
instance = comp, \data_mem|stack_seg|write_data[17]~16 , data_mem|stack_seg|write_data[17]~16, processor, 1
instance = comp, \data_mem|stack_seg|write_data[18]~6 , data_mem|stack_seg|write_data[18]~6, processor, 1
instance = comp, \data_mem|stack_seg|write_data[18]~23 , data_mem|stack_seg|write_data[18]~23, processor, 1
instance = comp, \data_mem|stack_seg|write_data[19]~2 , data_mem|stack_seg|write_data[19]~2, processor, 1
instance = comp, \data_mem|stack_seg|write_data[19]~22 , data_mem|stack_seg|write_data[19]~22, processor, 1
instance = comp, \data_mem|stack_seg|write_data[20]~3 , data_mem|stack_seg|write_data[20]~3, processor, 1
instance = comp, \data_mem|stack_seg|write_data[20]~12 , data_mem|stack_seg|write_data[20]~12, processor, 1
instance = comp, \data_mem|stack_seg|write_data[21]~4 , data_mem|stack_seg|write_data[21]~4, processor, 1
instance = comp, \data_mem|stack_seg|write_data[21]~18 , data_mem|stack_seg|write_data[21]~18, processor, 1
instance = comp, \data_mem|stack_seg|write_data[22]~19 , data_mem|stack_seg|write_data[22]~19, processor, 1
instance = comp, \data_mem|stack_seg|write_data[23]~1 , data_mem|stack_seg|write_data[23]~1, processor, 1
instance = comp, \data_mem|stack_seg|write_data[23]~11 , data_mem|stack_seg|write_data[23]~11, processor, 1
instance = comp, \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 , data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \data_mem|Selector8~1 , data_mem|Selector8~1, processor, 1
instance = comp, \data_mem|stack_seg|mem2~0 , data_mem|stack_seg|mem2~0, processor, 1
instance = comp, \data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 , data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \data_mem|Selector8~0 , data_mem|Selector8~0, processor, 1
instance = comp, \load_ext|Mux0~5 , load_ext|Mux0~5, processor, 1
instance = comp, \load_ext|Mux23~0 , load_ext|Mux23~0, processor, 1
instance = comp, \write_data_mux_pc|y[30]~68 , write_data_mux_pc|y[30]~68, processor, 1
instance = comp, \register_file|r_data1[29]~14 , register_file|r_data1[29]~14, processor, 1
instance = comp, \pc|pc_out~20 , pc|pc_out~20, processor, 1
instance = comp, \pc|pc_out[29] , pc|pc_out[29], processor, 1
instance = comp, \data_mem|Selector2~1 , data_mem|Selector2~1, processor, 1
instance = comp, \data_mem|Selector2~0 , data_mem|Selector2~0, processor, 1
instance = comp, \data_mem|Selector2~2 , data_mem|Selector2~2, processor, 1
instance = comp, \write_data_mux_pc|y[29]~67 , write_data_mux_pc|y[29]~67, processor, 1
instance = comp, \register_file|r_data1[28]~28 , register_file|r_data1[28]~28, processor, 1
instance = comp, \pc|pc_out~22 , pc|pc_out~22, processor, 1
instance = comp, \pc|pc_out[28] , pc|pc_out[28], processor, 1
instance = comp, \data_mem|Selector3~0 , data_mem|Selector3~0, processor, 1
instance = comp, \data_mem|Selector3~1 , data_mem|Selector3~1, processor, 1
instance = comp, \data_mem|Selector3~2 , data_mem|Selector3~2, processor, 1
instance = comp, \write_data_mux_pc|y[28]~69 , write_data_mux_pc|y[28]~69, processor, 1
instance = comp, \register_file|r_data1[25]~8 , register_file|r_data1[25]~8, processor, 1
instance = comp, \branch_adder|Add0~73 , branch_adder|Add0~73, processor, 1
instance = comp, \branch_adder|Add0~101 , branch_adder|Add0~101, processor, 1
instance = comp, \branch_adder|Add0~93 , branch_adder|Add0~93, processor, 1
instance = comp, \pc|pc_out~28 , pc|pc_out~28, processor, 1
instance = comp, \pc|pc_out[25] , pc|pc_out[25], processor, 1
instance = comp, \branch_adder|Add0~97 , branch_adder|Add0~97, processor, 1
instance = comp, \pc|pc_out~29 , pc|pc_out~29, processor, 1
instance = comp, \pc|pc_out[26] , pc|pc_out[26], processor, 1
instance = comp, \pc|pc_out~27 , pc|pc_out~27, processor, 1
instance = comp, \pc|pc_out[27] , pc|pc_out[27], processor, 1
instance = comp, \data_mem|Selector4~0 , data_mem|Selector4~0, processor, 1
instance = comp, \write_data_mux_pc|y[27]~74 , write_data_mux_pc|y[27]~74, processor, 1
instance = comp, \register_file|r_data1[23]~13 , register_file|r_data1[23]~13, processor, 1
instance = comp, \alu_a_mux|y[23]~18 , alu_a_mux|y[23]~18, processor, 1
instance = comp, \alu_unit|O_out[23]~87 , alu_unit|O_out[23]~87, processor, 1
instance = comp, \alu_unit|O_out[24]~86 , alu_unit|O_out[24]~86, processor, 1
instance = comp, \data_mem|Equal2~2 , data_mem|Equal2~2, processor, 1
instance = comp, \data_mem|Equal1~0 , data_mem|Equal1~0, processor, 1
instance = comp, \data_mem|Selector5~0 , data_mem|Selector5~0, processor, 1
instance = comp, \write_data_mux_pc|y[26]~76 , write_data_mux_pc|y[26]~76, processor, 1
instance = comp, \alu_b_mux|y[21]~29 , alu_b_mux|y[21]~29, processor, 1
instance = comp, \alu_unit|O_out[22]~37 , alu_unit|O_out[22]~37, processor, 1
instance = comp, \data_mem|Equal0~1 , data_mem|Equal0~1, processor, 1
instance = comp, \data_mem|Equal0~5 , data_mem|Equal0~5, processor, 1
instance = comp, \data_mem|data_seg|mem3~0 , data_mem|data_seg|mem3~0, processor, 1
instance = comp, \data_mem|Selector6~0 , data_mem|Selector6~0, processor, 1
instance = comp, \write_data_mux_pc|y[25]~75 , write_data_mux_pc|y[25]~75, processor, 1
instance = comp, \register_file|r_data1[24]~17 , register_file|r_data1[24]~17, processor, 1
instance = comp, \pc|pc_out~30 , pc|pc_out~30, processor, 1
instance = comp, \pc|pc_out[24] , pc|pc_out[24], processor, 1
instance = comp, \data_mem|Selector7~0 , data_mem|Selector7~0, processor, 1
instance = comp, \write_data_mux_pc|y[24]~77 , write_data_mux_pc|y[24]~77, processor, 1
instance = comp, \register_file|r_data1[15]~18 , register_file|r_data1[15]~18, processor, 1
instance = comp, \register_file|r_data1[12]~23 , register_file|r_data1[12]~23, processor, 1
instance = comp, \pc_adder|Add0~37 , pc_adder|Add0~37, processor, 1
instance = comp, \pc_adder|Add0~57 , pc_adder|Add0~57, processor, 1
instance = comp, \pc|pc_out~12 , pc|pc_out~12, processor, 1
instance = comp, \pc|pc_out[9] , pc|pc_out[9], processor, 1
instance = comp, \pc_adder|Add0~17 , pc_adder|Add0~17, processor, 1
instance = comp, \pc_adder|Add0~33 , pc_adder|Add0~33, processor, 1
instance = comp, \pc_adder|Add0~1 , pc_adder|Add0~1, processor, 1
instance = comp, \pc_adder|Add0~21 , pc_adder|Add0~21, processor, 1
instance = comp, \pc_adder|Add0~5 , pc_adder|Add0~5, processor, 1
instance = comp, \pc_adder|Add0~13 , pc_adder|Add0~13, processor, 1
instance = comp, \branch_adder|Add0~29 , branch_adder|Add0~29, processor, 1
instance = comp, \branch_adder|Add0~13 , branch_adder|Add0~13, processor, 1
instance = comp, \branch_adder|Add0~21 , branch_adder|Add0~21, processor, 1
instance = comp, \branch_adder|Add0~5 , branch_adder|Add0~5, processor, 1
instance = comp, \branch_adder|Add0~25 , branch_adder|Add0~25, processor, 1
instance = comp, \branch_adder|Add0~9 , branch_adder|Add0~9, processor, 1
instance = comp, \branch_adder|Add0~17 , branch_adder|Add0~17, processor, 1
instance = comp, \branch_adder|Add0~33 , branch_adder|Add0~33, processor, 1
instance = comp, \branch_adder|Add0~1 , branch_adder|Add0~1, processor, 1
instance = comp, \branch_adder|Add0~37 , branch_adder|Add0~37, processor, 1
instance = comp, \branch_adder|Add0~57 , branch_adder|Add0~57, processor, 1
instance = comp, \pc|pc_out~19 , pc|pc_out~19, processor, 1
instance = comp, \pc|pc_out[12] , pc|pc_out[12], processor, 1
instance = comp, \pc_adder|Add0~49 , pc_adder|Add0~49, processor, 1
instance = comp, \branch_adder|Add0~49 , branch_adder|Add0~49, processor, 1
instance = comp, \register_file|r_data1[13]~24 , register_file|r_data1[13]~24, processor, 1
instance = comp, \pc|pc_out~17 , pc|pc_out~17, processor, 1
instance = comp, \pc|pc_out[13] , pc|pc_out[13], processor, 1
instance = comp, \pc_adder|Add0~53 , pc_adder|Add0~53, processor, 1
instance = comp, \register_file|r_data1[14]~25 , register_file|r_data1[14]~25, processor, 1
instance = comp, \branch_adder|Add0~53 , branch_adder|Add0~53, processor, 1
instance = comp, \pc|pc_out~18 , pc|pc_out~18, processor, 1
instance = comp, \pc|pc_out[14] , pc|pc_out[14], processor, 1
instance = comp, \pc_adder|Add0~45 , pc_adder|Add0~45, processor, 1
instance = comp, \branch_adder|Add0~45 , branch_adder|Add0~45, processor, 1
instance = comp, \pc|pc_out~16 , pc|pc_out~16, processor, 1
instance = comp, \pc|pc_out[15] , pc|pc_out[15], processor, 1
instance = comp, \pc_adder|Add0~117 , pc_adder|Add0~117, processor, 1
instance = comp, \pc_adder|Add0~109 , pc_adder|Add0~109, processor, 1
instance = comp, \pc_adder|Add0~113 , pc_adder|Add0~113, processor, 1
instance = comp, \pc_adder|Add0~105 , pc_adder|Add0~105, processor, 1
instance = comp, \pc_adder|Add0~85 , pc_adder|Add0~85, processor, 1
instance = comp, \branch_adder|Add0~81 , branch_adder|Add0~81, processor, 1
instance = comp, \pc|pc_out~23 , pc|pc_out~23, processor, 1
instance = comp, \pc|pc_out[23] , pc|pc_out[23], processor, 1
instance = comp, \alu_unit|O_out[23]~193 , alu_unit|O_out[23]~193, processor, 1
instance = comp, \data_mem|Selector8~2 , data_mem|Selector8~2, processor, 1
instance = comp, \write_data_mux_pc|y[23]~70 , write_data_mux_pc|y[23]~70, processor, 1
instance = comp, \register_file|r_data1[22]~7 , register_file|r_data1[22]~7, processor, 1
instance = comp, \pc|pc_out~25 , pc|pc_out~25, processor, 1
instance = comp, \pc|pc_out[22] , pc|pc_out[22], processor, 1
instance = comp, \data_mem|Selector9~0 , data_mem|Selector9~0, processor, 1
instance = comp, \alu_unit|O_out[22]~195 , alu_unit|O_out[22]~195, processor, 1
instance = comp, \write_data_mux_pc|y[22]~72 , write_data_mux_pc|y[22]~72, processor, 1
instance = comp, \register_file|r_data1[21]~6 , register_file|r_data1[21]~6, processor, 1
instance = comp, \alu_a_mux|y[21]~6 , alu_a_mux|y[21]~6, processor, 1
instance = comp, \alu_unit|O_out[21]~36 , alu_unit|O_out[21]~36, processor, 1
instance = comp, \alu_unit|O_out[21]~194 , alu_unit|O_out[21]~194, processor, 1
instance = comp, \data_mem|Selector10~0 , data_mem|Selector10~0, processor, 1
instance = comp, \write_data_mux_pc|y[21]~71 , write_data_mux_pc|y[21]~71, processor, 1
instance = comp, \register_file|r_data1[20]~10 , register_file|r_data1[20]~10, processor, 1
instance = comp, \pc|pc_out~26 , pc|pc_out~26, processor, 1
instance = comp, \pc|pc_out[20] , pc|pc_out[20], processor, 1
instance = comp, \data_mem|Selector11~0 , data_mem|Selector11~0, processor, 1
instance = comp, \write_data_mux_pc|y[20]~73 , write_data_mux_pc|y[20]~73, processor, 1
instance = comp, \data_mem|stack_seg|write_data[22]~0 , data_mem|stack_seg|write_data[22]~0, processor, 1
instance = comp, \alu_unit|LessThan1~0 , alu_unit|LessThan1~0, processor, 1
instance = comp, \alu_unit|LessThan1~2 , alu_unit|LessThan1~2, processor, 1
instance = comp, \alu_a_mux|y[25]~16 , alu_a_mux|y[25]~16, processor, 1
instance = comp, \alu_unit|LessThan1~1 , alu_unit|LessThan1~1, processor, 1
instance = comp, \alu_unit|LessThan1~3 , alu_unit|LessThan1~3, processor, 1
instance = comp, \alu_unit|Equal1~0 , alu_unit|Equal1~0, processor, 1
instance = comp, \alu_unit|Equal0~2 , alu_unit|Equal0~2, processor, 1
instance = comp, \register_file|r_data1[11]~27 , register_file|r_data1[11]~27, processor, 1
instance = comp, \alu_unit|Equal0~4 , alu_unit|Equal0~4, processor, 1
instance = comp, \alu_unit|Equal0~5 , alu_unit|Equal0~5, processor, 1
instance = comp, \register_file|r_data1[8]~26 , register_file|r_data1[8]~26, processor, 1
instance = comp, \register_file|r_data1[7]~21 , register_file|r_data1[7]~21, processor, 1
instance = comp, \register_file|r_data1[9]~22 , register_file|r_data1[9]~22, processor, 1
instance = comp, \register_file|r_data1[6]~20 , register_file|r_data1[6]~20, processor, 1
instance = comp, \alu_unit|Equal0~3 , alu_unit|Equal0~3, processor, 1
instance = comp, \alu_unit|Equal0~7 , alu_unit|Equal0~7, processor, 1
instance = comp, \alu_unit|Equal0~6 , alu_unit|Equal0~6, processor, 1
instance = comp, \alu_unit|Equal0~8 , alu_unit|Equal0~8, processor, 1
instance = comp, \alu_unit|Mux64~2 , alu_unit|Mux64~2, processor, 1
instance = comp, \alu_unit|Mux64~0 , alu_unit|Mux64~0, processor, 1
instance = comp, \alu_unit|Mux64~1 , alu_unit|Mux64~1, processor, 1
instance = comp, \alu_b_mux|y[9]~53 , alu_b_mux|y[9]~53, processor, 1
instance = comp, \alu_unit|LessThan1~15 , alu_unit|LessThan1~15, processor, 1
instance = comp, \alu_unit|LessThan1~14 , alu_unit|LessThan1~14, processor, 1
instance = comp, \alu_unit|Equal1~2 , alu_unit|Equal1~2, processor, 1
instance = comp, \alu_unit|LessThan1~13 , alu_unit|LessThan1~13, processor, 1
instance = comp, \alu_unit|LessThan1~12 , alu_unit|LessThan1~12, processor, 1
instance = comp, \alu_unit|Equal1~1 , alu_unit|Equal1~1, processor, 1
instance = comp, \alu_unit|LessThan1~6 , alu_unit|LessThan1~6, processor, 1
instance = comp, \alu_unit|LessThan1~5 , alu_unit|LessThan1~5, processor, 1
instance = comp, \alu_unit|LessThan1~8 , alu_unit|LessThan1~8, processor, 1
instance = comp, \alu_unit|LessThan1~10 , alu_unit|LessThan1~10, processor, 1
instance = comp, \alu_unit|LessThan1~9 , alu_unit|LessThan1~9, processor, 1
instance = comp, \alu_unit|LessThan1~7 , alu_unit|LessThan1~7, processor, 1
instance = comp, \alu_unit|LessThan1~11 , alu_unit|LessThan1~11, processor, 1
instance = comp, \alu_b_mux|y[15]~52 , alu_b_mux|y[15]~52, processor, 1
instance = comp, \alu_unit|LessThan1~4 , alu_unit|LessThan1~4, processor, 1
instance = comp, \alu_unit|LessThan1~20 , alu_unit|LessThan1~20, processor, 1
instance = comp, \alu_b_mux|y[0]~58 , alu_b_mux|y[0]~58, processor, 1
instance = comp, \alu_unit|LogicOut~0 , alu_unit|LogicOut~0, processor, 1
instance = comp, \alu_unit|LessThan1~21 , alu_unit|LessThan1~21, processor, 1
instance = comp, \alu_unit|LessThan1~19 , alu_unit|LessThan1~19, processor, 1
instance = comp, \alu_unit|Equal1~4 , alu_unit|Equal1~4, processor, 1
instance = comp, \alu_b_mux|y[3]~54 , alu_b_mux|y[3]~54, processor, 1
instance = comp, \alu_unit|LessThan1~48 , alu_unit|LessThan1~48, processor, 1
instance = comp, \alu_b_mux|y[13]~56 , alu_b_mux|y[13]~56, processor, 1
instance = comp, \alu_unit|LessThan1~17 , alu_unit|LessThan1~17, processor, 1
instance = comp, \alu_b_mux|y[14]~57 , alu_b_mux|y[14]~57, processor, 1
instance = comp, \alu_unit|LessThan1~18 , alu_unit|LessThan1~18, processor, 1
instance = comp, \alu_b_mux|y[12]~55 , alu_b_mux|y[12]~55, processor, 1
instance = comp, \alu_unit|LessThan1~16 , alu_unit|LessThan1~16, processor, 1
instance = comp, \alu_unit|Equal1~3 , alu_unit|Equal1~3, processor, 1
instance = comp, \alu_unit|Equal1~5 , alu_unit|Equal1~5, processor, 1
instance = comp, \branch_taken~1 , branch_taken~1, processor, 1
instance = comp, \pc_src[0]~0 , pc_src[0]~0, processor, 1
instance = comp, \pc|pc_out~31 , pc|pc_out~31, processor, 1
instance = comp, \pc|pc_out[19] , pc|pc_out[19], processor, 1
instance = comp, \data_mem|Selector12~0 , data_mem|Selector12~0, processor, 1
instance = comp, \write_data_mux_pc|y[19]~78 , write_data_mux_pc|y[19]~78, processor, 1
instance = comp, \register_file|r_data1[16]~19 , register_file|r_data1[16]~19, processor, 1
instance = comp, \branch_adder|Add0~117 , branch_adder|Add0~117, processor, 1
instance = comp, \pc|pc_out~34 , pc|pc_out~34, processor, 1
instance = comp, \pc|pc_out[16] , pc|pc_out[16], processor, 1
instance = comp, \branch_adder|Add0~109 , branch_adder|Add0~109, processor, 1
instance = comp, \pc|pc_out~33 , pc|pc_out~33, processor, 1
instance = comp, \pc|pc_out[18] , pc|pc_out[18], processor, 1
instance = comp, \data_mem|Selector13~0 , data_mem|Selector13~0, processor, 1
instance = comp, \write_data_mux_pc|y[18]~80 , write_data_mux_pc|y[18]~80, processor, 1
instance = comp, \register_file|r_data1[17]~9 , register_file|r_data1[17]~9, processor, 1
instance = comp, \pc|pc_out~32 , pc|pc_out~32, processor, 1
instance = comp, \pc|pc_out[17] , pc|pc_out[17], processor, 1
instance = comp, \data_mem|Selector14~0 , data_mem|Selector14~0, processor, 1
instance = comp, \write_data_mux_pc|y[17]~79 , write_data_mux_pc|y[17]~79, processor, 1
instance = comp, \register_file|r_data2[9]~10 , register_file|r_data2[9]~10, processor, 1
instance = comp, \alu_b_mux|y[9]~9 , alu_b_mux|y[9]~9, processor, 1
instance = comp, \alu_unit|ShiftLeft0~2 , alu_unit|ShiftLeft0~2, processor, 1
instance = comp, \alu_unit|ShiftLeft0~4 , alu_unit|ShiftLeft0~4, processor, 1
instance = comp, \alu_unit|ShiftLeft0~5 , alu_unit|ShiftLeft0~5, processor, 1
instance = comp, \alu_unit|ShiftLeft0~9 , alu_unit|ShiftLeft0~9, processor, 1
instance = comp, \alu_unit|O_out[31]~2 , alu_unit|O_out[31]~2, processor, 1
instance = comp, \alu_unit|O_out[31]~3 , alu_unit|O_out[31]~3, processor, 1
instance = comp, \alu_unit|O_out[31]~7 , alu_unit|O_out[31]~7, processor, 1
instance = comp, \data_mem|Selector0~0 , data_mem|Selector0~0, processor, 1
instance = comp, \data_mem|Selector0~1 , data_mem|Selector0~1, processor, 1
instance = comp, \data_mem|Selector0~2 , data_mem|Selector0~2, processor, 1
instance = comp, \branch_adder|Add0~41 , branch_adder|Add0~41, processor, 1
instance = comp, \pc|pc_out~15 , pc|pc_out~15, processor, 1
instance = comp, \pc|pc_out[31] , pc|pc_out[31], processor, 1
instance = comp, \pc_adder|Add0~41 , pc_adder|Add0~41, processor, 1
instance = comp, \write_data_mux_pc|y[31]~10 , write_data_mux_pc|y[31]~10, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[42] , register_file|regs_rtl_1_bypass[42], processor, 1
instance = comp, \data_mem|stack_seg|Selector0~0 , data_mem|stack_seg|Selector0~0, processor, 1
instance = comp, \alu_unit|O_out[24]~88 , alu_unit|O_out[24]~88, processor, 1
instance = comp, \alu_unit|ShiftRight1~22 , alu_unit|ShiftRight1~22, processor, 1
instance = comp, \alu_unit|ShiftLeft0~45 , alu_unit|ShiftLeft0~45, processor, 1
instance = comp, \alu_unit|ShiftLeft0~46 , alu_unit|ShiftLeft0~46, processor, 1
instance = comp, \alu_unit|Mux47~0 , alu_unit|Mux47~0, processor, 1
instance = comp, \alu_unit|O_out[16]~91 , alu_unit|O_out[16]~91, processor, 1
instance = comp, \data_mem|Selector15~0 , data_mem|Selector15~0, processor, 1
instance = comp, \write_data_mux_pc|y[16]~81 , write_data_mux_pc|y[16]~81, processor, 1
instance = comp, \alu_b_mux|y[25]~37 , alu_b_mux|y[25]~37, processor, 1
instance = comp, \alu_unit|ShiftRight0~10 , alu_unit|ShiftRight0~10, processor, 1
instance = comp, \alu_unit|ShiftRight0~9 , alu_unit|ShiftRight0~9, processor, 1
instance = comp, \alu_unit|O_out[25]~45 , alu_unit|O_out[25]~45, processor, 1
instance = comp, \alu_unit|O_out[25]~44 , alu_unit|O_out[25]~44, processor, 1
instance = comp, \alu_unit|ShiftLeft0~38 , alu_unit|ShiftLeft0~38, processor, 1
instance = comp, \alu_unit|O_out[25]~46 , alu_unit|O_out[25]~46, processor, 1
instance = comp, \alu_unit|O_out[25]~47 , alu_unit|O_out[25]~47, processor, 1
instance = comp, \alu_unit|O_out[25]~48 , alu_unit|O_out[25]~48, processor, 1
instance = comp, \data_mem|Equal2~1 , data_mem|Equal2~1, processor, 1
instance = comp, \CU|Decoder1~2 , CU|Decoder1~2, processor, 1
instance = comp, \data_mem|stack_seg|Mux2~0 , data_mem|stack_seg|Mux2~0, processor, 1
instance = comp, \data_mem|stack_seg|mem1~0 , data_mem|stack_seg|mem1~0, processor, 1
instance = comp, \data_mem|stack_seg|write_data[8]~9 , data_mem|stack_seg|write_data[8]~9, processor, 1
instance = comp, \data_mem|stack_seg|write_data[9]~17 , data_mem|stack_seg|write_data[9]~17, processor, 1
instance = comp, \data_mem|stack_seg|write_data[10]~21 , data_mem|stack_seg|write_data[10]~21, processor, 1
instance = comp, \data_mem|stack_seg|write_data[11]~20 , data_mem|stack_seg|write_data[11]~20, processor, 1
instance = comp, \data_mem|stack_seg|write_data[12]~13 , data_mem|stack_seg|write_data[12]~13, processor, 1
instance = comp, \data_mem|stack_seg|write_data[13]~14 , data_mem|stack_seg|write_data[13]~14, processor, 1
instance = comp, \data_mem|stack_seg|write_data[14]~15 , data_mem|stack_seg|write_data[14]~15, processor, 1
instance = comp, \data_mem|stack_seg|write_data[15]~10 , data_mem|stack_seg|write_data[15]~10, processor, 1
instance = comp, \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 , data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \load_ext|Mux0~0 , load_ext|Mux0~0, processor, 1
instance = comp, \data_mem|data_seg|mem0~0 , data_mem|data_seg|mem0~0, processor, 1
instance = comp, \data_mem|Equal0~6 , data_mem|Equal0~6, processor, 1
instance = comp, \data_mem|data_seg|mem1~0 , data_mem|data_seg|mem1~0, processor, 1
instance = comp, \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 , data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \load_ext|Mux0~1 , load_ext|Mux0~1, processor, 1
instance = comp, \load_ext|Mux0~2 , load_ext|Mux0~2, processor, 1
instance = comp, \write_data_mux_pc|y[15]~2 , write_data_mux_pc|y[15]~2, processor, 1
instance = comp, \alu_unit|O_out[15]~158 , alu_unit|O_out[15]~158, processor, 1
instance = comp, \alu_unit|ShiftRight0~18 , alu_unit|ShiftRight0~18, processor, 1
instance = comp, \alu_unit|ShiftRight1~38 , alu_unit|ShiftRight1~38, processor, 1
instance = comp, \alu_unit|ShiftRight0~19 , alu_unit|ShiftRight0~19, processor, 1
instance = comp, \alu_unit|Mux48~0 , alu_unit|Mux48~0, processor, 1
instance = comp, \alu_unit|O_out[15]~159 , alu_unit|O_out[15]~159, processor, 1
instance = comp, \write_data_mux_pc|y[15]~17 , write_data_mux_pc|y[15]~17, processor, 1
instance = comp, \write_data_mux_pc|y[15]~18 , write_data_mux_pc|y[15]~18, processor, 1
instance = comp, \write_data_mux_pc|y[15]~19 , write_data_mux_pc|y[15]~19, processor, 1
instance = comp, \alu_a_mux|y[14]~29 , alu_a_mux|y[14]~29, processor, 1
instance = comp, \CU|Selector8~0 , CU|Selector8~0, processor, 1
instance = comp, \write_data_mux_pc|y[12]~26 , write_data_mux_pc|y[12]~26, processor, 1
instance = comp, \write_data_mux_pc|y[14]~29 , write_data_mux_pc|y[14]~29, processor, 1
instance = comp, \write_data_mux_pc|y[14]~28 , write_data_mux_pc|y[14]~28, processor, 1
instance = comp, \write_data_mux_pc|y[14]~98 , write_data_mux_pc|y[14]~98, processor, 1
instance = comp, \write_data_mux_pc|y[14]~94 , write_data_mux_pc|y[14]~94, processor, 1
instance = comp, \write_data_mux_pc|y[12]~25 , write_data_mux_pc|y[12]~25, processor, 1
instance = comp, \write_data_mux_pc|y[8]~22 , write_data_mux_pc|y[8]~22, processor, 1
instance = comp, \data_mem|data_seg|mem0~1 , data_mem|data_seg|mem0~1, processor, 1
instance = comp, \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 , data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \data_mem|Selector24~2 , data_mem|Selector24~2, processor, 1
instance = comp, \data_mem|Selector24~3 , data_mem|Selector24~3, processor, 1
instance = comp, \data_mem|stack_seg|mem0~0 , data_mem|stack_seg|mem0~0, processor, 1
instance = comp, \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 , data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \data_mem|Selector24~4 , data_mem|Selector24~4, processor, 1
instance = comp, \load_ext|Mux0~8 , load_ext|Mux0~8, processor, 1
instance = comp, \data_mem|Selector17~0 , data_mem|Selector17~0, processor, 1
instance = comp, \data_mem|Selector17~1 , data_mem|Selector17~1, processor, 1
instance = comp, \write_data_mux_pc|y[14]~30 , write_data_mux_pc|y[14]~30, processor, 1
instance = comp, \write_data_mux_pc|y[14]~31 , write_data_mux_pc|y[14]~31, processor, 1
instance = comp, \write_data_mux_pc|y[14]~32 , write_data_mux_pc|y[14]~32, processor, 1
instance = comp, \alu_b_mux|y[13]~67 , alu_b_mux|y[13]~67, processor, 1
instance = comp, \write_data_mux_pc|y[13]~21 , write_data_mux_pc|y[13]~21, processor, 1
instance = comp, \alu_unit|ShiftRight1~30 , alu_unit|ShiftRight1~30, processor, 1
instance = comp, \write_data_mux_pc|y[13]~20 , write_data_mux_pc|y[13]~20, processor, 1
instance = comp, \write_data_mux_pc|y[13]~106 , write_data_mux_pc|y[13]~106, processor, 1
instance = comp, \write_data_mux_pc|y[13]~102 , write_data_mux_pc|y[13]~102, processor, 1
instance = comp, \data_mem|Selector18~0 , data_mem|Selector18~0, processor, 1
instance = comp, \data_mem|Selector18~1 , data_mem|Selector18~1, processor, 1
instance = comp, \write_data_mux_pc|y[13]~23 , write_data_mux_pc|y[13]~23, processor, 1
instance = comp, \write_data_mux_pc|y[13]~24 , write_data_mux_pc|y[13]~24, processor, 1
instance = comp, \write_data_mux_pc|y[13]~27 , write_data_mux_pc|y[13]~27, processor, 1
instance = comp, \alu_b_mux|y[12]~69 , alu_b_mux|y[12]~69, processor, 1
instance = comp, \write_data_mux_pc|y[12]~33 , write_data_mux_pc|y[12]~33, processor, 1
instance = comp, \write_data_mux_pc|y[12]~34 , write_data_mux_pc|y[12]~34, processor, 1
instance = comp, \write_data_mux_pc|y[12]~35 , write_data_mux_pc|y[12]~35, processor, 1
instance = comp, \write_data_mux_pc|y[12]~90 , write_data_mux_pc|y[12]~90, processor, 1
instance = comp, \data_mem|Selector19~0 , data_mem|Selector19~0, processor, 1
instance = comp, \data_mem|Selector19~1 , data_mem|Selector19~1, processor, 1
instance = comp, \write_data_mux_pc|y[12]~36 , write_data_mux_pc|y[12]~36, processor, 1
instance = comp, \write_data_mux_pc|y[12]~37 , write_data_mux_pc|y[12]~37, processor, 1
instance = comp, \write_data_mux_pc|y[12]~38 , write_data_mux_pc|y[12]~38, processor, 1
instance = comp, \alu_a_mux|y[11]~26 , alu_a_mux|y[11]~26, processor, 1
instance = comp, \alu_unit|O_out[11]~176 , alu_unit|O_out[11]~176, processor, 1
instance = comp, \alu_unit|ShiftRight0~16 , alu_unit|ShiftRight0~16, processor, 1
instance = comp, \alu_unit|O_out[3]~125 , alu_unit|O_out[3]~125, processor, 1
instance = comp, \alu_unit|ShiftRight1~39 , alu_unit|ShiftRight1~39, processor, 1
instance = comp, \alu_unit|ShiftRight1~40 , alu_unit|ShiftRight1~40, processor, 1
instance = comp, \alu_unit|ShiftRight0~15 , alu_unit|ShiftRight0~15, processor, 1
instance = comp, \alu_unit|ShiftRight0~20 , alu_unit|ShiftRight0~20, processor, 1
instance = comp, \alu_unit|Mux52~0 , alu_unit|Mux52~0, processor, 1
instance = comp, \alu_unit|O_out[11]~177 , alu_unit|O_out[11]~177, processor, 1
instance = comp, \alu_unit|O_out[11]~178 , alu_unit|O_out[11]~178, processor, 1
instance = comp, \data_mem|Selector20~0 , data_mem|Selector20~0, processor, 1
instance = comp, \write_data_mux_pc|y[11]~52 , write_data_mux_pc|y[11]~52, processor, 1
instance = comp, \write_data_mux_pc|y[11]~54 , write_data_mux_pc|y[11]~54, processor, 1
instance = comp, \alu_a_mux|y[9]~28 , alu_a_mux|y[9]~28, processor, 1
instance = comp, \alu_unit|O_out[9]~179 , alu_unit|O_out[9]~179, processor, 1
instance = comp, \alu_unit|ShiftRight1~31 , alu_unit|ShiftRight1~31, processor, 1
instance = comp, \alu_unit|ShiftRight0~17 , alu_unit|ShiftRight0~17, processor, 1
instance = comp, \alu_unit|O_out[9]~180 , alu_unit|O_out[9]~180, processor, 1
instance = comp, \alu_unit|O_out[9]~182 , alu_unit|O_out[9]~182, processor, 1
instance = comp, \alu_unit|O_out[9]~183 , alu_unit|O_out[9]~183, processor, 1
instance = comp, \alu_unit|O_out[9]~200 , alu_unit|O_out[9]~200, processor, 1
instance = comp, \data_mem|Selector22~0 , data_mem|Selector22~0, processor, 1
instance = comp, \write_data_mux_pc|y[9]~55 , write_data_mux_pc|y[9]~55, processor, 1
instance = comp, \write_data_mux_pc|y[9]~56 , write_data_mux_pc|y[9]~56, processor, 1
instance = comp, \alu_b_mux|y[1]~50 , alu_b_mux|y[1]~50, processor, 1
instance = comp, \alu_unit|O_out[3]~130 , alu_unit|O_out[3]~130, processor, 1
instance = comp, \data_mem|Selector24~0 , data_mem|Selector24~0, processor, 1
instance = comp, \data_mem|Equal2~3 , data_mem|Equal2~3, processor, 1
instance = comp, \data_mem|Selector24~1 , data_mem|Selector24~1, processor, 1
instance = comp, \load_ext|Mux0~4 , load_ext|Mux0~4, processor, 1
instance = comp, \load_ext|Mux0~7 , load_ext|Mux0~7, processor, 1
instance = comp, \data_mem|Selector23~0 , data_mem|Selector23~0, processor, 1
instance = comp, \write_data_mux_pc|y[8]~59 , write_data_mux_pc|y[8]~59, processor, 1
instance = comp, \write_data_mux_pc|y[8]~60 , write_data_mux_pc|y[8]~60, processor, 1
instance = comp, \register_file|r_data1[3]~4 , register_file|r_data1[3]~4, processor, 1
instance = comp, \alu_unit|Equal0~1 , alu_unit|Equal0~1, processor, 1
instance = comp, \alu_unit|O_out~142 , alu_unit|O_out~142, processor, 1
instance = comp, \alu_unit|ShiftRight1~34 , alu_unit|ShiftRight1~34, processor, 1
instance = comp, \alu_unit|ShiftRight1~33 , alu_unit|ShiftRight1~33, processor, 1
instance = comp, \alu_unit|ShiftRight1~37 , alu_unit|ShiftRight1~37, processor, 1
instance = comp, \alu_unit|O_out~143 , alu_unit|O_out~143, processor, 1
instance = comp, \alu_unit|Equal4~1 , alu_unit|Equal4~1, processor, 1
instance = comp, \alu_unit|O_out~141 , alu_unit|O_out~141, processor, 1
instance = comp, \alu_unit|O_out~144 , alu_unit|O_out~144, processor, 1
instance = comp, \alu_unit|O_out~145 , alu_unit|O_out~145, processor, 1
instance = comp, \alu_unit|O_out~146 , alu_unit|O_out~146, processor, 1
instance = comp, \alu_unit|O_out[0]~147 , alu_unit|O_out[0]~147, processor, 1
instance = comp, \alu_unit|O_out[0]~148 , alu_unit|O_out[0]~148, processor, 1
instance = comp, \alu_unit|LessThan1~39 , alu_unit|LessThan1~39, processor, 1
instance = comp, \alu_unit|LessThan1~44 , alu_unit|LessThan1~44, processor, 1
instance = comp, \alu_unit|LessThan1~38 , alu_unit|LessThan1~38, processor, 1
instance = comp, \alu_unit|LessThan1~40 , alu_unit|LessThan1~40, processor, 1
instance = comp, \alu_unit|LessThan1~45 , alu_unit|LessThan1~45, processor, 1
instance = comp, \alu_unit|LessThan1~41 , alu_unit|LessThan1~41, processor, 1
instance = comp, \alu_unit|LessThan1~43 , alu_unit|LessThan1~43, processor, 1
instance = comp, \alu_unit|LessThan1~42 , alu_unit|LessThan1~42, processor, 1
instance = comp, \alu_unit|LessThan1~46 , alu_unit|LessThan1~46, processor, 1
instance = comp, \alu_unit|LessThan1~31 , alu_unit|LessThan1~31, processor, 1
instance = comp, \alu_unit|LessThan1~24 , alu_unit|LessThan1~24, processor, 1
instance = comp, \alu_unit|LessThan1~25 , alu_unit|LessThan1~25, processor, 1
instance = comp, \alu_unit|LessThan1~26 , alu_unit|LessThan1~26, processor, 1
instance = comp, \alu_unit|LessThan1~28 , alu_unit|LessThan1~28, processor, 1
instance = comp, \alu_unit|LessThan1~27 , alu_unit|LessThan1~27, processor, 1
instance = comp, \alu_unit|LessThan1~29 , alu_unit|LessThan1~29, processor, 1
instance = comp, \alu_unit|Equal1~7 , alu_unit|Equal1~7, processor, 1
instance = comp, \alu_unit|LessThan1~22 , alu_unit|LessThan1~22, processor, 1
instance = comp, \alu_unit|LessThan1~23 , alu_unit|LessThan1~23, processor, 1
instance = comp, \alu_unit|LessThan1~30 , alu_unit|LessThan1~30, processor, 1
instance = comp, \alu_unit|Equal1~6 , alu_unit|Equal1~6, processor, 1
instance = comp, \alu_unit|LessThan1~35 , alu_unit|LessThan1~35, processor, 1
instance = comp, \alu_unit|LessThan1~36 , alu_unit|LessThan1~36, processor, 1
instance = comp, \alu_unit|LessThan1~33 , alu_unit|LessThan1~33, processor, 1
instance = comp, \alu_unit|LessThan1~34 , alu_unit|LessThan1~34, processor, 1
instance = comp, \alu_unit|LessThan1~32 , alu_unit|LessThan1~32, processor, 1
instance = comp, \alu_unit|Equal1~8 , alu_unit|Equal1~8, processor, 1
instance = comp, \alu_unit|LessThan1~37 , alu_unit|LessThan1~37, processor, 1
instance = comp, \alu_unit|LessThan1~47 , alu_unit|LessThan1~47, processor, 1
instance = comp, \alu_unit|O_out[0]~149 , alu_unit|O_out[0]~149, processor, 1
instance = comp, \load_ext|Mux0~6 , load_ext|Mux0~6, processor, 1
instance = comp, \write_data_mux_pc|y[0]~3 , write_data_mux_pc|y[0]~3, processor, 1
instance = comp, \write_data_mux_pc|y[7]~43 , write_data_mux_pc|y[7]~43, processor, 1
instance = comp, \write_data_mux_pc|y[7]~44 , write_data_mux_pc|y[7]~44, processor, 1
instance = comp, \write_data_mux_pc|y[0]~4 , write_data_mux_pc|y[0]~4, processor, 1
instance = comp, \write_data_mux_pc|y[7]~42 , write_data_mux_pc|y[7]~42, processor, 1
instance = comp, \write_data_mux_pc|y[7]~45 , write_data_mux_pc|y[7]~45, processor, 1
instance = comp, \alu_a_mux|y[6]~34 , alu_a_mux|y[6]~34, processor, 1
instance = comp, \alu_unit|O_out[19]~150 , alu_unit|O_out[19]~150, processor, 1
instance = comp, \alu_unit|O_out[6]~170 , alu_unit|O_out[6]~170, processor, 1
instance = comp, \alu_unit|ShiftRight1~24 , alu_unit|ShiftRight1~24, processor, 1
instance = comp, \alu_unit|O_out[6]~171 , alu_unit|O_out[6]~171, processor, 1
instance = comp, \alu_unit|O_out[6]~172 , alu_unit|O_out[6]~172, processor, 1
instance = comp, \alu_unit|O_out[6]~173 , alu_unit|O_out[6]~173, processor, 1
instance = comp, \alu_unit|O_out[6]~174 , alu_unit|O_out[6]~174, processor, 1
instance = comp, \alu_unit|O_out[6]~175 , alu_unit|O_out[6]~175, processor, 1
instance = comp, \write_data_mux_pc|y[3]~14 , write_data_mux_pc|y[3]~14, processor, 1
instance = comp, \write_data_mux_pc|y[3]~15 , write_data_mux_pc|y[3]~15, processor, 1
instance = comp, \write_data_mux_pc|y[3]~11 , write_data_mux_pc|y[3]~11, processor, 1
instance = comp, \write_data_mux_pc|y[3]~12 , write_data_mux_pc|y[3]~12, processor, 1
instance = comp, \serial_in[6]~input , serial_in[6]~input, processor, 1
instance = comp, \write_data_mux_pc|y[6]~48 , write_data_mux_pc|y[6]~48, processor, 1
instance = comp, \write_data_mux_pc|y[6]~82 , write_data_mux_pc|y[6]~82, processor, 1
instance = comp, \write_data_mux_pc|y[6]~49 , write_data_mux_pc|y[6]~49, processor, 1
instance = comp, \alu_a_mux|y[5]~25 , alu_a_mux|y[5]~25, processor, 1
instance = comp, \alu_unit|O_out[5]~164 , alu_unit|O_out[5]~164, processor, 1
instance = comp, \alu_unit|ShiftRight1~32 , alu_unit|ShiftRight1~32, processor, 1
instance = comp, \alu_unit|O_out[5]~165 , alu_unit|O_out[5]~165, processor, 1
instance = comp, \alu_unit|O_out[5]~166 , alu_unit|O_out[5]~166, processor, 1
instance = comp, \alu_unit|O_out[5]~167 , alu_unit|O_out[5]~167, processor, 1
instance = comp, \alu_unit|O_out[5]~168 , alu_unit|O_out[5]~168, processor, 1
instance = comp, \alu_unit|O_out[5]~169 , alu_unit|O_out[5]~169, processor, 1
instance = comp, \serial_in[5]~input , serial_in[5]~input, processor, 1
instance = comp, \write_data_mux_pc|y[5]~46 , write_data_mux_pc|y[5]~46, processor, 1
instance = comp, \write_data_mux_pc|y[5]~86 , write_data_mux_pc|y[5]~86, processor, 1
instance = comp, \write_data_mux_pc|y[5]~47 , write_data_mux_pc|y[5]~47, processor, 1
instance = comp, \register_file|r_data1[4]~1 , register_file|r_data1[4]~1, processor, 1
instance = comp, \alu_a_mux|y[4]~1 , alu_a_mux|y[4]~1, processor, 1
instance = comp, \alu_unit|O_out[4]~151 , alu_unit|O_out[4]~151, processor, 1
instance = comp, \alu_unit|O_out[4]~153 , alu_unit|O_out[4]~153, processor, 1
instance = comp, \alu_unit|O_out[4]~154 , alu_unit|O_out[4]~154, processor, 1
instance = comp, \alu_unit|O_out[4]~155 , alu_unit|O_out[4]~155, processor, 1
instance = comp, \alu_unit|O_out[4]~156 , alu_unit|O_out[4]~156, processor, 1
instance = comp, \alu_unit|O_out[4]~157 , alu_unit|O_out[4]~157, processor, 1
instance = comp, \serial_in[4]~input , serial_in[4]~input, processor, 1
instance = comp, \write_data_mux_pc|y[4]~13 , write_data_mux_pc|y[4]~13, processor, 1
instance = comp, \write_data_mux_pc|y[4]~110 , write_data_mux_pc|y[4]~110, processor, 1
instance = comp, \write_data_mux_pc|y[4]~16 , write_data_mux_pc|y[4]~16, processor, 1
instance = comp, \register_file|r_data2[3]~13 , register_file|r_data2[3]~13, processor, 1
instance = comp, \alu_b_mux|y[3]~12 , alu_b_mux|y[3]~12, processor, 1
instance = comp, \alu_unit|O_out[2]~119 , alu_unit|O_out[2]~119, processor, 1
instance = comp, \alu_unit|O_out[2]~118 , alu_unit|O_out[2]~118, processor, 1
instance = comp, \alu_unit|O_out[2]~114 , alu_unit|O_out[2]~114, processor, 1
instance = comp, \alu_unit|O_out[2]~111 , alu_unit|O_out[2]~111, processor, 1
instance = comp, \alu_unit|O_out[2]~108 , alu_unit|O_out[2]~108, processor, 1
instance = comp, \alu_a_mux|y[2]~23 , alu_a_mux|y[2]~23, processor, 1
instance = comp, \alu_a_mux|y[2]~24 , alu_a_mux|y[2]~24, processor, 1
instance = comp, \alu_unit|O_out[2]~107 , alu_unit|O_out[2]~107, processor, 1
instance = comp, \alu_unit|O_out[3]~124 , alu_unit|O_out[3]~124, processor, 1
instance = comp, \alu_unit|O_out[3]~126 , alu_unit|O_out[3]~126, processor, 1
instance = comp, \alu_unit|O_out[3]~127 , alu_unit|O_out[3]~127, processor, 1
instance = comp, \alu_unit|O_out[3]~128 , alu_unit|O_out[3]~128, processor, 1
instance = comp, \alu_unit|O_out[3]~131 , alu_unit|O_out[3]~131, processor, 1
instance = comp, \serial_in[3]~input , serial_in[3]~input, processor, 1
instance = comp, \write_data_mux_pc|y[3]~61 , write_data_mux_pc|y[3]~61, processor, 1
instance = comp, \write_data_mux_pc|y[3]~62 , write_data_mux_pc|y[3]~62, processor, 1
instance = comp, \write_data_mux_pc|y[3]~63 , write_data_mux_pc|y[3]~63, processor, 1
instance = comp, \register_file|r_data1[0]~3 , register_file|r_data1[0]~3, processor, 1
instance = comp, \alu_a_mux|y[0]~3 , alu_a_mux|y[0]~3, processor, 1
instance = comp, \alu_unit|ShiftLeft0~39 , alu_unit|ShiftLeft0~39, processor, 1
instance = comp, \alu_unit|O_out[1]~136 , alu_unit|O_out[1]~136, processor, 1
instance = comp, \alu_unit|O_out[1]~135 , alu_unit|O_out[1]~135, processor, 1
instance = comp, \alu_unit|O_out[1]~208 , alu_unit|O_out[1]~208, processor, 1
instance = comp, \alu_unit|O_out[1]~137 , alu_unit|O_out[1]~137, processor, 1
instance = comp, \alu_unit|O_out[1]~140 , alu_unit|O_out[1]~140, processor, 1
instance = comp, \pc|pc_out~3 , pc|pc_out~3, processor, 1
instance = comp, \pc|pc_out[1]~2 , pc|pc_out[1]~2, processor, 1
instance = comp, \pc|pc_out[1] , pc|pc_out[1], processor, 1
instance = comp, \serial_in[1]~input , serial_in[1]~input, processor, 1
instance = comp, \write_data_mux_pc|y[1]~39 , write_data_mux_pc|y[1]~39, processor, 1
instance = comp, \write_data_mux_pc|y[1]~40 , write_data_mux_pc|y[1]~40, processor, 1
instance = comp, \write_data_mux_pc|y[1]~41 , write_data_mux_pc|y[1]~41, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[12] , register_file|regs_rtl_0_bypass[12], processor, 1
instance = comp, \register_file|r_data1[1]~2 , register_file|r_data1[1]~2, processor, 1
instance = comp, \alu_a_mux|y[1]~2 , alu_a_mux|y[1]~2, processor, 1
instance = comp, \alu_unit|O_out[1]~138 , alu_unit|O_out[1]~138, processor, 1
instance = comp, \alu_unit|O_out[1]~139 , alu_unit|O_out[1]~139, processor, 1
instance = comp, \write_data_mux_pc|y[0]~6 , write_data_mux_pc|y[0]~6, processor, 1
instance = comp, \serial_valid_in~input , serial_valid_in~input, processor, 1
instance = comp, \serial_in[0]~input , serial_in[0]~input, processor, 1
instance = comp, \serial_ready_in~input , serial_ready_in~input, processor, 1
instance = comp, \data_mem|Selector31~0 , data_mem|Selector31~0, processor, 1
instance = comp, \data_mem|Selector31~1 , data_mem|Selector31~1, processor, 1
instance = comp, \pc|pc_out~1 , pc|pc_out~1, processor, 1
instance = comp, \pc|pc_out[0] , pc|pc_out[0], processor, 1
instance = comp, \write_data_mux_pc|y[0]~7 , write_data_mux_pc|y[0]~7, processor, 1
instance = comp, \write_data_mux_pc|y[0]~5 , write_data_mux_pc|y[0]~5, processor, 1
instance = comp, \load_ext|Mux7~0 , load_ext|Mux7~0, processor, 1
instance = comp, \write_data_mux_pc|y[0]~8 , write_data_mux_pc|y[0]~8, processor, 1
instance = comp, \register_file|r_data2[2]~15 , register_file|r_data2[2]~15, processor, 1
instance = comp, \alu_b_mux|y[2]~14 , alu_b_mux|y[2]~14, processor, 1
instance = comp, \alu_unit|O_out[2]~121 , alu_unit|O_out[2]~121, processor, 1
instance = comp, \alu_unit|O_out[2]~116 , alu_unit|O_out[2]~116, processor, 1
instance = comp, \alu_unit|O_out[3]~110 , alu_unit|O_out[3]~110, processor, 1
instance = comp, \alu_unit|O_out[2]~112 , alu_unit|O_out[2]~112, processor, 1
instance = comp, \alu_unit|O_out[3]~113 , alu_unit|O_out[3]~113, processor, 1
instance = comp, \alu_unit|O_out[2]~115 , alu_unit|O_out[2]~115, processor, 1
instance = comp, \alu_unit|O_out[2]~109 , alu_unit|O_out[2]~109, processor, 1
instance = comp, \alu_unit|O_out[2]~117 , alu_unit|O_out[2]~117, processor, 1
instance = comp, \alu_unit|O_out[2]~120 , alu_unit|O_out[2]~120, processor, 1
instance = comp, \alu_unit|O_out[2]~122 , alu_unit|O_out[2]~122, processor, 1
instance = comp, \data_mem|Selector21~0 , data_mem|Selector21~0, processor, 1
instance = comp, \serial_in[2]~input , serial_in[2]~input, processor, 1
instance = comp, \write_data_mux_pc|y[2]~64 , write_data_mux_pc|y[2]~64, processor, 1
instance = comp, \write_data_mux_pc|y[2]~65 , write_data_mux_pc|y[2]~65, processor, 1
instance = comp, \write_data_mux_pc|y[2]~66 , write_data_mux_pc|y[2]~66, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[13] , register_file|regs_rtl_0_bypass[13], processor, 1
instance = comp, \register_file|r_data1[2]~5 , register_file|r_data1[2]~5, processor, 1
instance = comp, \pc_mux|Mux29~0 , pc_mux|Mux29~0, processor, 1
instance = comp, \instruction_memory|rom~90 , instruction_memory|rom~90, processor, 1
instance = comp, \instruction_memory|rom~91 , instruction_memory|rom~91, processor, 1
instance = comp, \instruction_memory|rom~92 , instruction_memory|rom~92, processor, 1
instance = comp, \instruction_memory|rom~89 , instruction_memory|rom~89, processor, 1
instance = comp, \instruction_memory|rom~93 , instruction_memory|rom~93, processor, 1
instance = comp, \instruction_memory|rom~94 , instruction_memory|rom~94, processor, 1
instance = comp, \instruction_memory|rom~350 , instruction_memory|rom~350, processor, 1
instance = comp, \instruction_memory|rom~95 , instruction_memory|rom~95, processor, 1
instance = comp, \instruction_memory|rom~346 , instruction_memory|rom~346, processor, 1
instance = comp, \instruction_memory|rom~96 , instruction_memory|rom~96, processor, 1
instance = comp, \instruction_memory|out[27] , instruction_memory|out[27], processor, 1
instance = comp, \register_file|r_data1[5]~31 , register_file|r_data1[5]~31, processor, 1
instance = comp, \pc_mux|Mux26~0 , pc_mux|Mux26~0, processor, 1
instance = comp, \pc|pc_out~5 , pc|pc_out~5, processor, 1
instance = comp, \pc|pc_out[5] , pc|pc_out[5], processor, 1
instance = comp, \pc_adder|Add0~25 , pc_adder|Add0~25, processor, 1
instance = comp, \pc_mux|Mux25~0 , pc_mux|Mux25~0, processor, 1
instance = comp, \pc|pc_out~10 , pc|pc_out~10, processor, 1
instance = comp, \pc|pc_out[6] , pc|pc_out[6], processor, 1
instance = comp, \pc_adder|Add0~9 , pc_adder|Add0~9, processor, 1
instance = comp, \pc_mux|Mux24~0 , pc_mux|Mux24~0, processor, 1
instance = comp, \pc|pc_out~6 , pc|pc_out~6, processor, 1
instance = comp, \pc|pc_out[7] , pc|pc_out[7], processor, 1
instance = comp, \pc_mux|Mux23~0 , pc_mux|Mux23~0, processor, 1
instance = comp, \instruction_memory|rom~78 , instruction_memory|rom~78, processor, 1
instance = comp, \instruction_memory|rom~76 , instruction_memory|rom~76, processor, 1
instance = comp, \instruction_memory|rom~77 , instruction_memory|rom~77, processor, 1
instance = comp, \instruction_memory|rom~75 , instruction_memory|rom~75, processor, 1
instance = comp, \instruction_memory|rom~79 , instruction_memory|rom~79, processor, 1
instance = comp, \instruction_memory|rom~82 , instruction_memory|rom~82, processor, 1
instance = comp, \instruction_memory|rom~81 , instruction_memory|rom~81, processor, 1
instance = comp, \instruction_memory|rom~83 , instruction_memory|rom~83, processor, 1
instance = comp, \instruction_memory|rom~85 , instruction_memory|rom~85, processor, 1
instance = comp, \instruction_memory|rom~86 , instruction_memory|rom~86, processor, 1
instance = comp, \instruction_memory|rom~80 , instruction_memory|rom~80, processor, 1
instance = comp, \instruction_memory|rom~87 , instruction_memory|rom~87, processor, 1
instance = comp, \instruction_memory|rom~88 , instruction_memory|rom~88, processor, 1
instance = comp, \instruction_memory|out[26] , instruction_memory|out[26], processor, 1
instance = comp, \CU|Decoder0~0 , CU|Decoder0~0, processor, 1
instance = comp, \pc|pc_out[31]~0 , pc|pc_out[31]~0, processor, 1
instance = comp, \pc_mux|Mux28~0 , pc_mux|Mux28~0, processor, 1
instance = comp, \pc|pc_out~7 , pc|pc_out~7, processor, 1
instance = comp, \pc|pc_out[3] , pc|pc_out[3], processor, 1
instance = comp, \pc_mux|Mux27~0 , pc_mux|Mux27~0, processor, 1
instance = comp, \instruction_memory|rom~166 , instruction_memory|rom~166, processor, 1
instance = comp, \instruction_memory|rom~318 , instruction_memory|rom~318, processor, 1
instance = comp, \instruction_memory|rom~317 , instruction_memory|rom~317, processor, 1
instance = comp, \instruction_memory|rom~319 , instruction_memory|rom~319, processor, 1
instance = comp, \instruction_memory|rom~324 , instruction_memory|rom~324, processor, 1
instance = comp, \instruction_memory|rom~325 , instruction_memory|rom~325, processor, 1
instance = comp, \instruction_memory|rom~168 , instruction_memory|rom~168, processor, 1
instance = comp, \instruction_memory|rom~326 , instruction_memory|rom~326, processor, 1
instance = comp, \instruction_memory|rom~320 , instruction_memory|rom~320, processor, 1
instance = comp, \instruction_memory|rom~169 , instruction_memory|rom~169, processor, 1
instance = comp, \instruction_memory|out[31] , instruction_memory|out[31], processor, 1
instance = comp, \pc_mux|Mux22~0 , pc_mux|Mux22~0, processor, 1
instance = comp, \instruction_memory|rom~309 , instruction_memory|rom~309, processor, 1
instance = comp, \instruction_memory|rom~307 , instruction_memory|rom~307, processor, 1
instance = comp, \instruction_memory|rom~308 , instruction_memory|rom~308, processor, 1
instance = comp, \instruction_memory|rom~261 , instruction_memory|rom~261, processor, 1
instance = comp, \instruction_memory|rom~258 , instruction_memory|rom~258, processor, 1
instance = comp, \instruction_memory|rom~259 , instruction_memory|rom~259, processor, 1
instance = comp, \instruction_memory|rom~260 , instruction_memory|rom~260, processor, 1
instance = comp, \instruction_memory|rom~197 , instruction_memory|rom~197, processor, 1
instance = comp, \instruction_memory|rom~196 , instruction_memory|rom~196, processor, 1
instance = comp, \instruction_memory|rom~37 , instruction_memory|rom~37, processor, 1
instance = comp, \instruction_memory|rom~41 , instruction_memory|rom~41, processor, 1
instance = comp, \instruction_memory|out[5] , instruction_memory|out[5], processor, 1
instance = comp, \CU|Selector8~1 , CU|Selector8~1, processor, 1
instance = comp, \write_data_mux_pc|y[10]~57 , write_data_mux_pc|y[10]~57, processor, 1
instance = comp, \write_data_mux_pc|y[10]~58 , write_data_mux_pc|y[10]~58, processor, 1
instance = comp, \register_file|regs_rtl_0_bypass[21] , register_file|regs_rtl_0_bypass[21], processor, 1
instance = comp, \register_file|r_data1[10]~16 , register_file|r_data1[10]~16, processor, 1
instance = comp, \pc_mux|Mux21~0 , pc_mux|Mux21~0, processor, 1
instance = comp, \pc|pc_out~4 , pc|pc_out~4, processor, 1
instance = comp, \pc|pc_out[10] , pc|pc_out[10], processor, 1
instance = comp, \pc_mux|Mux20~0 , pc_mux|Mux20~0, processor, 1
instance = comp, \instruction_memory|rom~17 , instruction_memory|rom~17, processor, 1
instance = comp, \instruction_memory|rom~18 , instruction_memory|rom~18, processor, 1
instance = comp, \instruction_memory|rom~363 , instruction_memory|rom~363, processor, 1
instance = comp, \instruction_memory|rom~16 , instruction_memory|rom~16, processor, 1
instance = comp, \instruction_memory|rom~19 , instruction_memory|rom~19, processor, 1
instance = comp, \instruction_memory|rom~23 , instruction_memory|rom~23, processor, 1
instance = comp, \instruction_memory|rom~22 , instruction_memory|rom~22, processor, 1
instance = comp, \instruction_memory|out~4 , instruction_memory|out~4, processor, 1
instance = comp, \instruction_memory|rom~21 , instruction_memory|rom~21, processor, 1
instance = comp, \instruction_memory|out~5 , instruction_memory|out~5, processor, 1
instance = comp, \instruction_memory|out~6 , instruction_memory|out~6, processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[6] , register_file|regs_rtl_1_bypass[6], processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[9] , register_file|regs_rtl_1_bypass[9], processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[7] , register_file|regs_rtl_1_bypass[7], processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[5] , register_file|regs_rtl_1_bypass[5], processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[8] , register_file|regs_rtl_1_bypass[8], processor, 1
instance = comp, \register_file|regs_rtl_1_bypass[10] , register_file|regs_rtl_1_bypass[10], processor, 1
instance = comp, \register_file|regs~1 , register_file|regs~1, processor, 1
instance = comp, \register_file|r_data2[0]~0 , register_file|r_data2[0]~0, processor, 1
instance = comp, \data_mem|ser|sbyte[7]~0 , data_mem|ser|sbyte[7]~0, processor, 1
instance = comp, \data_mem|ser|sbyte[0] , data_mem|ser|sbyte[0], processor, 1
instance = comp, \data_mem|ser|sbyte[1] , data_mem|ser|sbyte[1], processor, 1
instance = comp, \data_mem|ser|sbyte[2] , data_mem|ser|sbyte[2], processor, 1
instance = comp, \data_mem|ser|sbyte[3] , data_mem|ser|sbyte[3], processor, 1
instance = comp, \data_mem|ser|sbyte[4] , data_mem|ser|sbyte[4], processor, 1
instance = comp, \data_mem|ser|sbyte[5] , data_mem|ser|sbyte[5], processor, 1
instance = comp, \data_mem|ser|sbyte[6] , data_mem|ser|sbyte[6], processor, 1
instance = comp, \data_mem|ser|sbyte[7] , data_mem|ser|sbyte[7], processor, 1
instance = comp, \data_mem|ser|sbyte~1 , data_mem|ser|sbyte~1, processor, 1
instance = comp, \data_mem|ser|write_en , data_mem|ser|write_en, processor, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, processor, 1
