`timescale 1ns / 1ps
`define CYCLE 10
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 01/26/2022 07:15:14 PM
// Design Name: 
// Module Name: test_CE
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module test_CE;
// Inputs
reg clk,reset,enable;
reg[15:0] img[0:35];
reg[15:0] fil[0:24];

// Outputs
wire [15:0] out;
wire[31:0] full_out,pout0,pout1,pout2,pout3;
wire valid;

Compute_Engine uut (
.out(out),
.Img00(img[0]),
.Img01(img[1]),
.Img02(img[2]),
.Img03(img[3]),
.Img04(img[4]),
.Img05(img[5]),
.Img10(img[6]),
.Img11(img[7]),
.Img12(img[8]),
.Img13(img[9]),
.Img14(img[10]),
.Img15(img[11]),
.Img20(img[12]),
.Img21(img[13]),
.Img22(img[14]),
.Img23(img[15]),
.Img24(img[16]),
.Img25(img[17]),
.Img30(img[18]),
.Img31(img[19]),
.Img32(img[20]),
.Img33(img[21]),
.Img34(img[22]),
.Img35(img[23]),
.Img40(img[24]),
.Img41(img[25]),
.Img42(img[26]),
.Img43(img[27]),
.Img44(img[28]),
.Img45(img[29]),
.Img50(img[30]),
.Img51(img[31]),
.Img52(img[32]),
.Img53(img[33]),
.Img54(img[34]),
.Img55(img[35]),
.wgt00(fil[0]),
.wgt01(fil[1]),
.wgt02(fil[2]),
.wgt03(fil[3]),
.wgt04(fil[4]),
.wgt10(fil[5]),
.wgt11(fil[6]),
.wgt12(fil[7]),
.wgt13(fil[8]),
.wgt14(fil[9]),
.wgt20(fil[10]),
.wgt21(fil[11]),
.wgt22(fil[12]),
.wgt23(fil[13]),
.wgt24(fil[14]),
.wgt30(fil[15]),
.wgt31(fil[16]),
.wgt32(fil[17]),
.wgt33(fil[18]),
.wgt34(fil[19]),
.wgt40(fil[20]),
.wgt41(fil[21]),
.wgt42(fil[22]),
.wgt43(fil[23]),
.wgt44(fil[24]),
.clock(clk),
.reset(reset),
.enable(enable)
);

initial
clk = 1'b0;

always
#(`CYCLE) clk = ~clk;

initial begin
img[0] =16'b1111001001101110;
img[1] =16'b1111001001101110;
img[2] =16'b1111001001101110;
img[3] =16'b1111001001101110;
img[4] =16'b1111001001101110;
img[5] =16'b1111001001101110;
img[6] =16'b1111001001101110;
img[7] =16'b1111001001101110;
img[8] =16'b1111001001101110;
img[9] =16'b1111001001101110;
img[10]=16'b1111001001101110;
img[11]=16'b1111001001101110;
img[12]=16'b1111001001101110;
img[13]=16'b1111001001101110;
img[14]=16'b1111001001101110;
img[15]=16'b1111001001101110;
img[16]=16'b1111001001101110;
img[17]=16'b1111001001101110;
img[18]=16'b1111001001101110;
img[19]=16'b1111001001101110;
img[20]=16'b1111001001101110;
img[21]=16'b1111001001101110;
img[22]=16'b1111001001101110;
img[23]=16'b1111001001101110;
img[24]=16'b1111001001101110;
img[25]=16'b1111001001101110;
img[26]=16'b1111001001101110;
img[27]=16'b1111001001101110;
img[28]=16'b1111001001101110;
img[29]=16'b1111001001101110;
img[30]=16'b1111001001101110;
img[31]=16'b1111001001101110;
img[32]=16'b1111001001101110;
img[33]=16'b1111001001101110;
img[34]=16'b1111001001101110;
img[35]=16'b1111001001101110;

fil[0] =16'b1111000110100101;
fil[1] =16'b1101111011001100;
fil[2] =16'b1101000011111010;
fil[3] =16'b1101011010101010;
fil[4] =16'b1110011000110010;
fil[5] =16'b0001100111110110;
fil[6] =16'b0000001111001011;
fil[7] =16'b0001101100001110;
fil[8] =16'b1111100010111111;
fil[9] =16'b1111100011000000;
fil[10]=16'b0001100111011011;
fil[11]=16'b0011110000011001;
fil[12]=16'b0011011100001100;
fil[13]=16'b0001010101100010;
fil[14]=16'b0001101101101001;
fil[15]=16'b1110101110001100;
fil[16]=16'b0000001001001101;
fil[17]=16'b0001100101010010;
fil[18]=16'b0010011001100101;
fil[19]=16'b0001101111110101;
fil[20]=16'b1111100101011001;
fil[21]=16'b1100010111000110;
fil[22]=16'b1100111110010010;
fil[23]=16'b1110101111111011;
fil[24]=16'b1110001001101110;

#(`CYCLE*200);
$finish;
end

endmodule
