FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==x
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==xxxx
FFex_insn[7:4]==xxxx
FFex_insn[11:8]==xxxx
FFex_insn[15:12]==xxxx
FFex_insn[19:16]==xxxx
FFex_insn[23:20]==xxxx
FFex_insn[27:24]==xxxx
FFex_insn[31:28]==xxxx
BFrst==0
FFwb_insn[3:0]==xxxx
FFwb_insn[7:4]==xxxx
FFwb_insn[11:8]==xxxx
FFwb_insn[15:12]==xxxx
FFwb_insn[19:16]==xxxx
FFwb_insn[23:20]==xxxx
FFwb_insn[27:24]==xxxx
FFwb_insn[31:28]==xxxx
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_i
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFdcpu_dat_i==id_pc
TFdcpu_dat_i==operand_a
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==rf_dataw
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_i==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==eear
TFdcpu_adr_o==epcr
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==id_pc
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFdcpu_dat_o==spr_dat_npc
TFeear==epcr
TFeear==id_pc
TFeear==operand_a
TFeear==operand_b
TFeear==rf_dataw
TFeear==spr_dat_cpu
TFeear==spr_dat_npc
TFepcr==id_pc
TFepcr==operand_a
TFepcr==operand_b
TFepcr==rf_dataw
TFepcr==spr_dat_cpu
TFepcr==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~94355489
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFid_pc==spr_dat_npc
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~2416893919
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1010
FFex_insn[19:16]==1111
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==1010
ZFid_insn~~-2421121024
BFrst==1
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1010
FFex_insn[19:16]==1111
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1010
FFex_insn[19:16]==1111
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1010
FFex_insn[19:16]==1111
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1010
FFex_insn[19:16]==1111
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1010
FFex_insn[19:16]==1111
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1010
FFex_insn[19:16]==1111
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1010
FFex_insn[19:16]==1111
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1010
FFex_insn[19:16]==1111
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1010
FFex_insn[19:16]==1111
FFex_insn[23:20]==1110
FFex_insn[27:24]==1001
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~3356309504
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1010
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1010
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1010
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1010
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1010
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1010
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1010
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1010
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1010
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1010
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0111
FFex_insn[19:16]==1101
FFex_insn[23:20]==1010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~-2645364736
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0111
FFex_insn[19:16]==1101
FFex_insn[23:20]==1010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0111
FFex_insn[19:16]==1101
FFex_insn[23:20]==1010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0111
FFex_insn[19:16]==1101
FFex_insn[23:20]==1010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0111
FFex_insn[19:16]==1101
FFex_insn[23:20]==1010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0111
FFex_insn[19:16]==1101
FFex_insn[23:20]==1010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0111
FFex_insn[19:16]==1101
FFex_insn[23:20]==1010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0111
FFex_insn[19:16]==1101
FFex_insn[23:20]==1010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
TFesr==to_sr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0111
FFex_insn[19:16]==1101
FFex_insn[23:20]==1010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0111
FFex_insn[19:16]==1101
FFex_insn[23:20]==1010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFesr==sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0110
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~-788555776
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==1101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0110
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==1101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0110
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==1101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0110
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==1101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0110
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==1101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0110
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==1101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0110
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==1101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0110
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==1101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0110
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==1101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0110
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==1101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0110
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==1101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0110
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0100
FFex_insn[31:28]==0100
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0111
FFwb_insn[19:16]==1101
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~-12517376
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0110
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0100
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0110
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0100
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0110
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0100
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0110
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0100
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0110
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0100
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0110
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0100
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0110
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0100
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0110
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0100
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0110
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0100
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0101
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0110
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0100
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~3470727172
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0101
FFwb_insn[31:28]==0001
TFdcpu_adr_o==id_pc
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_adr_o==spr_dat_npc
TFid_pc==operand_a
TFid_pc==operand_b
TFid_pc==rf_dataw
TFid_pc==spr_dat_cpu
TFid_pc==spr_dat_npc
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_a==spr_dat_npc
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFoperand_b==spr_dat_npc
TFrf_dataw==spr_dat_cpu
TFrf_dataw==spr_dat_npc
TFspr_dat_cpu==spr_dat_npc
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~-985667587
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==1000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~396367888
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~538961907
BFrst==x
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0001
FFex_insn[7:4]==0001
FFex_insn[11:8]==1000
FFex_insn[15:12]==0001
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1100
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFdcpu_adr_o==operand_a
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0001
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0001
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1100
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0000
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0000
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0001
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0001
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0010
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~4194304
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0010
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0110
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0110
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1010
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~2097152
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1010
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~-3418308580
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~2415935456
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0010
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~-2397061089
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0010
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1111
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~2416582625
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1111
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1111
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1111
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1111
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1111
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1111
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1111
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1111
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1111
FFex_insn[7:4]==0001
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0010
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1110
FFex_insn[19:16]==1010
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==1010
ZFid_insn~~-2372575232
BFrst==0
FFwb_insn[3:0]==1111
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFeear==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1110
FFex_insn[19:16]==1010
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1111
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFeear==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1110
FFex_insn[19:16]==1010
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1111
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFeear==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1110
FFex_insn[19:16]==1010
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1111
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFeear==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1110
FFex_insn[19:16]==1010
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1111
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFeear==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1110
FFex_insn[19:16]==1010
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1111
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFeear==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1110
FFex_insn[19:16]==1010
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1111
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1110
FFex_insn[19:16]==1010
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1111
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1110
FFex_insn[19:16]==1010
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1111
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1110
FFex_insn[19:16]==1010
FFex_insn[23:20]==0100
FFex_insn[27:24]==1001
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1111
FFwb_insn[7:4]==0001
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~3357478912
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1110
FFwb_insn[19:16]==1010
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1110
FFwb_insn[19:16]==1010
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1110
FFwb_insn[19:16]==1010
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1110
FFwb_insn[19:16]==1010
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1110
FFwb_insn[19:16]==1010
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1110
FFwb_insn[19:16]==1010
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1110
FFwb_insn[19:16]==1010
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1110
FFwb_insn[19:16]==1010
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1110
FFwb_insn[19:16]==1010
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1110
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1110
FFwb_insn[19:16]==1010
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1001
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0101
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~-266356680
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0101
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0101
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0101
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0101
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0101
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0101
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0101
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0101
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0101
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1110
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0011
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1111
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~-731842616
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0011
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1111
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0011
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1111
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0011
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1111
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0011
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1111
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0011
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1111
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0011
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1111
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0011
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1111
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0011
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1111
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0011
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1111
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0011
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1111
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0011
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1111
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0011
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1111
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0011
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1111
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0011
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1111
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0011
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1111
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0011
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1111
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFeear==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1000
FFex_insn[7:4]==0011
FFex_insn[11:8]==1000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1111
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_dat_i==eear
TFdcpu_dat_i==epcr
TFeear==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~-2373926844
BFrst==x
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0011
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0011
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0011
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0011
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0011
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0011
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0011
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1000
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==1000
FFwb_insn[7:4]==0011
FFwb_insn[11:8]==1000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==rf_dataw
TFoperand_a==rf_dataw
TFdcpu_dat_o==eear
TFdcpu_dat_o==epcr
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFeear==epcr
TFeear==operand_b
TFeear==spr_dat_cpu
TFepcr==operand_b
TFepcr==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~2417475516
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1000
FFwb_insn[31:28]==1010
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1000
FFex_insn[19:16]==1000
FFex_insn[23:20]==0001
FFex_insn[27:24]==1011
FFex_insn[31:28]==1010
ZFid_insn~~-2413281211
BFrst==1
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1000
FFex_insn[19:16]==1000
FFex_insn[23:20]==0001
FFex_insn[27:24]==1011
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1000
FFex_insn[19:16]==1000
FFex_insn[23:20]==0001
FFex_insn[27:24]==1011
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1000
FFex_insn[19:16]==1000
FFex_insn[23:20]==0001
FFex_insn[27:24]==1011
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1000
FFex_insn[19:16]==1000
FFex_insn[23:20]==0001
FFex_insn[27:24]==1011
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1000
FFex_insn[19:16]==1000
FFex_insn[23:20]==0001
FFex_insn[27:24]==1011
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1000
FFex_insn[19:16]==1000
FFex_insn[23:20]==0001
FFex_insn[27:24]==1011
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1000
FFex_insn[19:16]==1000
FFex_insn[23:20]==0001
FFex_insn[27:24]==1011
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1000
FFex_insn[19:16]==1000
FFex_insn[23:20]==0001
FFex_insn[27:24]==1011
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1000
FFex_insn[19:16]==1000
FFex_insn[23:20]==0001
FFex_insn[27:24]==1011
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0101
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~2417597147
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1000
FFwb_insn[19:16]==1000
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0101
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1000
FFwb_insn[19:16]==1000
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0101
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1000
FFwb_insn[19:16]==1000
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0101
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1000
FFwb_insn[19:16]==1000
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0101
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1000
FFwb_insn[19:16]==1000
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0101
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1000
FFwb_insn[19:16]==1000
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0101
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1000
FFwb_insn[19:16]==1000
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0101
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1000
FFwb_insn[19:16]==1000
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0101
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1000
FFwb_insn[19:16]==1000
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0101
FFex_insn[7:4]==0100
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1000
FFwb_insn[19:16]==1000
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==1010
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0010
FFex_insn[11:8]==1011
FFex_insn[15:12]==0101
FFex_insn[19:16]==1010
FFex_insn[23:20]==0101
FFex_insn[27:24]==1011
FFex_insn[31:28]==1010
ZFid_insn~~-2413435680
BFrst==1
FFwb_insn[3:0]==0101
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0010
FFex_insn[11:8]==1011
FFex_insn[15:12]==0101
FFex_insn[19:16]==1010
FFex_insn[23:20]==0101
FFex_insn[27:24]==1011
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0101
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0010
FFex_insn[11:8]==1011
FFex_insn[15:12]==0101
FFex_insn[19:16]==1010
FFex_insn[23:20]==0101
FFex_insn[27:24]==1011
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0101
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0010
FFex_insn[11:8]==1011
FFex_insn[15:12]==0101
FFex_insn[19:16]==1010
FFex_insn[23:20]==0101
FFex_insn[27:24]==1011
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0101
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0010
FFex_insn[11:8]==1011
FFex_insn[15:12]==0101
FFex_insn[19:16]==1010
FFex_insn[23:20]==0101
FFex_insn[27:24]==1011
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0101
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0010
FFex_insn[11:8]==1011
FFex_insn[15:12]==0101
FFex_insn[19:16]==1010
FFex_insn[23:20]==0101
FFex_insn[27:24]==1011
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0101
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0010
FFex_insn[11:8]==1011
FFex_insn[15:12]==0101
FFex_insn[19:16]==1010
FFex_insn[23:20]==0101
FFex_insn[27:24]==1011
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0101
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0010
FFex_insn[11:8]==1011
FFex_insn[15:12]==0101
FFex_insn[19:16]==1010
FFex_insn[23:20]==0101
FFex_insn[27:24]==1011
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0101
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0010
FFex_insn[11:8]==1011
FFex_insn[15:12]==0101
FFex_insn[19:16]==1010
FFex_insn[23:20]==0101
FFex_insn[27:24]==1011
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0101
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0010
FFex_insn[11:8]==1011
FFex_insn[15:12]==0101
FFex_insn[19:16]==1010
FFex_insn[23:20]==0101
FFex_insn[27:24]==1011
FFex_insn[31:28]==1010
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0101
FFwb_insn[7:4]==0100
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~3357310976
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==1011
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1010
FFwb_insn[23:20]==0101
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==1011
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1010
FFwb_insn[23:20]==0101
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==1011
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1010
FFwb_insn[23:20]==0101
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==1011
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1010
FFwb_insn[23:20]==0101
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==1011
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1010
FFwb_insn[23:20]==0101
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==1011
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1010
FFwb_insn[23:20]==0101
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==1011
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1010
FFwb_insn[23:20]==0101
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==1011
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1010
FFwb_insn[23:20]==0101
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==1011
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1010
FFwb_insn[23:20]==0101
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1000
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==1
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0010
FFwb_insn[11:8]==1011
FFwb_insn[15:12]==0101
FFwb_insn[19:16]==1010
FFwb_insn[23:20]==0101
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==1010
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~-3353116672
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1100
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1000
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~3357446144
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFoperand_a==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFoperand_a==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFoperand_a==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFoperand_a==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFoperand_a==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFoperand_a==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFoperand_a==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFoperand_a==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFoperand_a==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0100
FFex_insn[19:16]==0000
FFex_insn[23:20]==1100
FFex_insn[27:24]==1011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1100
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFoperand_a==rf_dataw
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1101
FFex_insn[19:16]==1110
FFex_insn[23:20]==1101
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~-14602236
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1101
FFex_insn[19:16]==1110
FFex_insn[23:20]==1101
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1101
FFex_insn[19:16]==1110
FFex_insn[23:20]==1101
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1101
FFex_insn[19:16]==1110
FFex_insn[23:20]==1101
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1101
FFex_insn[19:16]==1110
FFex_insn[23:20]==1101
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1101
FFex_insn[19:16]==1110
FFex_insn[23:20]==1101
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1101
FFex_insn[19:16]==1110
FFex_insn[23:20]==1101
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1101
FFex_insn[19:16]==1110
FFex_insn[23:20]==1101
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1101
FFex_insn[19:16]==1110
FFex_insn[23:20]==1101
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1101
FFex_insn[19:16]==1110
FFex_insn[23:20]==1101
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0100
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==1100
FFwb_insn[27:24]==1011
FFwb_insn[31:28]==0001
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~4194304
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1101
FFwb_insn[19:16]==1110
FFwb_insn[23:20]==1101
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1101
FFwb_insn[19:16]==1110
FFwb_insn[23:20]==1101
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1101
FFwb_insn[19:16]==1110
FFwb_insn[23:20]==1101
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1101
FFwb_insn[19:16]==1110
FFwb_insn[23:20]==1101
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1101
FFwb_insn[19:16]==1110
FFwb_insn[23:20]==1101
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1101
FFwb_insn[19:16]==1110
FFwb_insn[23:20]==1101
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1101
FFwb_insn[19:16]==1110
FFwb_insn[23:20]==1101
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1101
FFwb_insn[19:16]==1110
FFwb_insn[23:20]==1101
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1101
FFwb_insn[19:16]==1110
FFwb_insn[23:20]==1101
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0000
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1101
FFwb_insn[19:16]==1110
FFwb_insn[23:20]==1101
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~-254017540
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0000
FFex_insn[23:20]==0100
FFex_insn[27:24]==0011
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0000
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==dcpu_dat_o
TFdcpu_adr_o==operand_a
TFdcpu_adr_o==operand_b
TFdcpu_adr_o==rf_dataw
TFdcpu_adr_o==spr_dat_cpu
TFdcpu_dat_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==rf_dataw
TFdcpu_dat_o==spr_dat_cpu
TFoperand_a==operand_b
TFoperand_a==rf_dataw
TFoperand_a==spr_dat_cpu
TFoperand_b==rf_dataw
TFoperand_b==spr_dat_cpu
TFrf_dataw==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~276885504
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0000
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==1110
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3499945986
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~2342256646
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~-2337996804
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~3218800640
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~276885504
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3499945986
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~2342256646
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~-2337996804
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~3218800640
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~276885504
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3499945986
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~2342256646
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~-2337996804
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~3218800640
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~276885504
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3499945986
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~2342256646
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~-2337996804
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~3218800640
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~276885504
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3499945986
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~2342256646
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~-2337996804
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~3218800640
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~276885504
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3499945986
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~2342256646
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~-2337996804
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~3218800640
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~276885504
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3499945986
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~2342256646
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~-2337996804
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~3218800640
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~276885504
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3499945986
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~2342256646
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~-2337996804
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~3218800640
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~276885504
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3499945986
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~2342256646
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~-2337996804
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~3218800640
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~276885504
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3499945986
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~2342256646
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~-2337996804
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~3218800640
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~276885504
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3499945986
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~2342256646
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~-2337996804
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~3218800640
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~276885504
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3499945986
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~2342256646
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~-2337996804
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~3218800640
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~276885504
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3499945986
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~2342256646
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~-2337996804
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~3218800640
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~276885504
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3499945986
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~2342256646
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~-2337996804
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~3218800640
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~276885504
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3499945986
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~2342256646
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~-2337996804
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~3218800640
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~276885504
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3499945986
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~2342256646
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~-2337996804
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~3218800640
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~276885504
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3499945986
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~2342256646
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~-2337996804
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~3218800640
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~276885504
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3499945986
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~2342256646
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==1110
FFex_insn[7:4]==1111
FFex_insn[11:8]==1111
FFex_insn[15:12]==1111
FFex_insn[19:16]==1111
FFex_insn[23:20]==1111
FFex_insn[27:24]==0011
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1110
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~-2337996804
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0100
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==1111
FFex_insn[31:28]==1001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==1110
FFwb_insn[7:4]==1111
FFwb_insn[11:8]==1111
FFwb_insn[15:12]==1111
FFwb_insn[19:16]==1111
FFwb_insn[23:20]==1111
FFwb_insn[27:24]==0011
FFwb_insn[31:28]==0001
TFdcpu_adr_o==rf_dataw
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~3218800640
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==0001
FFex_insn[23:20]==0100
FFex_insn[27:24]==0100
FFex_insn[31:28]==0001
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0100
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==1001
FFwb_insn[27:24]==1111
FFwb_insn[31:28]==1001
TFdcpu_adr_o==operand_a
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFid_pc==spr_dat_npc
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~276885504
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==0000
FFex_insn[19:16]==1100
FFex_insn[23:20]==0001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1101
ZFid_insn~~0
BFrst==x
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==0001
FFwb_insn[23:20]==0100
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==0001
TFdcpu_adr_o==operand_a
TFdcpu_dat_i==dcpu_dat_o
TFdcpu_dat_i==operand_b
TFdcpu_dat_i==spr_dat_cpu
TFdcpu_dat_o==operand_b
TFdcpu_dat_o==spr_dat_cpu
TFoperand_b==spr_dat_cpu
TFeear==epcr
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~-3499945986
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
..
FFex_insn[3:0]==0000
FFex_insn[7:4]==0000
FFex_insn[11:8]==0000
FFex_insn[15:12]==1111
FFex_insn[19:16]==1100
FFex_insn[23:20]==1001
FFex_insn[27:24]==0100
FFex_insn[31:28]==1110
ZFid_insn~~0
BFrst==0
FFwb_insn[3:0]==0000
FFwb_insn[7:4]==0000
FFwb_insn[11:8]==0000
FFwb_insn[15:12]==0000
FFwb_insn[19:16]==1100
FFwb_insn[23:20]==0001
FFwb_insn[27:24]==0100
FFwb_insn[31:28]==1101
TFeear==epcr
TFoperand_b==spr_dat_cpu
TFsr==to_sr
--
