{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605807323159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605807323159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 14:35:23 2020 " "Processing started: Thu Nov 19 14:35:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605807323159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605807323159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessadorMIPS -c ProcessadorMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorMIPS -c ProcessadorMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605807323159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605807324325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/processadormips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/processadormips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcessadorMIPS-arch_name " "Found design unit 1: ProcessadorMIPS-arch_name" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345263 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProcessadorMIPS " "Found entity 1: ProcessadorMIPS" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605807345263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "MIPS/ROMMIPS.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ROMMIPS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345268 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "MIPS/ROMMIPS.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ROMMIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605807345268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "MIPS/somaConstante.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345272 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "MIPS/somaConstante.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605807345272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "MIPS/registradorGenerico.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345277 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "MIPS/registradorGenerico.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605807345277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/bancoregistradoresarqregreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/bancoregistradoresarqregreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegReg-comportamento " "Found design unit 1: bancoRegistradoresArqRegReg-comportamento" {  } { { "MIPS/bancoRegistradoresArqRegReg.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/bancoRegistradoresArqRegReg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345282 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegReg " "Found entity 1: bancoRegistradoresArqRegReg" {  } { { "MIPS/bancoRegistradoresArqRegReg.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/bancoRegistradoresArqRegReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605807345282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "MIPS/ULA.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345288 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "MIPS/ULA.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605807345288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips/unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips/unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-arch_name " "Found design unit 1: UnidadeControle-arch_name" {  } { { "MIPS/UnidadeControle.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/UnidadeControle.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345294 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "MIPS/UnidadeControle.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/UnidadeControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605807345294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345298 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605807345298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/somador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345303 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605807345303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/RAMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345307 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605807345307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc_ula.vhd 0 0 " "Found 0 design units, including 0 entities, in source file uc_ula.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605807345311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345316 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605807345316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatena.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concatena.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatena-comportamento " "Found design unit 1: concatena-comportamento" {  } { { "concatena.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/concatena.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345320 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatena " "Found entity 1: concatena" {  } { { "concatena.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/concatena.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605807345320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605807345320 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProcessadorMIPS " "Elaborating entity \"ProcessadorMIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605807345424 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "we ProcessadorMIPS.vhd(30) " "VHDL Signal Declaration warning at ProcessadorMIPS.vhd(30): used implicit default value for signal \"we\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605807345432 "|ProcessadorMIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "re ProcessadorMIPS.vhd(30) " "VHDL Signal Declaration warning at ProcessadorMIPS.vhd(30): used implicit default value for signal \"re\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605807345432 "|ProcessadorMIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estendido_shift ProcessadorMIPS.vhd(32) " "Verilog HDL or VHDL warning at ProcessadorMIPS.vhd(32): object \"estendido_shift\" assigned a value but never read" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605807345433 "|ProcessadorMIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saida_mux_beq ProcessadorMIPS.vhd(35) " "VHDL Signal Declaration warning at ProcessadorMIPS.vhd(35): used implicit default value for signal \"saida_mux_beq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605807345433 "|ProcessadorMIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_mux_j ProcessadorMIPS.vhd(35) " "Verilog HDL or VHDL warning at ProcessadorMIPS.vhd(35): object \"saida_mux_j\" assigned a value but never read" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605807345434 "|ProcessadorMIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_z ProcessadorMIPS.vhd(36) " "Verilog HDL or VHDL warning at ProcessadorMIPS.vhd(36): object \"flag_z\" assigned a value but never read" {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605807345435 "|ProcessadorMIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "selMux_pc ProcessadorMIPS.vhd(36) " "VHDL Signal Declaration warning at ProcessadorMIPS.vhd(36): used implicit default value for signal \"selMux_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605807345435 "|ProcessadorMIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "selMux_rt_imediato ProcessadorMIPS.vhd(36) " "VHDL Signal Declaration warning at ProcessadorMIPS.vhd(36): used implicit default value for signal \"selMux_rt_imediato\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605807345435 "|ProcessadorMIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sel_ULA_mem ProcessadorMIPS.vhd(36) " "VHDL Signal Declaration warning at ProcessadorMIPS.vhd(36): used implicit default value for signal \"sel_ULA_mem\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605807345435 "|ProcessadorMIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sel_beq_jmp ProcessadorMIPS.vhd(36) " "VHDL Signal Declaration warning at ProcessadorMIPS.vhd(36): used implicit default value for signal \"sel_beq_jmp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605807345435 "|ProcessadorMIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sel_rt_rd ProcessadorMIPS.vhd(36) " "VHDL Signal Declaration warning at ProcessadorMIPS.vhd(36): used implicit default value for signal \"sel_rt_rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS/ProcessadorMIPS.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605807345435 "|ProcessadorMIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:PC_Soma_Constante " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:PC_Soma_Constante\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "PC_Soma_Constante" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605807345527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC_entity " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC_entity\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "PC_entity" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605807345561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "ROM" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605807345604 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(19) " "VHDL Signal Declaration warning at ROMMIPS.vhd(19): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MIPS/ROMMIPS.vhd" "" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ROMMIPS.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605807345605 "|ProcessadorMIPS|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegReg bancoRegistradoresArqRegReg:bancoRegs " "Elaborating entity \"bancoRegistradoresArqRegReg\" for hierarchy \"bancoRegistradoresArqRegReg:bancoRegs\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "bancoRegs" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605807345631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "ULA" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605807345685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:UC " "Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:UC\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "UC" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605807345720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:mux_rt_imediato " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:mux_rt_imediato\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "mux_rt_imediato" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605807345752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:mux_rt_rd " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:mux_rt_rd\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "mux_rt_rd" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605807345796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:PC_Soma_imediato " "Elaborating entity \"somador\" for hierarchy \"somador:PC_Soma_imediato\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "PC_Soma_imediato" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605807345826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "RAM" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605807345863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:estende_sinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:estende_sinal\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "estende_sinal" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605807345895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatena concatena:concatena " "Elaborating entity \"concatena\" for hierarchy \"concatena:concatena\"" {  } { { "MIPS/ProcessadorMIPS.vhd" "concatena" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ProcessadorMIPS.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605807345917 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/RAMMIPS.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1605807347053 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradoresArqRegReg:bancoRegs\|registrador " "RAM logic \"bancoRegistradoresArqRegReg:bancoRegs\|registrador\" is uninferred due to asynchronous read logic" {  } { { "MIPS/bancoRegistradoresArqRegReg.vhd" "registrador" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/bancoRegistradoresArqRegReg.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1605807347053 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "MIPS/ROMMIPS.vhd" "memROM" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ROMMIPS.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1605807347053 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1605807347053 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/ROMcontent.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/ROMcontent.mif -- setting all initial values to 0" {  } {  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1605807347064 ""}
{ "Error" "ESUTIL_MIF_FILE_NOT_FOUND_FOR_ROM" "ROMcontent.mif ROMMIPS:ROM\|memROM " "Cannot find Memory Initialization File or Hexadecimal (Intel-Format) File ROMcontent.mif for ROM instance ROMMIPS:ROM\|memROM" {  } { { "MIPS/ROMMIPS.vhd" "memROM" { Text "C:/Users/duda/Documents/Insper/6-semestre/Design_comp/Entrega/DesComp/ProcessadorMIPS_restored/MIPS/ROMMIPS.vhd" 19 -1 0 } }  } 0 286034 "Cannot find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605807347065 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605807348143 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 19 14:35:48 2020 " "Processing ended: Thu Nov 19 14:35:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605807348143 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605807348143 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605807348143 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605807348143 ""}
