vhdl work "C:\Users\georgecuris\Desktop\Folders\FPGA\Projects\Current Projects\Systems\testytest\fifo.vhd"
vhdl work "C:\Users\georgecuris\Desktop\Folders\FPGA\Projects\Current Projects\Systems\testytest\memory.vhd"
vhdl work "C:\Users\georgecuris\Desktop\Folders\FPGA\Projects\Current Projects\Systems\testytest\DCMi_80.vhd"
vhdl work "C:\Users\georgecuris\Desktop\Folders\FPGA\Projects\Current Projects\Systems\OZ-3_System\four_dig_7seg.vhd"
vhdl work "C:\Users\georgecuris\Desktop\Folders\FPGA\Projects\Current Projects\Systems\testytest\top_level.vhd"
