[["Graph Contraction for Physical Optimization Methods: A Quality-Cost Tradeoff for Mapping Data on Parallel Computers.", ["Nashat Mansour", "Ravi Ponnusamy", "Alok N. Choudhary", "Geoffrey C. Fox"], "https://doi.org/10.1145/165939.165942", 10], ["Managing Pages in Shared Virtual Memory Systems: Getting the Compiler into the Game.", ["Elana D. Granston", "Harry A. G. Wijshoff"], "https://doi.org/10.1145/165939.165944", 10], ["The EM-4 Under Implicit Parallelism.", ["Lubomir Bic", "Mayez A. Al-Mouhamed"], "https://doi.org/10.1145/165939.165946", 6], ["Toward a Methodology of Optimizing Programs for High-Performance Computers.", ["Rudolf Eigenmann"], "https://doi.org/10.1145/165939.165948", 10], ["Data Stream Control Optimization in Dataflow Architectures.", ["Sholin Kyo", "Satoshi Sekiguchi", "Mitsuhisa Sato"], "https://doi.org/10.1145/165939.165950", 10], ["The Effectiveness of Decoupling.", ["Peter L. Bird", "Alasdair Rawsthorne", "Nigel P. Topham"], "https://doi.org/10.1145/165939.165952", 10], ["Speculative Prefetching.", ["Yvon Jegou", "Olivier Temam"], "https://doi.org/10.1145/165939.165954", 10], ["Increasing the Instruction Fetch Rate via Multiple Branch Prediction and a Branch Address Cache.", ["Tse-Yu Yeh", "Deborah T. Marr", "Yale N. Patt"], "https://doi.org/10.1145/165939.165956", 10], ["Speculative Execution and Branch Prediction on Parallel Machines.", ["Kevin B. Theobald", "Guang R. Gao", "Laurie J. Hendren"], "https://doi.org/10.1145/165939.165958", 10], ["PARADIGM: A Compiler for Automatic Data Distribution on Multicomputers.", ["Manish Gupta", "Prithviraj Banerjee"], "https://doi.org/10.1145/165939.165959", 10], ["A Massively Parallel Optimizer for Expression Evaluation.", ["Srinivas Aluru", "John L. Gustafson"], "https://doi.org/10.1145/165939.165960", 10], ["Static and Dynamic Evaluation of Data Dependence Analysis.", ["Paul Petersen", "David A. Padua"], "https://doi.org/10.1145/165939.165961", 10], ["Performance Analysis of Four SIMD Machines.", ["Rod Fatoohi"], "https://doi.org/10.1145/165939.165962", 10], ["Processor Autonomy on SIMD Architectures.", ["P. J. Narayanan"], "https://doi.org/10.1145/165939.165963", 10], ["Exact Side Effects for Interprocedural Dependence Analysis.", ["Peiyi Tang"], "https://doi.org/10.1145/165939.165964", 10], ["CMAX: A Fortran Translator for the Connection Machine System.", ["Gary Sabot", "Skef Wholey"], "https://doi.org/10.1145/165939.165965", 10], ["Scalable Parallel Memory Architecture with a Skew Scheme.", ["Tadayuki Sakakibara", "Katsuyoshi Kitai", "Tadaaki Isobe", "Shigeko Yazawa", "Teruo Tanaka", "Yasuhiro Inagami", "Yoshiko Tamaki"], "https://doi.org/10.1145/165939.165966", 10], ["EMC-Y: Parallel Processing Element Optimizing Communication and Computation.", ["Yuetsu Kodama", "Yasuhito Koumura", "Mitsuhisa Sato", "Hirohumi Sakane", "Shuichi Sakai", "Yoshinori Yamaguchi"], "https://doi.org/10.1145/165939.165967", 8], ["Toward Automatic Partitioning of Arrays on Distributed Memory Computers.", ["Paul Feautrier"], "https://doi.org/10.1145/165939.165968", 10], ["Dynamic Control of Performance Monitoring on Large Scale Parallel Systems.", ["Jeffrey K. Hollingsworth", "Barton P. Miller"], "https://doi.org/10.1145/165939.165969", 10], ["Anatomy of a Message in the Alewife Multiprocessor.", ["John Kubiatowicz", "Anant Agarwal"], "https://doi.org/10.1145/165939.165970", 12], ["A Static Parameter Based Performance Prediction Tool for Parallel Programs.", ["Thomas Fahringer", "Hans P. Zima"], "https://doi.org/10.1145/165939.165971", 13], ["Empirical Study of Latency Hiding on a Fine-Grain Parallel Processor.", ["Kei Hiraki", "Toshio Shimada", "Satoshi Sekiguchi"], "https://doi.org/10.1145/165939.165972", 10], ["The NuMesh: A Modular, Scalable Communications Substrate.", ["Steve Ward", "Karim Abdalla", "Rajeev Dujari", "Michael Fetterman", "Frank Honore", "Ricardo Jenez", "Philippe Laffont", "Kenneth Mackenzie", "Chris Metcalf", "Milan Minsky", "John Nguyen", "John Pezaris", "Gill A. Pratt", "Russell Tessier"], "https://doi.org/10.1145/165939.165973", 10], ["Evaluating the Communication Performance of MPPs Using Synthetic Sparse Matrix Multiplication Workloads.", ["Eric L. Boyd", "John-David Wellman", "Santosh G. Abraham", "Edward S. Davidson"], "https://doi.org/10.1145/165939.165974", 11], ["Super-Threading: Architectural and Software Mechanisms for Optimizing Parallel Computation.", ["Shuichi Sakai", "Kazuaki Okamoto", "Hiroshi Matsuoka", "Hideo Hirono", "Yuetsu Kodama", "Mitsuhisa Sato"], "https://doi.org/10.1145/165939.165976", 10], ["Parallel Direct Solution of Large Sparse Systems in Finite Element Computations.", ["Hai-Xiang Lin", "Henk J. Sips"], "https://doi.org/10.1145/165939.165977", 10], ["Parallel Triangular Decompositions of an Oil Refining Simulation.", ["Xiaodong Zhang"], "https://doi.org/10.1145/165939.165978", 10], ["Parallel Eigenanalysis for Nested Grids.", ["Giorgio Pini", "Giuseppe Gambolati"], "https://doi.org/10.1145/165939.165980", 7], ["Parallel Processing Architecture for the Hitachi S-3800 Shared-Memory Vector Multiprocessor.", ["Katsuyoshi Kitai", "Tadaaki Isobe", "Yoshikazu Tanaka", "Yoshiko Tamaki", "Masakazu Fukagawa", "Teruo Tanaka", "Yasuhiro Inagami"], "https://doi.org/10.1145/165939.165982", 10], ["A Scalar Architecture for Pseudo Vector Processing Based on Slide-Windowed Registers.", ["Hiroshi Nakamura", "Taisuke Boku", "Hideo Wada", "Hiromitsu Imori", "Ikuo Nakata", "Yasuhiro Inagami", "Kisaburo Nakazawa", "Yoshiyuki Yamashita"], "https://doi.org/10.1145/165939.165998", 10], ["A Micro-Vectorprocessor Architecture: Performance Modeling and Benchmarking.", ["Takashi Hashimoto", "Kazuaki Murakami", "Tetsuo Hironaka", "Hiroto Yasuura"], "https://doi.org/10.1145/165939.166000", 10], ["Performance Prediction of Parallel Processing Systems: The PAMELA Methodology.", ["Arjan J. C. van Gemund"], "https://doi.org/10.1145/165939.166002", 10], ["Dynamic Switching of Coherent Cache Protocols and its Effects on Doacross Loops.", ["Takashi Matsumoto", "Kei Hiraki"], "https://doi.org/10.1145/165939.166004", 10], ["Effects of Memory Latencies on Non-Blocking Processor/Cache Architectures.", ["Koray Oner", "Michel Dubois"], "https://doi.org/10.1145/165939.166006", 10], ["A Cellular Automation Methodology for Solving the Wave Equation.", ["James B. Cole", "Rudolph A. Krutar", "Dennis B. Creamer", "Susan K. Numrich"], "https://doi.org/10.1145/165939.166009", 9], ["Parallel Two-Level Simulated Annealing.", ["Guoliang Xue"], "https://doi.org/10.1145/165939.166011", 10], ["An Experimental Performance Evaluation of Touchstone Delta Concurrent File System.", ["Rajesh Bordawekar", "Alok N. Choudhary", "Juan Miguel del Rosario"], "https://doi.org/10.1145/165939.166013", 10], ["A High-Performance Parallel Database Architecture.", ["Clement H. C. Leung", "H. T. Ghogomu"], "https://doi.org/10.1145/165939.166015", 10], ["File Archive Activity in a Supercomputing Environment.", ["David W. Jensen", "Daniel A. Reed"], "https://doi.org/10.1145/165939.166018", 10], ["A Proposal of Level 3 Interface for Band and Skyline Matrix Factorization Subroutine.", ["Hikaru Samukawa"], "https://doi.org/10.1145/165939.166019", 10], ["Partitioning the Statement per Iteration Space Using Non-Singular Matrices.", ["Eduard Ayguade", "Jordi Torres"], "https://doi.org/10.1145/165939.166021", 9], ["Compilation Techniques for Sparse Matrix Computations.", ["Aart J. C. Bik", "Harry A. G. Wijshoff"], "https://doi.org/10.1145/165939.166023", 9]]