INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/CAMERA_INTERFACE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CAMERA_INTERFACE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/FRAME_BUFFER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FRAME_BUFFER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/TOP_LEVEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_LEVEL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/VGA_CONTROLLER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_CONTROLLER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sim_1/new/TOP_LEVEL_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level_tb'
