|==============================================================================|
|=========                      OpenRAM v1.1.18                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========     Temp dir: /tmp/openram_vincenzogiannone_3989_temp/     =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 02/16/2022 11:26:20
Technology: sky130A
Total size: 32 bits
Word size: 2
Words: 16
Banks: 1
Write size: None
RW ports: 0
R-only ports: 2
W-only ports: 1
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Words per row: 1
Output files are: 
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.lvs
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.sp
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.v
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.lib
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.py
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.html
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.log
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.lef
/home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.gds
** Submodules: 0.4 seconds
** Placement: 0.0 seconds
**** Retrieving pins: 0.0 seconds
**** Analyzing pins: 0.0 seconds
**** Finding blockages: 0.0 seconds
**** Converting blockages: 0.0 seconds
WARNING: file pin_group.py: line 654:   Expanding conversion (dout0[0] layer=m3 ll=v[35.87,13.435] ur=v[36.53,13.805])

WARNING: file pin_group.py: line 654:   Expanding conversion (dout0[1] layer=m3 ll=v[37.230000000000004,13.435] ur=v[37.89,13.805])

WARNING: file pin_group.py: line 654:   Expanding conversion (addr1[0] layer=m3 ll=v[-7.545,22.965] ur=v[-6.885,23.335])

**** Converting pins: 0.1 seconds
**** Separating adjacent pins: 0.0 seconds
**** Enclosing pins: 0.0 seconds
*** Finding pins and blockages: 0.6 seconds
*** Maze routing pins: 1.9 seconds
**** Retrieving pins: 0.0 seconds
**** Analyzing pins: 0.0 seconds
**** Finding blockages: 0.1 seconds
**** Converting blockages: 0.0 seconds
**** Converting pins: 0.1 seconds
**** Separating adjacent pins: 0.0 seconds
**** Enclosing pins: 0.1 seconds
*** Finding pins and blockages: 0.9 seconds
*** Maze routing supplies: 1.7 seconds
** Routing: 9.8 seconds
WARNING: file magic.py: line 239: DRC Errors sram_0rw2r1w_2_16_sky130A	16

ERROR: file magic.py: line 348: sram_0rw2r1w_2_16_sky130A	LVS mismatch (results in /tmp/openram_vincenzogiannone_3989_temp/sram_0rw2r1w_2_16_sky130A.lvs.report)

** Verification: 6.1 seconds
** SRAM creation: 16.4 seconds
SP: Writing to /home/vincenzogiannone/Desktop/work_OpenRAM_multiport/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.sp
ERROR: file simulation.py: line 676: Could not find ['rbl0', 'rbl1'] net in timing paths.

