Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'pid_controller'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx45-fgg484-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o pid_controller_map.ncd pid_controller.ngd
pid_controller.pcf 
Target Device  : xc6slx45
Target Package : fgg484
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Fri May 05 11:55:20 2017

Design Summary
--------------
Number of errors:      0
Number of warnings:   29
Slice Logic Utilization:
  Number of Slice Registers:                 8,775 out of  54,576   16%
    Number used as Flip Flops:               8,730
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               45
  Number of Slice LUTs:                     10,971 out of  27,288   40%
    Number used as logic:                   10,705 out of  27,288   39%
      Number using O6 output only:           9,000
      Number using O5 output only:             211
      Number using O5 and O6:                1,494
      Number used as ROM:                        0
    Number used as Memory:                     152 out of   6,408    2%
      Number used as Dual Port RAM:            124
        Number using O6 output only:            16
        Number using O5 output only:             3
        Number using O5 and O6:                105
      Number used as Single Port RAM:           27
        Number using O6 output only:            19
        Number using O5 output only:             0
        Number using O5 and O6:                  8
      Number used as Shift Register:             1
        Number using O6 output only:             1
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    114
      Number with same-slice register load:    104
      Number with same-slice carry load:        10
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,576 out of   6,822   52%
  Number of MUXCYs used:                       956 out of  13,644    7%
  Number of LUT Flip Flop pairs used:       11,773
    Number with an unused Flip Flop:         3,925 out of  11,773   33%
    Number with an unused LUT:                 802 out of  11,773    6%
    Number of fully used LUT-FF pairs:       7,046 out of  11,773   59%
    Number of unique control sets:             155
    Number of slice register sites lost
      to control set restrictions:             525 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        76 out of     316   24%
    Number of LOCed IOBs:                       71 out of      76   93%
    IOB Flip Flops:                             54

Specific Feature Utilization:
  Number of RAMB16BWERs:                         4 out of     116    3%
  Number of RAMB8BWERs:                          7 out of     232    3%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18%
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                  16 out of     376    4%
    Number used as ILOGIC2s:                    16
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        16 out of     376    4%
    Number used as IODELAY2s:                   16
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                  22 out of     376    5%
    Number used as OLOGIC2s:                    22
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                           13 out of      58   22%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       4    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.76

Peak Memory Usage:  736 MB
Total REAL time to MAP completion:  3 mins 34 secs 
Total CPU time to MAP completion:   3 mins 33 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:714 - ODDR2 symbol
   "physical_group_dac_sclk_out_OBUF/dac_cntrl/dac_clk_fwd" (output
   signal=dac_sclk_out_OBUF) INIT value should be 1 when set pin is used.
WARNING:Timing:3175 - hi_in<0> does not clock data to hi_out<1>
WARNING:Timing:3225 - Timing constraint COMP "hi_out<1>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING" ignored during timing analysis
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: dds_sclk_out<2>
   	 Comp: dds_sclk_out<0>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: dds_sclk_out<0>   IOSTANDARD = LVCMOS25
   	 Comp: dds_sclk_out<1>   IOSTANDARD = LVCMOS33
   	 Comp: dds_sclk_out<2>   IOSTANDARD = LVCMOS25
   	 Comp: dds_sclk_out<3>   IOSTANDARD = LVCMOS33


WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: dds_reset_out<2>
   	 Comp: dds_reset_out<0>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: dds_reset_out<0>   IOSTANDARD = LVCMOS25
   	 Comp: dds_reset_out<1>   IOSTANDARD = LVCMOS33
   	 Comp: dds_reset_out<2>   IOSTANDARD = LVCMOS25
   	 Comp: dds_reset_out<3>   IOSTANDARD = LVCMOS33


WARNING:PhysDesignRules:367 - The signal
   <fp_intf/hostIf/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <pid_pipe/pid/Mram_i_coef_mem1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <pid_pipe/pid/Mram_i_coef_mem2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <pid_pipe/pid/Mram_p_coef_mem1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <pid_pipe/pid/Mram_p_coef_mem2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <pid_pipe/pid/Mram_d_coef_mem1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <pid_pipe/pid/Mram_d_coef_mem2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fp_intf/hostIf/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <pid_pipe/ovr/Mram_os_mem_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <pid_pipe/pid/Mram_os_mem_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <pid_pipe/opt/Mram_add_chan_mem_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <pid_pipe/opt/Mram_os_mem_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <pid_pipe/pid/Mram_setpoint_mem1_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <pid_pipe/pid/Mram_setpoint_mem3_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <pid_pipe/opt/Mram_rep_rate_mult_mem2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <pid_pipe/opt/Mram_rs_mem2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <pid_pipe/opt/Mram_mult_mem1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <pid_pipe/pid/Mram_setpoint_mem2_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <pid_pipe/opt/Mram_rep_rate_mult_mem1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <pid_pipe/opt/Mram_rs_mem1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <pid_pipe/opt/Mram_mult_mem2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network fp_intf/ok1<29> has no load.
INFO:LIT:395 - The above info message is repeated 75 more times for the
   following (max. 5 shown):
   fp_intf/ok1<30>,
   pid_pipe/pid/Mram_d_coef_mem34/SPO,
   pid_pipe/pid/Mram_d_coef_mem33/SPO,
   pid_pipe/pid/Mram_d_coef_mem32/SPO,
   pid_pipe/pid/Mram_d_coef_mem31/SPO
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 76 IOs, 71 are locked
   and 5 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 150 block(s) removed
  73 block(s) optimized away
 147 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "fp_intf/hostIf/core0/core0/a0/pc0/interrupt_ack_flop" (FF)
removed.
Loadless block "fp_intf/hostIf/core0/core0/a0/pc0/k_write_strobe_flop" (SFF)
removed.
 The signal "fp_intf/hostIf/core0/core0/a0/pc0/k_write_strobe_value" is loadless
and has been removed.
Loadless block "fp_intf/hostIf/core0/core0/a0/pc0/read_strobe_flop" (SFF)
removed.
 The signal "fp_intf/hostIf/core0/core0/a0/pc0/read_strobe_value" is loadless and
has been removed.
Loadless block "pid_pipe/pid/ADDER_FOR_MULTADD_Madd147" (ROM) removed.
The signal
"adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas
.wsts/ram_full_i" is sourceless and has been removed.
The signal
"dac_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas
.wsts/ram_full_i" is sourceless and has been removed.
The signal
"dac_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.
rfwft/empty_fwft_i" is sourceless and has been removed.
The signal
"dac_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.
rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o" is sourceless and has been
removed.
 Sourceless block
"dac_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.
rfwft/empty_fwft_i" (FF) removed.
 Sourceless block
"dac_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.
rfwft/empty_fwft_fb" (FF) removed.
  The signal
"dac_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.
rfwft/empty_fwft_fb" is sourceless and has been removed.
   Sourceless block
"dac_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.
rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o1" (ROM) removed.
The signal "fp_intf/sys_gp_oti/ep_trigger<15>" is sourceless and has been
removed.
The signal "fp_intf/sys_gp_oti/ep_trigger<14>" is sourceless and has been
removed.
The signal "fp_intf/sys_gp_oti/ep_trigger<13>" is sourceless and has been
removed.
The signal "fp_intf/sys_gp_oti/ep_trigger<12>" is sourceless and has been
removed.
The signal "fp_intf/sys_gp_oti/ep_trigger<11>" is sourceless and has been
removed.
The signal "fp_intf/sys_gp_oti/ep_trigger<10>" is sourceless and has been
removed.
The signal "fp_intf/sys_gp_oti/ep_trigger<9>" is sourceless and has been
removed.
The signal "fp_intf/sys_gp_oti/ep_trigger<8>" is sourceless and has been
removed.
The signal "fp_intf/sys_gp_oti/ep_trigger<7>" is sourceless and has been
removed.
The signal "fp_intf/sys_gp_oti/ep_trigger<6>" is sourceless and has been
removed.
The signal "fp_intf/sys_gp_oti/ep_trigger<5>" is sourceless and has been
removed.
The signal "fp_intf/sys_gp_oti/ep_trigger<4>" is sourceless and has been
removed.
The signal "fp_intf/sys_gp_oti/ep_trigger<1>" is sourceless and has been
removed.
The signal "fp_intf/sys_gp_oti/eptrig[15]_ti_datain[15]_xor_11_OUT<1>" is
sourceless and has been removed.
 Sourceless block "fp_intf/sys_gp_oti/eptrig_1" (SFF) removed.
  The signal "fp_intf/sys_gp_oti/eptrig<1>" is sourceless and has been removed.
   Sourceless block "fp_intf/sys_gp_oti/trigff0_1" (FF) removed.
    The signal "fp_intf/sys_gp_oti/trigff0<1>" is sourceless and has been removed.
     Sourceless block "fp_intf/sys_gp_oti/trigff1_1" (FF) removed.
      The signal "fp_intf/sys_gp_oti/trigff1<1>" is sourceless and has been removed.
       Sourceless block
"fp_intf/sys_gp_oti/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_1_xo<0>1" (ROM)
removed.
        The signal "fp_intf/sys_gp_oti/trigff0[15]_trigff1[15]_xor_3_OUT<1>" is
sourceless and has been removed.
         Sourceless block "fp_intf/sys_gp_oti/ep_trigger_1" (FF) removed.
   Sourceless block
"fp_intf/sys_gp_oti/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_1_xo<0>1" (ROM)
removed.
The signal "fp_intf/sys_gp_oti/eptrig[15]_ti_datain[15]_xor_11_OUT<4>" is
sourceless and has been removed.
 Sourceless block "fp_intf/sys_gp_oti/eptrig_4" (SFF) removed.
  The signal "fp_intf/sys_gp_oti/eptrig<4>" is sourceless and has been removed.
   Sourceless block "fp_intf/sys_gp_oti/trigff0_4" (FF) removed.
    The signal "fp_intf/sys_gp_oti/trigff0<4>" is sourceless and has been removed.
     Sourceless block "fp_intf/sys_gp_oti/trigff1_4" (FF) removed.
      The signal "fp_intf/sys_gp_oti/trigff1<4>" is sourceless and has been removed.
       Sourceless block
"fp_intf/sys_gp_oti/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_4_xo<0>1" (ROM)
removed.
        The signal "fp_intf/sys_gp_oti/trigff0[15]_trigff1[15]_xor_3_OUT<4>" is
sourceless and has been removed.
         Sourceless block "fp_intf/sys_gp_oti/ep_trigger_4" (FF) removed.
   Sourceless block
"fp_intf/sys_gp_oti/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_4_xo<0>1" (ROM)
removed.
The signal "fp_intf/sys_gp_oti/eptrig[15]_ti_datain[15]_xor_11_OUT<5>" is
sourceless and has been removed.
 Sourceless block "fp_intf/sys_gp_oti/eptrig_5" (SFF) removed.
  The signal "fp_intf/sys_gp_oti/eptrig<5>" is sourceless and has been removed.
   Sourceless block "fp_intf/sys_gp_oti/trigff0_5" (FF) removed.
    The signal "fp_intf/sys_gp_oti/trigff0<5>" is sourceless and has been removed.
     Sourceless block "fp_intf/sys_gp_oti/trigff1_5" (FF) removed.
      The signal "fp_intf/sys_gp_oti/trigff1<5>" is sourceless and has been removed.
       Sourceless block
"fp_intf/sys_gp_oti/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_5_xo<0>1" (ROM)
removed.
        The signal "fp_intf/sys_gp_oti/trigff0[15]_trigff1[15]_xor_3_OUT<5>" is
sourceless and has been removed.
         Sourceless block "fp_intf/sys_gp_oti/ep_trigger_5" (FF) removed.
   Sourceless block
"fp_intf/sys_gp_oti/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_5_xo<0>1" (ROM)
removed.
The signal "fp_intf/sys_gp_oti/eptrig[15]_ti_datain[15]_xor_11_OUT<6>" is
sourceless and has been removed.
 Sourceless block "fp_intf/sys_gp_oti/eptrig_6" (SFF) removed.
  The signal "fp_intf/sys_gp_oti/eptrig<6>" is sourceless and has been removed.
   Sourceless block "fp_intf/sys_gp_oti/trigff0_6" (FF) removed.
    The signal "fp_intf/sys_gp_oti/trigff0<6>" is sourceless and has been removed.
     Sourceless block "fp_intf/sys_gp_oti/trigff1_6" (FF) removed.
      The signal "fp_intf/sys_gp_oti/trigff1<6>" is sourceless and has been removed.
       Sourceless block
"fp_intf/sys_gp_oti/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_6_xo<0>1" (ROM)
removed.
        The signal "fp_intf/sys_gp_oti/trigff0[15]_trigff1[15]_xor_3_OUT<6>" is
sourceless and has been removed.
         Sourceless block "fp_intf/sys_gp_oti/ep_trigger_6" (FF) removed.
   Sourceless block
"fp_intf/sys_gp_oti/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_6_xo<0>1" (ROM)
removed.
The signal "fp_intf/sys_gp_oti/eptrig[15]_ti_datain[15]_xor_11_OUT<7>" is
sourceless and has been removed.
 Sourceless block "fp_intf/sys_gp_oti/eptrig_7" (SFF) removed.
  The signal "fp_intf/sys_gp_oti/eptrig<7>" is sourceless and has been removed.
   Sourceless block "fp_intf/sys_gp_oti/trigff0_7" (FF) removed.
    The signal "fp_intf/sys_gp_oti/trigff0<7>" is sourceless and has been removed.
     Sourceless block "fp_intf/sys_gp_oti/trigff1_7" (FF) removed.
      The signal "fp_intf/sys_gp_oti/trigff1<7>" is sourceless and has been removed.
       Sourceless block
"fp_intf/sys_gp_oti/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_7_xo<0>1" (ROM)
removed.
        The signal "fp_intf/sys_gp_oti/trigff0[15]_trigff1[15]_xor_3_OUT<7>" is
sourceless and has been removed.
         Sourceless block "fp_intf/sys_gp_oti/ep_trigger_7" (FF) removed.
   Sourceless block
"fp_intf/sys_gp_oti/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_7_xo<0>1" (ROM)
removed.
The signal "fp_intf/sys_gp_oti/eptrig[15]_ti_datain[15]_xor_11_OUT<8>" is
sourceless and has been removed.
 Sourceless block "fp_intf/sys_gp_oti/eptrig_8" (SFF) removed.
  The signal "fp_intf/sys_gp_oti/eptrig<8>" is sourceless and has been removed.
   Sourceless block "fp_intf/sys_gp_oti/trigff0_8" (FF) removed.
    The signal "fp_intf/sys_gp_oti/trigff0<8>" is sourceless and has been removed.
     Sourceless block "fp_intf/sys_gp_oti/trigff1_8" (FF) removed.
      The signal "fp_intf/sys_gp_oti/trigff1<8>" is sourceless and has been removed.
       Sourceless block
"fp_intf/sys_gp_oti/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_8_xo<0>1" (ROM)
removed.
        The signal "fp_intf/sys_gp_oti/trigff0[15]_trigff1[15]_xor_3_OUT<8>" is
sourceless and has been removed.
         Sourceless block "fp_intf/sys_gp_oti/ep_trigger_8" (FF) removed.
   Sourceless block
"fp_intf/sys_gp_oti/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_8_xo<0>1" (ROM)
removed.
The signal "fp_intf/sys_gp_oti/eptrig[15]_ti_datain[15]_xor_11_OUT<9>" is
sourceless and has been removed.
 Sourceless block "fp_intf/sys_gp_oti/eptrig_9" (SFF) removed.
  The signal "fp_intf/sys_gp_oti/eptrig<9>" is sourceless and has been removed.
   Sourceless block "fp_intf/sys_gp_oti/trigff0_9" (FF) removed.
    The signal "fp_intf/sys_gp_oti/trigff0<9>" is sourceless and has been removed.
     Sourceless block "fp_intf/sys_gp_oti/trigff1_9" (FF) removed.
      The signal "fp_intf/sys_gp_oti/trigff1<9>" is sourceless and has been removed.
       Sourceless block
"fp_intf/sys_gp_oti/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_9_xo<0>1" (ROM)
removed.
        The signal "fp_intf/sys_gp_oti/trigff0[15]_trigff1[15]_xor_3_OUT<9>" is
sourceless and has been removed.
         Sourceless block "fp_intf/sys_gp_oti/ep_trigger_9" (FF) removed.
   Sourceless block
"fp_intf/sys_gp_oti/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_9_xo<0>1" (ROM)
removed.
The signal "fp_intf/sys_gp_oti/eptrig[15]_ti_datain[15]_xor_11_OUT<10>" is
sourceless and has been removed.
 Sourceless block "fp_intf/sys_gp_oti/eptrig_10" (SFF) removed.
  The signal "fp_intf/sys_gp_oti/eptrig<10>" is sourceless and has been removed.
   Sourceless block "fp_intf/sys_gp_oti/trigff0_10" (FF) removed.
    The signal "fp_intf/sys_gp_oti/trigff0<10>" is sourceless and has been removed.
     Sourceless block "fp_intf/sys_gp_oti/trigff1_10" (FF) removed.
      The signal "fp_intf/sys_gp_oti/trigff1<10>" is sourceless and has been removed.
       Sourceless block
"fp_intf/sys_gp_oti/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_10_xo<0>1" (ROM)
removed.
        The signal "fp_intf/sys_gp_oti/trigff0[15]_trigff1[15]_xor_3_OUT<10>" is
sourceless and has been removed.
         Sourceless block "fp_intf/sys_gp_oti/ep_trigger_10" (FF) removed.
   Sourceless block
"fp_intf/sys_gp_oti/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_10_xo<0>1" (ROM)
removed.
The signal "fp_intf/sys_gp_oti/eptrig[15]_ti_datain[15]_xor_11_OUT<11>" is
sourceless and has been removed.
 Sourceless block "fp_intf/sys_gp_oti/eptrig_11" (SFF) removed.
  The signal "fp_intf/sys_gp_oti/eptrig<11>" is sourceless and has been removed.
   Sourceless block "fp_intf/sys_gp_oti/trigff0_11" (FF) removed.
    The signal "fp_intf/sys_gp_oti/trigff0<11>" is sourceless and has been removed.
     Sourceless block "fp_intf/sys_gp_oti/trigff1_11" (FF) removed.
      The signal "fp_intf/sys_gp_oti/trigff1<11>" is sourceless and has been removed.
       Sourceless block
"fp_intf/sys_gp_oti/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_11_xo<0>1" (ROM)
removed.
        The signal "fp_intf/sys_gp_oti/trigff0[15]_trigff1[15]_xor_3_OUT<11>" is
sourceless and has been removed.
         Sourceless block "fp_intf/sys_gp_oti/ep_trigger_11" (FF) removed.
   Sourceless block
"fp_intf/sys_gp_oti/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_11_xo<0>1" (ROM)
removed.
The signal "fp_intf/sys_gp_oti/eptrig[15]_ti_datain[15]_xor_11_OUT<12>" is
sourceless and has been removed.
 Sourceless block "fp_intf/sys_gp_oti/eptrig_12" (SFF) removed.
  The signal "fp_intf/sys_gp_oti/eptrig<12>" is sourceless and has been removed.
   Sourceless block "fp_intf/sys_gp_oti/trigff0_12" (FF) removed.
    The signal "fp_intf/sys_gp_oti/trigff0<12>" is sourceless and has been removed.
     Sourceless block "fp_intf/sys_gp_oti/trigff1_12" (FF) removed.
      The signal "fp_intf/sys_gp_oti/trigff1<12>" is sourceless and has been removed.
       Sourceless block
"fp_intf/sys_gp_oti/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_12_xo<0>1" (ROM)
removed.
        The signal "fp_intf/sys_gp_oti/trigff0[15]_trigff1[15]_xor_3_OUT<12>" is
sourceless and has been removed.
         Sourceless block "fp_intf/sys_gp_oti/ep_trigger_12" (FF) removed.
   Sourceless block
"fp_intf/sys_gp_oti/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_12_xo<0>1" (ROM)
removed.
The signal "fp_intf/sys_gp_oti/eptrig[15]_ti_datain[15]_xor_11_OUT<13>" is
sourceless and has been removed.
 Sourceless block "fp_intf/sys_gp_oti/eptrig_13" (SFF) removed.
  The signal "fp_intf/sys_gp_oti/eptrig<13>" is sourceless and has been removed.
   Sourceless block "fp_intf/sys_gp_oti/trigff0_13" (FF) removed.
    The signal "fp_intf/sys_gp_oti/trigff0<13>" is sourceless and has been removed.
     Sourceless block "fp_intf/sys_gp_oti/trigff1_13" (FF) removed.
      The signal "fp_intf/sys_gp_oti/trigff1<13>" is sourceless and has been removed.
       Sourceless block
"fp_intf/sys_gp_oti/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_13_xo<0>1" (ROM)
removed.
        The signal "fp_intf/sys_gp_oti/trigff0[15]_trigff1[15]_xor_3_OUT<13>" is
sourceless and has been removed.
         Sourceless block "fp_intf/sys_gp_oti/ep_trigger_13" (FF) removed.
   Sourceless block
"fp_intf/sys_gp_oti/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_13_xo<0>1" (ROM)
removed.
The signal "fp_intf/sys_gp_oti/eptrig[15]_ti_datain[15]_xor_11_OUT<14>" is
sourceless and has been removed.
 Sourceless block "fp_intf/sys_gp_oti/eptrig_14" (SFF) removed.
  The signal "fp_intf/sys_gp_oti/eptrig<14>" is sourceless and has been removed.
   Sourceless block "fp_intf/sys_gp_oti/trigff0_14" (FF) removed.
    The signal "fp_intf/sys_gp_oti/trigff0<14>" is sourceless and has been removed.
     Sourceless block "fp_intf/sys_gp_oti/trigff1_14" (FF) removed.
      The signal "fp_intf/sys_gp_oti/trigff1<14>" is sourceless and has been removed.
       Sourceless block
"fp_intf/sys_gp_oti/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_14_xo<0>1" (ROM)
removed.
        The signal "fp_intf/sys_gp_oti/trigff0[15]_trigff1[15]_xor_3_OUT<14>" is
sourceless and has been removed.
         Sourceless block "fp_intf/sys_gp_oti/ep_trigger_14" (FF) removed.
   Sourceless block
"fp_intf/sys_gp_oti/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_14_xo<0>1" (ROM)
removed.
The signal "fp_intf/sys_gp_oti/eptrig[15]_ti_datain[15]_xor_11_OUT<15>" is
sourceless and has been removed.
 Sourceless block "fp_intf/sys_gp_oti/eptrig_15" (SFF) removed.
  The signal "fp_intf/sys_gp_oti/eptrig<15>" is sourceless and has been removed.
   Sourceless block "fp_intf/sys_gp_oti/trigff0_15" (FF) removed.
    The signal "fp_intf/sys_gp_oti/trigff0<15>" is sourceless and has been removed.
     Sourceless block "fp_intf/sys_gp_oti/trigff1_15" (FF) removed.
      The signal "fp_intf/sys_gp_oti/trigff1<15>" is sourceless and has been removed.
       Sourceless block
"fp_intf/sys_gp_oti/Mxor_trigff0[15]_trigff1[15]_xor_3_OUT_15_xo<0>1" (ROM)
removed.
        The signal "fp_intf/sys_gp_oti/trigff0[15]_trigff1[15]_xor_3_OUT<15>" is
sourceless and has been removed.
         Sourceless block "fp_intf/sys_gp_oti/ep_trigger_15" (FF) removed.
   Sourceless block
"fp_intf/sys_gp_oti/Mxor_eptrig[15]_ti_datain[15]_xor_11_OUT_15_xo<0>1" (ROM)
removed.
The signal "fp_intf/data3_owi/ep_dataout<15>" is sourceless and has been
removed.
The signal "fp_intf/data3_owi/ep_dataout<14>" is sourceless and has been
removed.
The signal "fp_intf/data3_owi/ep_dataout<13>" is sourceless and has been
removed.
The signal "fp_intf/data3_owi/ep_dataout<12>" is sourceless and has been
removed.
The signal "fp_intf/data3_owi/ep_dataout<11>" is sourceless and has been
removed.
The signal "fp_intf/data3_owi/ep_dataout<10>" is sourceless and has been
removed.
The signal "fp_intf/data3_owi/ep_dataout<9>" is sourceless and has been removed.
The signal "fp_intf/data3_owi/ep_dataout<8>" is sourceless and has been removed.
The signal "fp_intf/data3_owi/ep_dataout<7>" is sourceless and has been removed.
The signal "fp_intf/data3_owi/ep_dataout<6>" is sourceless and has been removed.
The signal "fp_intf/data3_owi/ep_dataout<5>" is sourceless and has been removed.
The signal "fp_intf/data3_owi/ep_dataout<4>" is sourceless and has been removed.
The signal "fp_intf/data3_owi/ep_dataout<3>" is sourceless and has been removed.
The signal "fp_intf/data3_owi/ep_dataout<2>" is sourceless and has been removed.
The signal "fp_intf/data3_owi/ep_dataout<1>" is sourceless and has been removed.
The signal "fp_intf/data3_owi/ep_datahold<1>" is sourceless and has been
removed.
 Sourceless block "fp_intf/data3_owi/ep_dataout_1" (SFF) removed.
The signal "fp_intf/data3_owi/ep_datahold<2>" is sourceless and has been
removed.
 Sourceless block "fp_intf/data3_owi/ep_dataout_2" (SFF) removed.
The signal "fp_intf/data3_owi/ep_datahold<3>" is sourceless and has been
removed.
 Sourceless block "fp_intf/data3_owi/ep_dataout_3" (SFF) removed.
The signal "fp_intf/data3_owi/ep_datahold<4>" is sourceless and has been
removed.
 Sourceless block "fp_intf/data3_owi/ep_dataout_4" (SFF) removed.
The signal "fp_intf/data3_owi/ep_datahold<5>" is sourceless and has been
removed.
 Sourceless block "fp_intf/data3_owi/ep_dataout_5" (SFF) removed.
The signal "fp_intf/data3_owi/ep_datahold<6>" is sourceless and has been
removed.
 Sourceless block "fp_intf/data3_owi/ep_dataout_6" (SFF) removed.
The signal "fp_intf/data3_owi/ep_datahold<7>" is sourceless and has been
removed.
 Sourceless block "fp_intf/data3_owi/ep_dataout_7" (SFF) removed.
The signal "fp_intf/data3_owi/ep_datahold<8>" is sourceless and has been
removed.
 Sourceless block "fp_intf/data3_owi/ep_dataout_8" (SFF) removed.
The signal "fp_intf/data3_owi/ep_datahold<9>" is sourceless and has been
removed.
 Sourceless block "fp_intf/data3_owi/ep_dataout_9" (SFF) removed.
The signal "fp_intf/data3_owi/ep_datahold<10>" is sourceless and has been
removed.
 Sourceless block "fp_intf/data3_owi/ep_dataout_10" (SFF) removed.
The signal "fp_intf/data3_owi/ep_datahold<11>" is sourceless and has been
removed.
 Sourceless block "fp_intf/data3_owi/ep_dataout_11" (SFF) removed.
The signal "fp_intf/data3_owi/ep_datahold<12>" is sourceless and has been
removed.
 Sourceless block "fp_intf/data3_owi/ep_dataout_12" (SFF) removed.
The signal "fp_intf/data3_owi/ep_datahold<13>" is sourceless and has been
removed.
 Sourceless block "fp_intf/data3_owi/ep_dataout_13" (SFF) removed.
The signal "fp_intf/data3_owi/ep_datahold<14>" is sourceless and has been
removed.
 Sourceless block "fp_intf/data3_owi/ep_dataout_14" (SFF) removed.
The signal "fp_intf/data3_owi/ep_datahold<15>" is sourceless and has been
removed.
 Sourceless block "fp_intf/data3_owi/ep_dataout_15" (SFF) removed.
The signal "fp_intf/chan_owi/ep_dataout<15>" is sourceless and has been removed.
The signal "fp_intf/chan_owi/ep_dataout<14>" is sourceless and has been removed.
The signal "fp_intf/chan_owi/ep_dataout<13>" is sourceless and has been removed.
The signal "fp_intf/chan_owi/ep_dataout<12>" is sourceless and has been removed.
The signal "fp_intf/chan_owi/ep_dataout<11>" is sourceless and has been removed.
The signal "fp_intf/chan_owi/ep_dataout<10>" is sourceless and has been removed.
The signal "fp_intf/chan_owi/ep_dataout<9>" is sourceless and has been removed.
The signal "fp_intf/chan_owi/ep_dataout<8>" is sourceless and has been removed.
The signal "fp_intf/chan_owi/ep_dataout<7>" is sourceless and has been removed.
The signal "fp_intf/chan_owi/ep_dataout<6>" is sourceless and has been removed.
The signal "fp_intf/chan_owi/ep_dataout<5>" is sourceless and has been removed.
The signal "fp_intf/chan_owi/ep_datahold<5>" is sourceless and has been removed.
 Sourceless block "fp_intf/chan_owi/ep_dataout_5" (SFF) removed.
The signal "fp_intf/chan_owi/ep_datahold<6>" is sourceless and has been removed.
 Sourceless block "fp_intf/chan_owi/ep_dataout_6" (SFF) removed.
The signal "fp_intf/chan_owi/ep_datahold<7>" is sourceless and has been removed.
 Sourceless block "fp_intf/chan_owi/ep_dataout_7" (SFF) removed.
The signal "fp_intf/chan_owi/ep_datahold<8>" is sourceless and has been removed.
 Sourceless block "fp_intf/chan_owi/ep_dataout_8" (SFF) removed.
The signal "fp_intf/chan_owi/ep_datahold<9>" is sourceless and has been removed.
 Sourceless block "fp_intf/chan_owi/ep_dataout_9" (SFF) removed.
The signal "fp_intf/chan_owi/ep_datahold<10>" is sourceless and has been
removed.
 Sourceless block "fp_intf/chan_owi/ep_dataout_10" (SFF) removed.
The signal "fp_intf/chan_owi/ep_datahold<11>" is sourceless and has been
removed.
 Sourceless block "fp_intf/chan_owi/ep_dataout_11" (SFF) removed.
The signal "fp_intf/chan_owi/ep_datahold<12>" is sourceless and has been
removed.
 Sourceless block "fp_intf/chan_owi/ep_dataout_12" (SFF) removed.
The signal "fp_intf/chan_owi/ep_datahold<13>" is sourceless and has been
removed.
 Sourceless block "fp_intf/chan_owi/ep_dataout_13" (SFF) removed.
The signal "fp_intf/chan_owi/ep_datahold<14>" is sourceless and has been
removed.
 Sourceless block "fp_intf/chan_owi/ep_dataout_14" (SFF) removed.
The signal "fp_intf/chan_owi/ep_datahold<15>" is sourceless and has been
removed.
 Sourceless block "fp_intf/chan_owi/ep_dataout_15" (SFF) removed.
The signal "fp_intf/hostIf/core0/core0/GND_2_o_host_datain[2]_MUX_728_o" is
sourceless and has been removed.
 Sourceless block "fp_intf/hostIf/core0/core0/ti_trigupdate" (SFF) removed.
  The signal "fp_intf/ok1<29>" is sourceless and has been removed.
The signal "fp_intf/hostIf/core0/core0/a0/pc0/active_interrupt_value" is
sourceless and has been removed.
The signal
"fp_intf/log_pipe_buf/pipe_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"fp_intf/log_pipe_buf/pipe_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" is sourceless and has been removed.
The signal
"pid_pipe/idp/input_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
ifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and has been removed.
The signal
"pid_pipe/idp/input_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
ifo.gl0.rd/gr1.rfwft/empty_fwft_i" is sourceless and has been removed.
The signal
"pid_pipe/idp/input_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
ifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o" is sourceless
and has been removed.
 Sourceless block
"pid_pipe/idp/input_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
ifo.gl0.rd/gr1.rfwft/empty_fwft_i" (FF) removed.
 Sourceless block
"pid_pipe/idp/input_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
ifo.gl0.rd/gr1.rfwft/empty_fwft_fb" (FF) removed.
  The signal
"pid_pipe/idp/input_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
ifo.gl0.rd/gr1.rfwft/empty_fwft_fb" is sourceless and has been removed.
   Sourceless block
"pid_pipe/idp/input_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
ifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_8_o1" (ROM) removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "fp_intf/ok1<30>" is unused and has been removed.
 Unused block "fp_intf/hostIf/core0/core0/ti_blockstrobe" (SFF) removed.
Unused block
"adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas
.wsts/ram_full_i" (FF) removed.
Unused block
"dac_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas
.wsts/ram_full_i" (FF) removed.
Unused block "fp_intf/chan_owi/ep_datahold_10" (SFF) removed.
Unused block "fp_intf/chan_owi/ep_datahold_11" (SFF) removed.
Unused block "fp_intf/chan_owi/ep_datahold_12" (SFF) removed.
Unused block "fp_intf/chan_owi/ep_datahold_13" (SFF) removed.
Unused block "fp_intf/chan_owi/ep_datahold_14" (SFF) removed.
Unused block "fp_intf/chan_owi/ep_datahold_15" (SFF) removed.
Unused block "fp_intf/chan_owi/ep_datahold_5" (SFF) removed.
Unused block "fp_intf/chan_owi/ep_datahold_6" (SFF) removed.
Unused block "fp_intf/chan_owi/ep_datahold_7" (SFF) removed.
Unused block "fp_intf/chan_owi/ep_datahold_8" (SFF) removed.
Unused block "fp_intf/chan_owi/ep_datahold_9" (SFF) removed.
Unused block "fp_intf/data3_owi/ep_datahold_1" (SFF) removed.
Unused block "fp_intf/data3_owi/ep_datahold_10" (SFF) removed.
Unused block "fp_intf/data3_owi/ep_datahold_11" (SFF) removed.
Unused block "fp_intf/data3_owi/ep_datahold_12" (SFF) removed.
Unused block "fp_intf/data3_owi/ep_datahold_13" (SFF) removed.
Unused block "fp_intf/data3_owi/ep_datahold_14" (SFF) removed.
Unused block "fp_intf/data3_owi/ep_datahold_15" (SFF) removed.
Unused block "fp_intf/data3_owi/ep_datahold_2" (SFF) removed.
Unused block "fp_intf/data3_owi/ep_datahold_3" (SFF) removed.
Unused block "fp_intf/data3_owi/ep_datahold_4" (SFF) removed.
Unused block "fp_intf/data3_owi/ep_datahold_5" (SFF) removed.
Unused block "fp_intf/data3_owi/ep_datahold_6" (SFF) removed.
Unused block "fp_intf/data3_owi/ep_datahold_7" (SFF) removed.
Unused block "fp_intf/data3_owi/ep_datahold_8" (SFF) removed.
Unused block "fp_intf/data3_owi/ep_datahold_9" (SFF) removed.
Unused block
"fp_intf/hostIf/core0/core0/Mmux_GND_2_o_host_datain[2]_MUX_728_o11" (ROM)
removed.
Unused block "fp_intf/hostIf/core0/core0/a0/cb0/GND" (ZERO) removed.
Unused block "fp_intf/hostIf/core0/core0/a0/cb0/VCC" (ONE) removed.
Unused block
"fp_intf/log_pipe_buf/pipe_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" (FF) removed.
Unused block
"fp_intf/log_pipe_buf/pipe_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"pid_pipe/idp/input_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
ifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND
		adc_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gb
mg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		adc_buf/XST_GND
GND
		dac_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gb
mg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		dac_buf/XST_GND
VCC 		dac_buf/XST_VCC
GND 		fp_intf/hostIf/core0/XST_GND
VCC 		fp_intf/hostIf/core0/XST_VCC
GND 		fp_intf/hostIf/core0/core0/a0/cb0/BU2/XST_GND
FD 		fp_intf/hostIf/core0/core0/a0/pc0/sync_interrupt_flop
   optimized to 0
FD 		fp_intf/hostIf/core0/core0/a0/pc0/sync_sleep_flop
   optimized to 0
LUT2 		fp_intf/log_owo/Mmux_ok2<15:0>101
   optimized to 0
LUT2 		fp_intf/log_owo/Mmux_ok2<15:0>111
   optimized to 0
LUT2 		fp_intf/log_owo/Mmux_ok2<15:0>121
   optimized to 0
LUT2 		fp_intf/log_owo/Mmux_ok2<15:0>131
   optimized to 0
LUT2 		fp_intf/log_owo/Mmux_ok2<15:0>141
   optimized to 0
LUT2 		fp_intf/log_owo/Mmux_ok2<15:0>151
   optimized to 0
LUT2 		fp_intf/log_owo/Mmux_ok2<15:0>161
   optimized to 0
LUT2 		fp_intf/log_owo/Mmux_ok2<15:0>21
   optimized to 0
LUT2 		fp_intf/log_owo/Mmux_ok2<15:0>31
   optimized to 0
LUT2 		fp_intf/log_owo/Mmux_ok2<15:0>41
   optimized to 0
LUT2 		fp_intf/log_owo/Mmux_ok2<15:0>51
   optimized to 0
LUT2 		fp_intf/log_owo/Mmux_ok2<15:0>61
   optimized to 0
LUT2 		fp_intf/log_owo/Mmux_ok2<15:0>71
   optimized to 0
LUT2 		fp_intf/log_owo/Mmux_ok2<15:0>81
   optimized to 0
LUT2 		fp_intf/log_owo/Mmux_ok2<15:0>91
   optimized to 0
GND 		fp_intf/log_owo/XST_GND
FDRE 		fp_intf/log_owo/wirehold_1
   optimized to 0
FDRE 		fp_intf/log_owo/wirehold_10
   optimized to 0
FDRE 		fp_intf/log_owo/wirehold_11
   optimized to 0
FDRE 		fp_intf/log_owo/wirehold_12
   optimized to 0
FDRE 		fp_intf/log_owo/wirehold_13
   optimized to 0
FDRE 		fp_intf/log_owo/wirehold_14
   optimized to 0
FDRE 		fp_intf/log_owo/wirehold_15
   optimized to 0
FDRE 		fp_intf/log_owo/wirehold_2
   optimized to 0
FDRE 		fp_intf/log_owo/wirehold_3
   optimized to 0
FDRE 		fp_intf/log_owo/wirehold_4
   optimized to 0
FDRE 		fp_intf/log_owo/wirehold_5
   optimized to 0
FDRE 		fp_intf/log_owo/wirehold_6
   optimized to 0
FDRE 		fp_intf/log_owo/wirehold_7
   optimized to 0
FDRE 		fp_intf/log_owo/wirehold_8
   optimized to 0
FDRE 		fp_intf/log_owo/wirehold_9
   optimized to 0
GND 		fp_intf/log_owo_arr[0].log_owo/XST_GND
GND 		fp_intf/log_owo_arr[10].log_owo/XST_GND
GND 		fp_intf/log_owo_arr[11].log_owo/XST_GND
GND 		fp_intf/log_owo_arr[12].log_owo/XST_GND
GND 		fp_intf/log_owo_arr[13].log_owo/XST_GND
GND 		fp_intf/log_owo_arr[14].log_owo/XST_GND
GND 		fp_intf/log_owo_arr[15].log_owo/XST_GND
GND 		fp_intf/log_owo_arr[16].log_owo/XST_GND
GND 		fp_intf/log_owo_arr[17].log_owo/XST_GND
GND 		fp_intf/log_owo_arr[18].log_owo/XST_GND
GND 		fp_intf/log_owo_arr[19].log_owo/XST_GND
GND 		fp_intf/log_owo_arr[1].log_owo/XST_GND
GND 		fp_intf/log_owo_arr[2].log_owo/XST_GND
GND 		fp_intf/log_owo_arr[3].log_owo/XST_GND
GND 		fp_intf/log_owo_arr[4].log_owo/XST_GND
GND 		fp_intf/log_owo_arr[5].log_owo/XST_GND
GND 		fp_intf/log_owo_arr[6].log_owo/XST_GND
GND 		fp_intf/log_owo_arr[7].log_owo/XST_GND
GND 		fp_intf/log_owo_arr[8].log_owo/XST_GND
GND 		fp_intf/log_owo_arr[9].log_owo/XST_GND
GND
		fp_intf/log_pipe_buf/pipe_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cst
r/XST_GND
GND 		fp_intf/log_pipe_buf/pipe_buf/XST_GND
VCC 		fp_intf/log_pipe_buf/pipe_buf/XST_VCC
LUT6 		fp_intf/wireOR/ok2<101>1
   optimized to 0
LUT6 		fp_intf/wireOR/ok2<101>2
   optimized to 0
LUT6 		fp_intf/wireOR/ok2<101>3
   optimized to 0
LUT6 		fp_intf/wireOR/ok2<101>4
   optimized to 0
GND
		pid_pipe/idp/input_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_
fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_G
ND
GND 		pid_pipe/idp/input_buf/XST_GND
FD 		fp_intf/hostIf/core0/core0/a0/pc0/active_interrupt_flop
   optimized to 0

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| adc_busy_in                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| adc_convst_out                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| adc_data_a_in                      | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| adc_data_b_in                      | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| adc_n_cs_out                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| adc_os_out<0>                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| adc_os_out<1>                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| adc_os_out<2>                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| adc_reset_out                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| adc_sclk_out                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| adc_shutdown_in<0>                 | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| adc_shutdown_in<1>                 | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| adc_shutdown_in<2>                 | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| adc_shutdown_in<3>                 | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| adc_shutdown_in<4>                 | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| adc_shutdown_in<5>                 | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| adc_shutdown_in<6>                 | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| adc_shutdown_in<7>                 | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| clk17_in                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| clk50_in                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| dac_din_out                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dac_nclr_out                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| dac_nldac_out                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dac_nsync_out                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dac_sclk_out                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| dds_csb_out<0>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_csb_out<1>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_csb_out<2>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_csb_out<3>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_io_update_out<0>               | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_io_update_out<1>               | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_io_update_out<2>               | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_io_update_out<3>               | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_reset_out<0>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| dds_reset_out<1>                   | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_reset_out<2>                   | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| dds_reset_out<3>                   | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_sclk_out<0>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | ODDR         |          |          |
| dds_sclk_out<1>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| dds_sclk_out<2>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | ODDR         |          |          |
| dds_sclk_out<3>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| dds_sdio_out<0>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_sdio_out<1>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_sdio_out<2>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dds_sdio_out<3>                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hi_aa                              | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hi_in<0>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| hi_in<1>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| hi_in<2>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| hi_in<3>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| hi_in<4>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| hi_in<5>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| hi_in<6>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| hi_in<7>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| hi_inout<0>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| hi_inout<1>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| hi_inout<2>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| hi_inout<3>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| hi_inout<4>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| hi_inout<5>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| hi_inout<6>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| hi_inout<7>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| hi_inout<8>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| hi_inout<9>                        | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| hi_inout<10>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| hi_inout<11>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| hi_inout<12>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| hi_inout<13>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| hi_inout<14>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| hi_inout<15>                       | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW | IFF          |          | FIXED    |
|                                    |                  |           |                      |       |          |      | OFF          |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| hi_muxsel                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hi_out<0>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| hi_out<1>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| i2c_scl                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              | PULLUP   |          |
| i2c_sda                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              | PULLUP   |          |
| obuf_en_out                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
