PipelineCPU
======

This is a pipeline CPU writen in verilog and could work on spartan3E with 22 kinds MIPS instructions
