Cadence Genus(TM) Synthesis Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[13:28:44.196529] Configured Lic search path (23.02-s003): 5280@pgmicro01.ufrgs.br

Version: 23.12-s086_1, built Wed Jul 24 15:05:35 PDT 2024
Options: -execute {set SOMADOR cla_32bits; 
                set GEN_EFF high;
                set MAP_EFF high;
                set OPT_EFF high;} -files ../scripts/genus.tcl 
Date:    Mon Apr 07 13:28:44 2025
Host:    cadmicro-inf-el8-623207 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (6cores*12cpus*1physical cpu*12th Gen Intel(R) Core(TM) i5-12400 18432KB) (32673628KB)
PID:     400297
OS:      Rocky Linux release 8.10 (Green Obsidian)

Checking out license: Genus_Synthesis
[13:28:44.465235] Periodic Lic check successful
[13:28:44.989530] Feature usage summary:
[13:28:44.989530] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (0 seconds elapsed).

Loading tool scripts...
Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 1s, ST: 0s, FG: 0s, CPU: 0.0%}, MEM {curr: 0.8G, peak: 0.8G, phys curr: 0.0G, phys peak: 0.0G}, SYS {load: 1.0, cpu: 12, total: 31.2G, free: 15.0G}
Abnormal exit.
