diff --git a/drivers/clk/rockchip/clk-rk3288.c b/drivers/clk/rockchip/clk-rk3288.c
index d1e4481f..97fab60c 100644
--- a/drivers/clk/rockchip/clk-rk3288.c
+++ b/drivers/clk/rockchip/clk-rk3288.c
@@ -99,30 +99,56 @@ static struct rockchip_pll_rate_table rk3288_pll_rates[] = {
 	RK3066_PLL_RATE_NB( 241500000, 2, 161, 8, 1),//2560*1440@60Hz
 	RK3066_PLL_RATE( 252000000, 1, 84, 8),
 	RK3066_PLL_RATE( 216000000, 1, 72, 8),
-	RK3066_PLL_RATE( 148500000, 2, 297, 24),//1920*1080@75
-	RK3066_PLL_RATE( 135000000, 2, 315, 28),//1280*1024@75
+	RK3066_PLL_RATE( 162000000, 1, 81, 12),//1600x1200@60
+	RK3066_PLL_RATE( 154000000, 1, 77, 12),//1920x1200@60
+	RK3066_PLL_RATE( 148500000, 8, 693, 14),//1920*1080@75
+	RK3066_PLL_RATE( 135000000, 4, 315, 14),//1280*1024@75
 	RK3066_PLL_RATE( 126000000, 1, 84, 16),
-	RK3066_PLL_RATE( 119000000, 3, 357, 24),//1680*1050@60
-	RK3066_PLL_RATE( 108000000, 1, 135, 30),//1280*1024@60
-	RK3066_PLL_RATE( 88750000, 4, 355, 24),//1440*900@60
-	RK3066_PLL_RATE( 71000000, 4, 355, 30),//1280*800@@60
+	RK3066_PLL_RATE( 119000000, 3, 238, 16),//1680*1050@60
+	RK3066_PLL_RATE( 108000000, 1, 72, 16),//1280*1024@60
+	RK3066_PLL_RATE( 88750000, 6, 355, 16),//1440*900@60
+	RK3066_PLL_RATE( 71000000, 3, 142, 16),//1280*800@@60
 	RK3066_PLL_RATE( 74250000, 8, 297, 12),//1280*700@60
-	RK3066_PLL_RATE( 78800000, 2, 197, 30),//1280*720@60
-	RK3066_PLL_RATE( 75000000, 4, 375, 30),//1024*768@70
-	RK3066_PLL_RATE( 65000000, 3, 260, 32),//1024*768@@60
-	RK3066_PLL_RATE( 136750000, 4, 547, 24),//1440*900@75
-	RK3066_PLL_RATE( 106500000, 4, 497, 28),//1280*800@75, 1440*900@60
+	RK3066_PLL_RATE( 32000000, 1, 16, 12),//1024*600@43
+	RK3066_PLL_RATE( 78750000, 4, 210, 16),//1024*768
+	RK3066_PLL_RATE( 78800000, 15, 788, 16),//1280*720@60
+	RK3066_PLL_RATE( 75000000, 2, 100, 16),//1024*768@70
+	RK3066_PLL_RATE( 65000000, 3, 130, 16),//1024*768@@60
+	RK3066_PLL_RATE( 136750000, 8, 547, 12),//1440*900@75
+	RK3066_PLL_RATE( 106500000, 1, 71, 16),//1280*800@75, 1440*900@60
+	RK3066_PLL_RATE( 88750000, 6, 355, 16), //1440x900
 	RK3066_PLL_RATE( 67500000, 8, 315, 14),//640*480@75
-	RK3066_PLL_RATE( 54000000, 4, 162, 18),//640*480@60
+	RK3066_PLL_RATE( 57280000, 25, 716, 12),//832*624
+	RK3066_PLL_RATE( 50000000, 3, 100, 16),//800*600
+	//RK3066_PLL_RATE( 54000000, 4, 162, 18),//640*480@60
 	RK3066_PLL_RATE( 49500000, 1, 33, 16),//800*600@75
-	RK3066_PLL_RATE(  48000000, 1, 64, 32),
-	RK3066_PLL_RATE( 40000000, 1, 40, 24),//800*600@60
+	RK3066_PLL_RATE( 40000000, 3, 80, 16),//800*600@60
+	RK3066_PLL_RATE( 36000000, 1, 24, 16),//800*600
 	RK3066_PLL_RATE( 35500000, 3, 71, 16),//?
 	RK3066_PLL_RATE( 31500000, 3, 73, 16),//640*480@75
-	RK3066_PLL_RATE( 28320000, 5, 177, 30), //720*400@70
+	RK3066_PLL_RATE( 30240000, 25, 504, 16),//650*480
+	RK3066_PLL_RATE( 28320000, 25, 472, 16),//720*400@70
 	{ /* sentinel */ },
 };
 
+static struct rockchip_pll_rate_table rk3288_npll_rates[] = {
+	RK3066_PLL_RATE_NB(594000000, 1, 99, 4, 32),
+	RK3066_PLL_RATE_NB(585000000, 6, 585, 4, 32),
+	RK3066_PLL_RATE_NB(432000000, 3, 216, 4, 32),
+	RK3066_PLL_RATE_NB(426000000, 3, 213, 4, 32),
+	RK3066_PLL_RATE_NB(400000000, 1, 100, 6, 32),
+	RK3066_PLL_RATE_NB(342000000, 3, 171, 4, 32),
+	RK3066_PLL_RATE_NB(297000000, 2, 198, 8, 16),
+	RK3066_PLL_RATE_NB(270000000, 1, 135, 12, 32),
+	RK3066_PLL_RATE_NB(260000000, 1, 130, 12, 32),
+	RK3066_PLL_RATE_NB(148500000, 1, 99, 16, 32),
+	RK3066_PLL_RATE_NB(146250000, 6, 585, 16, 32),
+	RK3066_PLL_RATE_NB(108000000, 1, 54, 12, 32),
+	RK3066_PLL_RATE_NB(106500000, 4, 213, 12, 32),
+	RK3066_PLL_RATE_NB(85500000, 4, 171, 12, 32),
+	RK3066_PLL_RATE_NB(74250000, 4, 198, 16, 32),
+};
+
 #define RK3288_DIV_ACLK_CORE_M0_MASK	0xf
 #define RK3288_DIV_ACLK_CORE_M0_SHIFT	0
 #define RK3288_DIV_ACLK_CORE_MP_MASK	0xf
@@ -233,7 +259,7 @@ static struct rockchip_pll_clock rk3288_pll_clks[] __initdata = {
 	[gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK3288_PLL_CON(12),
 		     RK3288_MODE_CON, 12, 8, 0, rk3288_pll_rates),
 	[npll] = PLL(pll_rk3066, PLL_NPLL, "npll",  mux_pll_p, 0, RK3288_PLL_CON(16),
-		     RK3288_MODE_CON, 14, 9, 0, rk3288_pll_rates),
+		     RK3288_MODE_CON, 14, 9, 0, rk3288_npll_rates),
 };
 
 static struct clk_div_table div_hclk_cpu_t[] = {
