#PART	EK-DR11W-UG-001
#TITLE	DR11-W Direct Memory Interface Module User's Guide
1	Chapter 1	Introduction
2	1.1	General
2	1.2	Supporting Documentation
2	1.3	Functional Description
2	1.4	Maintenance Modes
2	1.5	Compatibility of DR11-W and DR11-B
2	1.6	Physical Description
1	Chapter 2	Software Interface
2	2.1	General
2	2.2	Word Count Register (WCR)
2	2.3	Bus Address Register (BAR)
2	2.4	Input Data Register/Output Data Register (IDR/ODR)
3	2.4.1	Input Data Register (IDR)
3	2.4.2	Output Data Register (ODR)
2	2.5	Control and Status Register/Error and Information Register (CSR/EIR)
3	2.5.1	Control and Status Register (CSR)
3	2.5.2	Error and Information Register (EIR)
1	Chapter 3	I/O Signals
1	Chapter 4	Theory of Operation
2	4.1	General
2	4.2	Programmed Data Transfers
2	4.3	Interrupt Operation
2	4.4	DMA Operation
1	Chapter 5	Interfacing and Programming Considerations
2	5.1	User-Device Cables
2	5.2	User-Device Signal Interface
2	5.3	I/O Signal Timing
2	5.4	Signal Integrity
2	5.5	Programming Considerations
3	5.5.1	DR11-W Mode
3	5.5.2	Timing
3	5.5.3	Programming Example
1	Chapter 6	Installation
2	6.1	Unpacking and Inspection
3	6.1.1	Unpacking
3	6.1.2	Inspection
2	6.2	Installation Procedure
2	6.3	Acceptance Testing
1	Chapter 7	Inter-Processor Links
2	7.1	General
2	7.2	Operating Modes
3	7.2.1	Word Mode
3	7.2.2	Block Mode
3	7.2.3	Burst Mode
2	7.3	Programming
3	7.3.1	Word Count Register (WCR)
3	7.3.2	Bus Address Register (BAR)
3	7.3.3	Output Data Register/Input Data Register (ODR/IDR)
3	7.3.4	Control and Status Register (CSR)
3	7.3.5	Error Information Register (EIR)
1	Chapter 8	Maintenance
2	8.1	General
2	8.2	Abstracts of Diagnostic Programs
3	8.2.1	Programs for PDP-11
3	8.2.2	Programs for VAX
1	Appendix A	I/O Signal Pin Assignments
1	Appendix B	Signal Cross-Reference (DR11-B/DR11-W)
1	Appendix C	DR11-B/DR11-W Functionality Comparison
