#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027c02efecc0 .scope module, "datapath_tb" "datapath_tb" 2 1;
 .timescale 0 0;
v0000027c02f59b30_0 .net "PC", 31 0, v0000027c02efd180_0;  1 drivers
v0000027c02f58cd0_0 .net "PC_next", 31 0, L_0000027c02f5a870;  1 drivers
v0000027c02f59bd0_0 .var "clk", 0 0;
v0000027c02f58410_0 .net "instruction", 31 0, v0000027c02efd680_0;  1 drivers
v0000027c02f582d0_0 .var "reset", 0 0;
S_0000027c02ed3f00 .scope module, "uut" "datapath" 2 8, 3 1 0, S_0000027c02efecc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC_next";
    .port_info 3 /OUTPUT 32 "PC";
    .port_info 4 /OUTPUT 32 "instruction";
L_0000027c02f5cf50 .functor AND 1, v0000027c02efd5e0_0, v0000027c02efcfa0_0, C4<1>, C4<1>;
v0000027c02f58d70_0 .net "PC", 31 0, v0000027c02efd180_0;  alias, 1 drivers
v0000027c02f58ff0_0 .net "PC_next", 31 0, L_0000027c02f5a870;  alias, 1 drivers
v0000027c02f58690_0 .net *"_ivl_1", 0 0, L_0000027c02f5aa50;  1 drivers
v0000027c02f585f0_0 .net *"_ivl_13", 0 0, L_0000027c02f5cf50;  1 drivers
v0000027c02f59270_0 .net *"_ivl_15", 0 0, L_0000027c02f5b9f0;  1 drivers
v0000027c02f59310_0 .net *"_ivl_16", 18 0, L_0000027c02f5a910;  1 drivers
v0000027c02f589b0_0 .net *"_ivl_19", 0 0, L_0000027c02f5bef0;  1 drivers
v0000027c02f59db0_0 .net *"_ivl_2", 19 0, L_0000027c02f5c670;  1 drivers
v0000027c02f598b0_0 .net *"_ivl_21", 0 0, L_0000027c02f5b270;  1 drivers
v0000027c02f59590_0 .net *"_ivl_23", 5 0, L_0000027c02f5b1d0;  1 drivers
v0000027c02f58f50_0 .net *"_ivl_25", 3 0, L_0000027c02f5aaf0;  1 drivers
L_0000027c02fc0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027c02f594f0_0 .net/2u *"_ivl_26", 0 0, L_0000027c02fc0118;  1 drivers
v0000027c02f59e50_0 .net *"_ivl_28", 31 0, L_0000027c02f5c5d0;  1 drivers
v0000027c02f59130_0 .net *"_ivl_30", 31 0, L_0000027c02f5b770;  1 drivers
L_0000027c02fc0160 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027c02f57fb0_0 .net/2u *"_ivl_32", 31 0, L_0000027c02fc0160;  1 drivers
v0000027c02f58230_0 .net *"_ivl_34", 31 0, L_0000027c02f5ab90;  1 drivers
v0000027c02f58050_0 .net *"_ivl_5", 11 0, L_0000027c02f5bdb0;  1 drivers
v0000027c02f58550_0 .net *"_ivl_6", 31 0, L_0000027c02f5c3f0;  1 drivers
v0000027c02f59630_0 .net "alu_result", 31 0, v0000027c02efdd60_0;  1 drivers
v0000027c02f58b90_0 .net "alu_sel", 3 0, v0000027c02efc6e0_0;  1 drivers
v0000027c02f58c30_0 .net "alu_src", 0 0, v0000027c02efc820_0;  1 drivers
v0000027c02f591d0_0 .net "alu_zero", 0 0, v0000027c02efcfa0_0;  1 drivers
v0000027c02f59770_0 .net "branch", 0 0, v0000027c02efd5e0_0;  1 drivers
v0000027c02f59a90_0 .net "clk", 0 0, v0000027c02f59bd0_0;  1 drivers
v0000027c02f58870_0 .net "func3", 2 0, L_0000027c02f5b590;  1 drivers
v0000027c02f58730_0 .net "func7", 6 0, L_0000027c02f5b4f0;  1 drivers
v0000027c02f593b0_0 .net "instruction", 31 0, v0000027c02efd680_0;  alias, 1 drivers
o0000027c02eff3c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027c02f59450_0 .net "mem_addr", 31 0, o0000027c02eff3c8;  0 drivers
v0000027c02f58910_0 .net "mem_read", 0 0, v0000027c02efdc20_0;  1 drivers
v0000027c02f596d0_0 .net "mem_to_reg", 0 0, v0000027c02efcdc0_0;  1 drivers
v0000027c02f587d0_0 .net "mem_write", 0 0, v0000027c02efcc80_0;  1 drivers
v0000027c02f59810_0 .net "opcode", 6 0, L_0000027c02f58370;  1 drivers
v0000027c02f58a50_0 .net "rd", 4 0, L_0000027c02f5c350;  1 drivers
v0000027c02f584b0_0 .net "read_memdata", 31 0, v0000027c02efd040_0;  1 drivers
v0000027c02f580f0_0 .net "reg_write", 0 0, v0000027c02efda40_0;  1 drivers
v0000027c02f59950_0 .net "reset", 0 0, v0000027c02f582d0_0;  1 drivers
v0000027c02f58af0_0 .net "rs1", 4 0, L_0000027c02f5b6d0;  1 drivers
v0000027c02f58e10_0 .net "rs1_data", 31 0, L_0000027c02ed94d0;  1 drivers
v0000027c02f58190_0 .net "rs2", 4 0, L_0000027c02f5c2b0;  1 drivers
v0000027c02f599f0_0 .net "rs2_data", 31 0, L_0000027c02f5c7e0;  1 drivers
v0000027c02f58eb0_0 .net "write_data", 31 0, L_0000027c02f5bf90;  1 drivers
L_0000027c02f5aa50 .part v0000027c02efd680_0, 31, 1;
LS_0000027c02f5c670_0_0 .concat [ 1 1 1 1], L_0000027c02f5aa50, L_0000027c02f5aa50, L_0000027c02f5aa50, L_0000027c02f5aa50;
LS_0000027c02f5c670_0_4 .concat [ 1 1 1 1], L_0000027c02f5aa50, L_0000027c02f5aa50, L_0000027c02f5aa50, L_0000027c02f5aa50;
LS_0000027c02f5c670_0_8 .concat [ 1 1 1 1], L_0000027c02f5aa50, L_0000027c02f5aa50, L_0000027c02f5aa50, L_0000027c02f5aa50;
LS_0000027c02f5c670_0_12 .concat [ 1 1 1 1], L_0000027c02f5aa50, L_0000027c02f5aa50, L_0000027c02f5aa50, L_0000027c02f5aa50;
LS_0000027c02f5c670_0_16 .concat [ 1 1 1 1], L_0000027c02f5aa50, L_0000027c02f5aa50, L_0000027c02f5aa50, L_0000027c02f5aa50;
LS_0000027c02f5c670_1_0 .concat [ 4 4 4 4], LS_0000027c02f5c670_0_0, LS_0000027c02f5c670_0_4, LS_0000027c02f5c670_0_8, LS_0000027c02f5c670_0_12;
LS_0000027c02f5c670_1_4 .concat [ 4 0 0 0], LS_0000027c02f5c670_0_16;
L_0000027c02f5c670 .concat [ 16 4 0 0], LS_0000027c02f5c670_1_0, LS_0000027c02f5c670_1_4;
L_0000027c02f5bdb0 .part v0000027c02efd680_0, 20, 12;
L_0000027c02f5c3f0 .concat [ 12 20 0 0], L_0000027c02f5bdb0, L_0000027c02f5c670;
L_0000027c02f5b630 .functor MUXZ 32, L_0000027c02f5c7e0, L_0000027c02f5c3f0, v0000027c02efc820_0, C4<>;
L_0000027c02f5bf90 .functor MUXZ 32, v0000027c02efdd60_0, v0000027c02efd040_0, v0000027c02efcdc0_0, C4<>;
L_0000027c02f5b9f0 .part v0000027c02efd680_0, 31, 1;
LS_0000027c02f5a910_0_0 .concat [ 1 1 1 1], L_0000027c02f5b9f0, L_0000027c02f5b9f0, L_0000027c02f5b9f0, L_0000027c02f5b9f0;
LS_0000027c02f5a910_0_4 .concat [ 1 1 1 1], L_0000027c02f5b9f0, L_0000027c02f5b9f0, L_0000027c02f5b9f0, L_0000027c02f5b9f0;
LS_0000027c02f5a910_0_8 .concat [ 1 1 1 1], L_0000027c02f5b9f0, L_0000027c02f5b9f0, L_0000027c02f5b9f0, L_0000027c02f5b9f0;
LS_0000027c02f5a910_0_12 .concat [ 1 1 1 1], L_0000027c02f5b9f0, L_0000027c02f5b9f0, L_0000027c02f5b9f0, L_0000027c02f5b9f0;
LS_0000027c02f5a910_0_16 .concat [ 1 1 1 0], L_0000027c02f5b9f0, L_0000027c02f5b9f0, L_0000027c02f5b9f0;
LS_0000027c02f5a910_1_0 .concat [ 4 4 4 4], LS_0000027c02f5a910_0_0, LS_0000027c02f5a910_0_4, LS_0000027c02f5a910_0_8, LS_0000027c02f5a910_0_12;
LS_0000027c02f5a910_1_4 .concat [ 3 0 0 0], LS_0000027c02f5a910_0_16;
L_0000027c02f5a910 .concat [ 16 3 0 0], LS_0000027c02f5a910_1_0, LS_0000027c02f5a910_1_4;
L_0000027c02f5bef0 .part v0000027c02efd680_0, 31, 1;
L_0000027c02f5b270 .part v0000027c02efd680_0, 7, 1;
L_0000027c02f5b1d0 .part v0000027c02efd680_0, 25, 6;
L_0000027c02f5aaf0 .part v0000027c02efd680_0, 8, 4;
LS_0000027c02f5c5d0_0_0 .concat [ 1 4 6 1], L_0000027c02fc0118, L_0000027c02f5aaf0, L_0000027c02f5b1d0, L_0000027c02f5b270;
LS_0000027c02f5c5d0_0_4 .concat [ 1 19 0 0], L_0000027c02f5bef0, L_0000027c02f5a910;
L_0000027c02f5c5d0 .concat [ 12 20 0 0], LS_0000027c02f5c5d0_0_0, LS_0000027c02f5c5d0_0_4;
L_0000027c02f5b770 .arith/sum 32, v0000027c02efd180_0, L_0000027c02f5c5d0;
L_0000027c02f5ab90 .arith/sum 32, v0000027c02efd180_0, L_0000027c02fc0160;
L_0000027c02f5a870 .functor MUXZ 32, L_0000027c02f5ab90, L_0000027c02f5b770, L_0000027c02f5cf50, C4<>;
S_0000027c02ed4090 .scope module, "alu_inst" "alu" 3 74, 4 4 0, S_0000027c02ed3f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "S";
    .port_info 3 /OUTPUT 32 "F";
    .port_info 4 /OUTPUT 1 "zeroflag";
v0000027c02efd220_0 .net "A", 31 0, L_0000027c02ed94d0;  alias, 1 drivers
v0000027c02efc0a0_0 .net "B", 31 0, L_0000027c02f5b630;  1 drivers
v0000027c02efdd60_0 .var "F", 31 0;
v0000027c02efcf00_0 .net "S", 3 0, v0000027c02efc6e0_0;  alias, 1 drivers
v0000027c02efcfa0_0 .var "zeroflag", 0 0;
E_0000027c02ef65b0 .event anyedge, v0000027c02efd220_0, v0000027c02efc0a0_0, v0000027c02efdd60_0, v0000027c02efcf00_0;
S_0000027c02ed4220 .scope module, "cv_inst" "CV" 3 44, 5 1 0, S_0000027c02ed3f00;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 7 "func7";
    .port_info 3 /OUTPUT 4 "alu_sel";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "mem_to_reg";
    .port_info 9 /OUTPUT 1 "alu_src";
v0000027c02efc6e0_0 .var "alu_sel", 3 0;
v0000027c02efc820_0 .var "alu_src", 0 0;
v0000027c02efd5e0_0 .var "branch", 0 0;
v0000027c02efc780_0 .net "func3", 2 0, L_0000027c02f5b590;  alias, 1 drivers
v0000027c02efc500_0 .net "func7", 6 0, L_0000027c02f5b4f0;  alias, 1 drivers
v0000027c02efdc20_0 .var "mem_read", 0 0;
v0000027c02efcdc0_0 .var "mem_to_reg", 0 0;
v0000027c02efcc80_0 .var "mem_write", 0 0;
v0000027c02efcd20_0 .net "opcode", 6 0, L_0000027c02f58370;  alias, 1 drivers
v0000027c02efda40_0 .var "reg_write", 0 0;
E_0000027c02ef5d30 .event anyedge, v0000027c02efcd20_0, v0000027c02efc780_0, v0000027c02efc500_0;
S_0000027c02ec5f40 .scope module, "data_mem_inst" "data_mem" 3 86, 6 1 0, S_0000027c02ed3f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0000027c02efdcc0 .array "DataMem", 255 0, 0 31;
v0000027c02efd540_0 .net "address", 31 0, o0000027c02eff3c8;  alias, 0 drivers
v0000027c02efca00_0 .net "clk", 0 0, v0000027c02f59bd0_0;  alias, 1 drivers
v0000027c02efc5a0_0 .net "mem_read", 0 0, v0000027c02efdc20_0;  alias, 1 drivers
v0000027c02efcb40_0 .net "mem_write", 0 0, v0000027c02efcc80_0;  alias, 1 drivers
v0000027c02efd040_0 .var "read_data", 31 0;
v0000027c02efc640_0 .net "write_data", 31 0, L_0000027c02f5c7e0;  alias, 1 drivers
E_0000027c02ef4eb0 .event posedge, v0000027c02efca00_0;
S_0000027c02ec60d0 .scope module, "instr_decoder_inst" "instruction_decoder" 3 26, 7 1 0, S_0000027c02ed3f00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 3 "func3";
    .port_info 5 /OUTPUT 7 "func7";
    .port_info 6 /OUTPUT 5 "rd";
v0000027c02efdae0_0 .net "func3", 2 0, L_0000027c02f5b590;  alias, 1 drivers
v0000027c02efd360_0 .net "func7", 6 0, L_0000027c02f5b4f0;  alias, 1 drivers
v0000027c02efc460_0 .net "instruction", 31 0, v0000027c02efd680_0;  alias, 1 drivers
v0000027c02efc8c0_0 .net "opcode", 6 0, L_0000027c02f58370;  alias, 1 drivers
v0000027c02efbf60_0 .net "rd", 4 0, L_0000027c02f5c350;  alias, 1 drivers
v0000027c02efd4a0_0 .net "rs1", 4 0, L_0000027c02f5b6d0;  alias, 1 drivers
v0000027c02efd2c0_0 .net "rs2", 4 0, L_0000027c02f5c2b0;  alias, 1 drivers
L_0000027c02f58370 .part v0000027c02efd680_0, 0, 7;
L_0000027c02f5b6d0 .part v0000027c02efd680_0, 15, 5;
L_0000027c02f5c2b0 .part v0000027c02efd680_0, 20, 5;
L_0000027c02f5b590 .part v0000027c02efd680_0, 12, 3;
L_0000027c02f5b4f0 .part v0000027c02efd680_0, 25, 7;
L_0000027c02f5c350 .part v0000027c02efd680_0, 7, 5;
S_0000027c02ec6260 .scope module, "instr_mem_inst" "instruction_memory" 3 17, 8 1 0, S_0000027c02ed3f00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instruction";
v0000027c02efd0e0_0 .net "addr", 31 0, v0000027c02efd180_0;  alias, 1 drivers
v0000027c02efd900 .array "instr_mem", 255 0, 31 0;
v0000027c02efd680_0 .var "instruction", 31 0;
v0000027c02efd900_0 .array/port v0000027c02efd900, 0;
v0000027c02efd900_1 .array/port v0000027c02efd900, 1;
v0000027c02efd900_2 .array/port v0000027c02efd900, 2;
E_0000027c02ef5970/0 .event anyedge, v0000027c02efd0e0_0, v0000027c02efd900_0, v0000027c02efd900_1, v0000027c02efd900_2;
v0000027c02efd900_3 .array/port v0000027c02efd900, 3;
v0000027c02efd900_4 .array/port v0000027c02efd900, 4;
v0000027c02efd900_5 .array/port v0000027c02efd900, 5;
v0000027c02efd900_6 .array/port v0000027c02efd900, 6;
E_0000027c02ef5970/1 .event anyedge, v0000027c02efd900_3, v0000027c02efd900_4, v0000027c02efd900_5, v0000027c02efd900_6;
v0000027c02efd900_7 .array/port v0000027c02efd900, 7;
v0000027c02efd900_8 .array/port v0000027c02efd900, 8;
v0000027c02efd900_9 .array/port v0000027c02efd900, 9;
v0000027c02efd900_10 .array/port v0000027c02efd900, 10;
E_0000027c02ef5970/2 .event anyedge, v0000027c02efd900_7, v0000027c02efd900_8, v0000027c02efd900_9, v0000027c02efd900_10;
v0000027c02efd900_11 .array/port v0000027c02efd900, 11;
v0000027c02efd900_12 .array/port v0000027c02efd900, 12;
v0000027c02efd900_13 .array/port v0000027c02efd900, 13;
v0000027c02efd900_14 .array/port v0000027c02efd900, 14;
E_0000027c02ef5970/3 .event anyedge, v0000027c02efd900_11, v0000027c02efd900_12, v0000027c02efd900_13, v0000027c02efd900_14;
v0000027c02efd900_15 .array/port v0000027c02efd900, 15;
v0000027c02efd900_16 .array/port v0000027c02efd900, 16;
v0000027c02efd900_17 .array/port v0000027c02efd900, 17;
v0000027c02efd900_18 .array/port v0000027c02efd900, 18;
E_0000027c02ef5970/4 .event anyedge, v0000027c02efd900_15, v0000027c02efd900_16, v0000027c02efd900_17, v0000027c02efd900_18;
v0000027c02efd900_19 .array/port v0000027c02efd900, 19;
v0000027c02efd900_20 .array/port v0000027c02efd900, 20;
v0000027c02efd900_21 .array/port v0000027c02efd900, 21;
v0000027c02efd900_22 .array/port v0000027c02efd900, 22;
E_0000027c02ef5970/5 .event anyedge, v0000027c02efd900_19, v0000027c02efd900_20, v0000027c02efd900_21, v0000027c02efd900_22;
v0000027c02efd900_23 .array/port v0000027c02efd900, 23;
v0000027c02efd900_24 .array/port v0000027c02efd900, 24;
v0000027c02efd900_25 .array/port v0000027c02efd900, 25;
v0000027c02efd900_26 .array/port v0000027c02efd900, 26;
E_0000027c02ef5970/6 .event anyedge, v0000027c02efd900_23, v0000027c02efd900_24, v0000027c02efd900_25, v0000027c02efd900_26;
v0000027c02efd900_27 .array/port v0000027c02efd900, 27;
v0000027c02efd900_28 .array/port v0000027c02efd900, 28;
v0000027c02efd900_29 .array/port v0000027c02efd900, 29;
v0000027c02efd900_30 .array/port v0000027c02efd900, 30;
E_0000027c02ef5970/7 .event anyedge, v0000027c02efd900_27, v0000027c02efd900_28, v0000027c02efd900_29, v0000027c02efd900_30;
v0000027c02efd900_31 .array/port v0000027c02efd900, 31;
v0000027c02efd900_32 .array/port v0000027c02efd900, 32;
v0000027c02efd900_33 .array/port v0000027c02efd900, 33;
v0000027c02efd900_34 .array/port v0000027c02efd900, 34;
E_0000027c02ef5970/8 .event anyedge, v0000027c02efd900_31, v0000027c02efd900_32, v0000027c02efd900_33, v0000027c02efd900_34;
v0000027c02efd900_35 .array/port v0000027c02efd900, 35;
v0000027c02efd900_36 .array/port v0000027c02efd900, 36;
v0000027c02efd900_37 .array/port v0000027c02efd900, 37;
v0000027c02efd900_38 .array/port v0000027c02efd900, 38;
E_0000027c02ef5970/9 .event anyedge, v0000027c02efd900_35, v0000027c02efd900_36, v0000027c02efd900_37, v0000027c02efd900_38;
v0000027c02efd900_39 .array/port v0000027c02efd900, 39;
v0000027c02efd900_40 .array/port v0000027c02efd900, 40;
v0000027c02efd900_41 .array/port v0000027c02efd900, 41;
v0000027c02efd900_42 .array/port v0000027c02efd900, 42;
E_0000027c02ef5970/10 .event anyedge, v0000027c02efd900_39, v0000027c02efd900_40, v0000027c02efd900_41, v0000027c02efd900_42;
v0000027c02efd900_43 .array/port v0000027c02efd900, 43;
v0000027c02efd900_44 .array/port v0000027c02efd900, 44;
v0000027c02efd900_45 .array/port v0000027c02efd900, 45;
v0000027c02efd900_46 .array/port v0000027c02efd900, 46;
E_0000027c02ef5970/11 .event anyedge, v0000027c02efd900_43, v0000027c02efd900_44, v0000027c02efd900_45, v0000027c02efd900_46;
v0000027c02efd900_47 .array/port v0000027c02efd900, 47;
v0000027c02efd900_48 .array/port v0000027c02efd900, 48;
v0000027c02efd900_49 .array/port v0000027c02efd900, 49;
v0000027c02efd900_50 .array/port v0000027c02efd900, 50;
E_0000027c02ef5970/12 .event anyedge, v0000027c02efd900_47, v0000027c02efd900_48, v0000027c02efd900_49, v0000027c02efd900_50;
v0000027c02efd900_51 .array/port v0000027c02efd900, 51;
v0000027c02efd900_52 .array/port v0000027c02efd900, 52;
v0000027c02efd900_53 .array/port v0000027c02efd900, 53;
v0000027c02efd900_54 .array/port v0000027c02efd900, 54;
E_0000027c02ef5970/13 .event anyedge, v0000027c02efd900_51, v0000027c02efd900_52, v0000027c02efd900_53, v0000027c02efd900_54;
v0000027c02efd900_55 .array/port v0000027c02efd900, 55;
v0000027c02efd900_56 .array/port v0000027c02efd900, 56;
v0000027c02efd900_57 .array/port v0000027c02efd900, 57;
v0000027c02efd900_58 .array/port v0000027c02efd900, 58;
E_0000027c02ef5970/14 .event anyedge, v0000027c02efd900_55, v0000027c02efd900_56, v0000027c02efd900_57, v0000027c02efd900_58;
v0000027c02efd900_59 .array/port v0000027c02efd900, 59;
v0000027c02efd900_60 .array/port v0000027c02efd900, 60;
v0000027c02efd900_61 .array/port v0000027c02efd900, 61;
v0000027c02efd900_62 .array/port v0000027c02efd900, 62;
E_0000027c02ef5970/15 .event anyedge, v0000027c02efd900_59, v0000027c02efd900_60, v0000027c02efd900_61, v0000027c02efd900_62;
v0000027c02efd900_63 .array/port v0000027c02efd900, 63;
v0000027c02efd900_64 .array/port v0000027c02efd900, 64;
v0000027c02efd900_65 .array/port v0000027c02efd900, 65;
v0000027c02efd900_66 .array/port v0000027c02efd900, 66;
E_0000027c02ef5970/16 .event anyedge, v0000027c02efd900_63, v0000027c02efd900_64, v0000027c02efd900_65, v0000027c02efd900_66;
v0000027c02efd900_67 .array/port v0000027c02efd900, 67;
v0000027c02efd900_68 .array/port v0000027c02efd900, 68;
v0000027c02efd900_69 .array/port v0000027c02efd900, 69;
v0000027c02efd900_70 .array/port v0000027c02efd900, 70;
E_0000027c02ef5970/17 .event anyedge, v0000027c02efd900_67, v0000027c02efd900_68, v0000027c02efd900_69, v0000027c02efd900_70;
v0000027c02efd900_71 .array/port v0000027c02efd900, 71;
v0000027c02efd900_72 .array/port v0000027c02efd900, 72;
v0000027c02efd900_73 .array/port v0000027c02efd900, 73;
v0000027c02efd900_74 .array/port v0000027c02efd900, 74;
E_0000027c02ef5970/18 .event anyedge, v0000027c02efd900_71, v0000027c02efd900_72, v0000027c02efd900_73, v0000027c02efd900_74;
v0000027c02efd900_75 .array/port v0000027c02efd900, 75;
v0000027c02efd900_76 .array/port v0000027c02efd900, 76;
v0000027c02efd900_77 .array/port v0000027c02efd900, 77;
v0000027c02efd900_78 .array/port v0000027c02efd900, 78;
E_0000027c02ef5970/19 .event anyedge, v0000027c02efd900_75, v0000027c02efd900_76, v0000027c02efd900_77, v0000027c02efd900_78;
v0000027c02efd900_79 .array/port v0000027c02efd900, 79;
v0000027c02efd900_80 .array/port v0000027c02efd900, 80;
v0000027c02efd900_81 .array/port v0000027c02efd900, 81;
v0000027c02efd900_82 .array/port v0000027c02efd900, 82;
E_0000027c02ef5970/20 .event anyedge, v0000027c02efd900_79, v0000027c02efd900_80, v0000027c02efd900_81, v0000027c02efd900_82;
v0000027c02efd900_83 .array/port v0000027c02efd900, 83;
v0000027c02efd900_84 .array/port v0000027c02efd900, 84;
v0000027c02efd900_85 .array/port v0000027c02efd900, 85;
v0000027c02efd900_86 .array/port v0000027c02efd900, 86;
E_0000027c02ef5970/21 .event anyedge, v0000027c02efd900_83, v0000027c02efd900_84, v0000027c02efd900_85, v0000027c02efd900_86;
v0000027c02efd900_87 .array/port v0000027c02efd900, 87;
v0000027c02efd900_88 .array/port v0000027c02efd900, 88;
v0000027c02efd900_89 .array/port v0000027c02efd900, 89;
v0000027c02efd900_90 .array/port v0000027c02efd900, 90;
E_0000027c02ef5970/22 .event anyedge, v0000027c02efd900_87, v0000027c02efd900_88, v0000027c02efd900_89, v0000027c02efd900_90;
v0000027c02efd900_91 .array/port v0000027c02efd900, 91;
v0000027c02efd900_92 .array/port v0000027c02efd900, 92;
v0000027c02efd900_93 .array/port v0000027c02efd900, 93;
v0000027c02efd900_94 .array/port v0000027c02efd900, 94;
E_0000027c02ef5970/23 .event anyedge, v0000027c02efd900_91, v0000027c02efd900_92, v0000027c02efd900_93, v0000027c02efd900_94;
v0000027c02efd900_95 .array/port v0000027c02efd900, 95;
v0000027c02efd900_96 .array/port v0000027c02efd900, 96;
v0000027c02efd900_97 .array/port v0000027c02efd900, 97;
v0000027c02efd900_98 .array/port v0000027c02efd900, 98;
E_0000027c02ef5970/24 .event anyedge, v0000027c02efd900_95, v0000027c02efd900_96, v0000027c02efd900_97, v0000027c02efd900_98;
v0000027c02efd900_99 .array/port v0000027c02efd900, 99;
v0000027c02efd900_100 .array/port v0000027c02efd900, 100;
v0000027c02efd900_101 .array/port v0000027c02efd900, 101;
v0000027c02efd900_102 .array/port v0000027c02efd900, 102;
E_0000027c02ef5970/25 .event anyedge, v0000027c02efd900_99, v0000027c02efd900_100, v0000027c02efd900_101, v0000027c02efd900_102;
v0000027c02efd900_103 .array/port v0000027c02efd900, 103;
v0000027c02efd900_104 .array/port v0000027c02efd900, 104;
v0000027c02efd900_105 .array/port v0000027c02efd900, 105;
v0000027c02efd900_106 .array/port v0000027c02efd900, 106;
E_0000027c02ef5970/26 .event anyedge, v0000027c02efd900_103, v0000027c02efd900_104, v0000027c02efd900_105, v0000027c02efd900_106;
v0000027c02efd900_107 .array/port v0000027c02efd900, 107;
v0000027c02efd900_108 .array/port v0000027c02efd900, 108;
v0000027c02efd900_109 .array/port v0000027c02efd900, 109;
v0000027c02efd900_110 .array/port v0000027c02efd900, 110;
E_0000027c02ef5970/27 .event anyedge, v0000027c02efd900_107, v0000027c02efd900_108, v0000027c02efd900_109, v0000027c02efd900_110;
v0000027c02efd900_111 .array/port v0000027c02efd900, 111;
v0000027c02efd900_112 .array/port v0000027c02efd900, 112;
v0000027c02efd900_113 .array/port v0000027c02efd900, 113;
v0000027c02efd900_114 .array/port v0000027c02efd900, 114;
E_0000027c02ef5970/28 .event anyedge, v0000027c02efd900_111, v0000027c02efd900_112, v0000027c02efd900_113, v0000027c02efd900_114;
v0000027c02efd900_115 .array/port v0000027c02efd900, 115;
v0000027c02efd900_116 .array/port v0000027c02efd900, 116;
v0000027c02efd900_117 .array/port v0000027c02efd900, 117;
v0000027c02efd900_118 .array/port v0000027c02efd900, 118;
E_0000027c02ef5970/29 .event anyedge, v0000027c02efd900_115, v0000027c02efd900_116, v0000027c02efd900_117, v0000027c02efd900_118;
v0000027c02efd900_119 .array/port v0000027c02efd900, 119;
v0000027c02efd900_120 .array/port v0000027c02efd900, 120;
v0000027c02efd900_121 .array/port v0000027c02efd900, 121;
v0000027c02efd900_122 .array/port v0000027c02efd900, 122;
E_0000027c02ef5970/30 .event anyedge, v0000027c02efd900_119, v0000027c02efd900_120, v0000027c02efd900_121, v0000027c02efd900_122;
v0000027c02efd900_123 .array/port v0000027c02efd900, 123;
v0000027c02efd900_124 .array/port v0000027c02efd900, 124;
v0000027c02efd900_125 .array/port v0000027c02efd900, 125;
v0000027c02efd900_126 .array/port v0000027c02efd900, 126;
E_0000027c02ef5970/31 .event anyedge, v0000027c02efd900_123, v0000027c02efd900_124, v0000027c02efd900_125, v0000027c02efd900_126;
v0000027c02efd900_127 .array/port v0000027c02efd900, 127;
v0000027c02efd900_128 .array/port v0000027c02efd900, 128;
v0000027c02efd900_129 .array/port v0000027c02efd900, 129;
v0000027c02efd900_130 .array/port v0000027c02efd900, 130;
E_0000027c02ef5970/32 .event anyedge, v0000027c02efd900_127, v0000027c02efd900_128, v0000027c02efd900_129, v0000027c02efd900_130;
v0000027c02efd900_131 .array/port v0000027c02efd900, 131;
v0000027c02efd900_132 .array/port v0000027c02efd900, 132;
v0000027c02efd900_133 .array/port v0000027c02efd900, 133;
v0000027c02efd900_134 .array/port v0000027c02efd900, 134;
E_0000027c02ef5970/33 .event anyedge, v0000027c02efd900_131, v0000027c02efd900_132, v0000027c02efd900_133, v0000027c02efd900_134;
v0000027c02efd900_135 .array/port v0000027c02efd900, 135;
v0000027c02efd900_136 .array/port v0000027c02efd900, 136;
v0000027c02efd900_137 .array/port v0000027c02efd900, 137;
v0000027c02efd900_138 .array/port v0000027c02efd900, 138;
E_0000027c02ef5970/34 .event anyedge, v0000027c02efd900_135, v0000027c02efd900_136, v0000027c02efd900_137, v0000027c02efd900_138;
v0000027c02efd900_139 .array/port v0000027c02efd900, 139;
v0000027c02efd900_140 .array/port v0000027c02efd900, 140;
v0000027c02efd900_141 .array/port v0000027c02efd900, 141;
v0000027c02efd900_142 .array/port v0000027c02efd900, 142;
E_0000027c02ef5970/35 .event anyedge, v0000027c02efd900_139, v0000027c02efd900_140, v0000027c02efd900_141, v0000027c02efd900_142;
v0000027c02efd900_143 .array/port v0000027c02efd900, 143;
v0000027c02efd900_144 .array/port v0000027c02efd900, 144;
v0000027c02efd900_145 .array/port v0000027c02efd900, 145;
v0000027c02efd900_146 .array/port v0000027c02efd900, 146;
E_0000027c02ef5970/36 .event anyedge, v0000027c02efd900_143, v0000027c02efd900_144, v0000027c02efd900_145, v0000027c02efd900_146;
v0000027c02efd900_147 .array/port v0000027c02efd900, 147;
v0000027c02efd900_148 .array/port v0000027c02efd900, 148;
v0000027c02efd900_149 .array/port v0000027c02efd900, 149;
v0000027c02efd900_150 .array/port v0000027c02efd900, 150;
E_0000027c02ef5970/37 .event anyedge, v0000027c02efd900_147, v0000027c02efd900_148, v0000027c02efd900_149, v0000027c02efd900_150;
v0000027c02efd900_151 .array/port v0000027c02efd900, 151;
v0000027c02efd900_152 .array/port v0000027c02efd900, 152;
v0000027c02efd900_153 .array/port v0000027c02efd900, 153;
v0000027c02efd900_154 .array/port v0000027c02efd900, 154;
E_0000027c02ef5970/38 .event anyedge, v0000027c02efd900_151, v0000027c02efd900_152, v0000027c02efd900_153, v0000027c02efd900_154;
v0000027c02efd900_155 .array/port v0000027c02efd900, 155;
v0000027c02efd900_156 .array/port v0000027c02efd900, 156;
v0000027c02efd900_157 .array/port v0000027c02efd900, 157;
v0000027c02efd900_158 .array/port v0000027c02efd900, 158;
E_0000027c02ef5970/39 .event anyedge, v0000027c02efd900_155, v0000027c02efd900_156, v0000027c02efd900_157, v0000027c02efd900_158;
v0000027c02efd900_159 .array/port v0000027c02efd900, 159;
v0000027c02efd900_160 .array/port v0000027c02efd900, 160;
v0000027c02efd900_161 .array/port v0000027c02efd900, 161;
v0000027c02efd900_162 .array/port v0000027c02efd900, 162;
E_0000027c02ef5970/40 .event anyedge, v0000027c02efd900_159, v0000027c02efd900_160, v0000027c02efd900_161, v0000027c02efd900_162;
v0000027c02efd900_163 .array/port v0000027c02efd900, 163;
v0000027c02efd900_164 .array/port v0000027c02efd900, 164;
v0000027c02efd900_165 .array/port v0000027c02efd900, 165;
v0000027c02efd900_166 .array/port v0000027c02efd900, 166;
E_0000027c02ef5970/41 .event anyedge, v0000027c02efd900_163, v0000027c02efd900_164, v0000027c02efd900_165, v0000027c02efd900_166;
v0000027c02efd900_167 .array/port v0000027c02efd900, 167;
v0000027c02efd900_168 .array/port v0000027c02efd900, 168;
v0000027c02efd900_169 .array/port v0000027c02efd900, 169;
v0000027c02efd900_170 .array/port v0000027c02efd900, 170;
E_0000027c02ef5970/42 .event anyedge, v0000027c02efd900_167, v0000027c02efd900_168, v0000027c02efd900_169, v0000027c02efd900_170;
v0000027c02efd900_171 .array/port v0000027c02efd900, 171;
v0000027c02efd900_172 .array/port v0000027c02efd900, 172;
v0000027c02efd900_173 .array/port v0000027c02efd900, 173;
v0000027c02efd900_174 .array/port v0000027c02efd900, 174;
E_0000027c02ef5970/43 .event anyedge, v0000027c02efd900_171, v0000027c02efd900_172, v0000027c02efd900_173, v0000027c02efd900_174;
v0000027c02efd900_175 .array/port v0000027c02efd900, 175;
v0000027c02efd900_176 .array/port v0000027c02efd900, 176;
v0000027c02efd900_177 .array/port v0000027c02efd900, 177;
v0000027c02efd900_178 .array/port v0000027c02efd900, 178;
E_0000027c02ef5970/44 .event anyedge, v0000027c02efd900_175, v0000027c02efd900_176, v0000027c02efd900_177, v0000027c02efd900_178;
v0000027c02efd900_179 .array/port v0000027c02efd900, 179;
v0000027c02efd900_180 .array/port v0000027c02efd900, 180;
v0000027c02efd900_181 .array/port v0000027c02efd900, 181;
v0000027c02efd900_182 .array/port v0000027c02efd900, 182;
E_0000027c02ef5970/45 .event anyedge, v0000027c02efd900_179, v0000027c02efd900_180, v0000027c02efd900_181, v0000027c02efd900_182;
v0000027c02efd900_183 .array/port v0000027c02efd900, 183;
v0000027c02efd900_184 .array/port v0000027c02efd900, 184;
v0000027c02efd900_185 .array/port v0000027c02efd900, 185;
v0000027c02efd900_186 .array/port v0000027c02efd900, 186;
E_0000027c02ef5970/46 .event anyedge, v0000027c02efd900_183, v0000027c02efd900_184, v0000027c02efd900_185, v0000027c02efd900_186;
v0000027c02efd900_187 .array/port v0000027c02efd900, 187;
v0000027c02efd900_188 .array/port v0000027c02efd900, 188;
v0000027c02efd900_189 .array/port v0000027c02efd900, 189;
v0000027c02efd900_190 .array/port v0000027c02efd900, 190;
E_0000027c02ef5970/47 .event anyedge, v0000027c02efd900_187, v0000027c02efd900_188, v0000027c02efd900_189, v0000027c02efd900_190;
v0000027c02efd900_191 .array/port v0000027c02efd900, 191;
v0000027c02efd900_192 .array/port v0000027c02efd900, 192;
v0000027c02efd900_193 .array/port v0000027c02efd900, 193;
v0000027c02efd900_194 .array/port v0000027c02efd900, 194;
E_0000027c02ef5970/48 .event anyedge, v0000027c02efd900_191, v0000027c02efd900_192, v0000027c02efd900_193, v0000027c02efd900_194;
v0000027c02efd900_195 .array/port v0000027c02efd900, 195;
v0000027c02efd900_196 .array/port v0000027c02efd900, 196;
v0000027c02efd900_197 .array/port v0000027c02efd900, 197;
v0000027c02efd900_198 .array/port v0000027c02efd900, 198;
E_0000027c02ef5970/49 .event anyedge, v0000027c02efd900_195, v0000027c02efd900_196, v0000027c02efd900_197, v0000027c02efd900_198;
v0000027c02efd900_199 .array/port v0000027c02efd900, 199;
v0000027c02efd900_200 .array/port v0000027c02efd900, 200;
v0000027c02efd900_201 .array/port v0000027c02efd900, 201;
v0000027c02efd900_202 .array/port v0000027c02efd900, 202;
E_0000027c02ef5970/50 .event anyedge, v0000027c02efd900_199, v0000027c02efd900_200, v0000027c02efd900_201, v0000027c02efd900_202;
v0000027c02efd900_203 .array/port v0000027c02efd900, 203;
v0000027c02efd900_204 .array/port v0000027c02efd900, 204;
v0000027c02efd900_205 .array/port v0000027c02efd900, 205;
v0000027c02efd900_206 .array/port v0000027c02efd900, 206;
E_0000027c02ef5970/51 .event anyedge, v0000027c02efd900_203, v0000027c02efd900_204, v0000027c02efd900_205, v0000027c02efd900_206;
v0000027c02efd900_207 .array/port v0000027c02efd900, 207;
v0000027c02efd900_208 .array/port v0000027c02efd900, 208;
v0000027c02efd900_209 .array/port v0000027c02efd900, 209;
v0000027c02efd900_210 .array/port v0000027c02efd900, 210;
E_0000027c02ef5970/52 .event anyedge, v0000027c02efd900_207, v0000027c02efd900_208, v0000027c02efd900_209, v0000027c02efd900_210;
v0000027c02efd900_211 .array/port v0000027c02efd900, 211;
v0000027c02efd900_212 .array/port v0000027c02efd900, 212;
v0000027c02efd900_213 .array/port v0000027c02efd900, 213;
v0000027c02efd900_214 .array/port v0000027c02efd900, 214;
E_0000027c02ef5970/53 .event anyedge, v0000027c02efd900_211, v0000027c02efd900_212, v0000027c02efd900_213, v0000027c02efd900_214;
v0000027c02efd900_215 .array/port v0000027c02efd900, 215;
v0000027c02efd900_216 .array/port v0000027c02efd900, 216;
v0000027c02efd900_217 .array/port v0000027c02efd900, 217;
v0000027c02efd900_218 .array/port v0000027c02efd900, 218;
E_0000027c02ef5970/54 .event anyedge, v0000027c02efd900_215, v0000027c02efd900_216, v0000027c02efd900_217, v0000027c02efd900_218;
v0000027c02efd900_219 .array/port v0000027c02efd900, 219;
v0000027c02efd900_220 .array/port v0000027c02efd900, 220;
v0000027c02efd900_221 .array/port v0000027c02efd900, 221;
v0000027c02efd900_222 .array/port v0000027c02efd900, 222;
E_0000027c02ef5970/55 .event anyedge, v0000027c02efd900_219, v0000027c02efd900_220, v0000027c02efd900_221, v0000027c02efd900_222;
v0000027c02efd900_223 .array/port v0000027c02efd900, 223;
v0000027c02efd900_224 .array/port v0000027c02efd900, 224;
v0000027c02efd900_225 .array/port v0000027c02efd900, 225;
v0000027c02efd900_226 .array/port v0000027c02efd900, 226;
E_0000027c02ef5970/56 .event anyedge, v0000027c02efd900_223, v0000027c02efd900_224, v0000027c02efd900_225, v0000027c02efd900_226;
v0000027c02efd900_227 .array/port v0000027c02efd900, 227;
v0000027c02efd900_228 .array/port v0000027c02efd900, 228;
v0000027c02efd900_229 .array/port v0000027c02efd900, 229;
v0000027c02efd900_230 .array/port v0000027c02efd900, 230;
E_0000027c02ef5970/57 .event anyedge, v0000027c02efd900_227, v0000027c02efd900_228, v0000027c02efd900_229, v0000027c02efd900_230;
v0000027c02efd900_231 .array/port v0000027c02efd900, 231;
v0000027c02efd900_232 .array/port v0000027c02efd900, 232;
v0000027c02efd900_233 .array/port v0000027c02efd900, 233;
v0000027c02efd900_234 .array/port v0000027c02efd900, 234;
E_0000027c02ef5970/58 .event anyedge, v0000027c02efd900_231, v0000027c02efd900_232, v0000027c02efd900_233, v0000027c02efd900_234;
v0000027c02efd900_235 .array/port v0000027c02efd900, 235;
v0000027c02efd900_236 .array/port v0000027c02efd900, 236;
v0000027c02efd900_237 .array/port v0000027c02efd900, 237;
v0000027c02efd900_238 .array/port v0000027c02efd900, 238;
E_0000027c02ef5970/59 .event anyedge, v0000027c02efd900_235, v0000027c02efd900_236, v0000027c02efd900_237, v0000027c02efd900_238;
v0000027c02efd900_239 .array/port v0000027c02efd900, 239;
v0000027c02efd900_240 .array/port v0000027c02efd900, 240;
v0000027c02efd900_241 .array/port v0000027c02efd900, 241;
v0000027c02efd900_242 .array/port v0000027c02efd900, 242;
E_0000027c02ef5970/60 .event anyedge, v0000027c02efd900_239, v0000027c02efd900_240, v0000027c02efd900_241, v0000027c02efd900_242;
v0000027c02efd900_243 .array/port v0000027c02efd900, 243;
v0000027c02efd900_244 .array/port v0000027c02efd900, 244;
v0000027c02efd900_245 .array/port v0000027c02efd900, 245;
v0000027c02efd900_246 .array/port v0000027c02efd900, 246;
E_0000027c02ef5970/61 .event anyedge, v0000027c02efd900_243, v0000027c02efd900_244, v0000027c02efd900_245, v0000027c02efd900_246;
v0000027c02efd900_247 .array/port v0000027c02efd900, 247;
v0000027c02efd900_248 .array/port v0000027c02efd900, 248;
v0000027c02efd900_249 .array/port v0000027c02efd900, 249;
v0000027c02efd900_250 .array/port v0000027c02efd900, 250;
E_0000027c02ef5970/62 .event anyedge, v0000027c02efd900_247, v0000027c02efd900_248, v0000027c02efd900_249, v0000027c02efd900_250;
v0000027c02efd900_251 .array/port v0000027c02efd900, 251;
v0000027c02efd900_252 .array/port v0000027c02efd900, 252;
v0000027c02efd900_253 .array/port v0000027c02efd900, 253;
v0000027c02efd900_254 .array/port v0000027c02efd900, 254;
E_0000027c02ef5970/63 .event anyedge, v0000027c02efd900_251, v0000027c02efd900_252, v0000027c02efd900_253, v0000027c02efd900_254;
v0000027c02efd900_255 .array/port v0000027c02efd900, 255;
E_0000027c02ef5970/64 .event anyedge, v0000027c02efd900_255;
E_0000027c02ef5970 .event/or E_0000027c02ef5970/0, E_0000027c02ef5970/1, E_0000027c02ef5970/2, E_0000027c02ef5970/3, E_0000027c02ef5970/4, E_0000027c02ef5970/5, E_0000027c02ef5970/6, E_0000027c02ef5970/7, E_0000027c02ef5970/8, E_0000027c02ef5970/9, E_0000027c02ef5970/10, E_0000027c02ef5970/11, E_0000027c02ef5970/12, E_0000027c02ef5970/13, E_0000027c02ef5970/14, E_0000027c02ef5970/15, E_0000027c02ef5970/16, E_0000027c02ef5970/17, E_0000027c02ef5970/18, E_0000027c02ef5970/19, E_0000027c02ef5970/20, E_0000027c02ef5970/21, E_0000027c02ef5970/22, E_0000027c02ef5970/23, E_0000027c02ef5970/24, E_0000027c02ef5970/25, E_0000027c02ef5970/26, E_0000027c02ef5970/27, E_0000027c02ef5970/28, E_0000027c02ef5970/29, E_0000027c02ef5970/30, E_0000027c02ef5970/31, E_0000027c02ef5970/32, E_0000027c02ef5970/33, E_0000027c02ef5970/34, E_0000027c02ef5970/35, E_0000027c02ef5970/36, E_0000027c02ef5970/37, E_0000027c02ef5970/38, E_0000027c02ef5970/39, E_0000027c02ef5970/40, E_0000027c02ef5970/41, E_0000027c02ef5970/42, E_0000027c02ef5970/43, E_0000027c02ef5970/44, E_0000027c02ef5970/45, E_0000027c02ef5970/46, E_0000027c02ef5970/47, E_0000027c02ef5970/48, E_0000027c02ef5970/49, E_0000027c02ef5970/50, E_0000027c02ef5970/51, E_0000027c02ef5970/52, E_0000027c02ef5970/53, E_0000027c02ef5970/54, E_0000027c02ef5970/55, E_0000027c02ef5970/56, E_0000027c02ef5970/57, E_0000027c02ef5970/58, E_0000027c02ef5970/59, E_0000027c02ef5970/60, E_0000027c02ef5970/61, E_0000027c02ef5970/62, E_0000027c02ef5970/63, E_0000027c02ef5970/64;
S_0000027c02ebb4e0 .scope module, "pc_inst" "ProgramCounter" 3 9, 9 1 0, S_0000027c02ed3f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_next";
    .port_info 3 /OUTPUT 32 "PC";
v0000027c02efd180_0 .var "PC", 31 0;
v0000027c02efcaa0_0 .net "PC_next", 31 0, L_0000027c02f5a870;  alias, 1 drivers
v0000027c02efde00_0 .net "clk", 0 0, v0000027c02f59bd0_0;  alias, 1 drivers
v0000027c02efcbe0_0 .net "reset", 0 0, v0000027c02f582d0_0;  alias, 1 drivers
E_0000027c02ef4af0 .event posedge, v0000027c02efcbe0_0, v0000027c02efca00_0;
S_0000027c02ebb670 .scope module, "reg_file_inst" "register_file" 3 59, 10 1 0, S_0000027c02ed3f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
L_0000027c02ed94d0 .functor BUFZ 32, L_0000027c02f5bd10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027c02f5c7e0 .functor BUFZ 32, L_0000027c02f5ad70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027c02efd400_0 .net *"_ivl_0", 31 0, L_0000027c02f5bd10;  1 drivers
v0000027c02efd720_0 .net *"_ivl_10", 6 0, L_0000027c02f5be50;  1 drivers
L_0000027c02fc00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027c02efdb80_0 .net *"_ivl_13", 1 0, L_0000027c02fc00d0;  1 drivers
v0000027c02efc000_0 .net *"_ivl_2", 6 0, L_0000027c02f5c210;  1 drivers
L_0000027c02fc0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027c02efc140_0 .net *"_ivl_5", 1 0, L_0000027c02fc0088;  1 drivers
v0000027c02efd7c0_0 .net *"_ivl_8", 31 0, L_0000027c02f5ad70;  1 drivers
v0000027c02efc280_0 .net "clk", 0 0, v0000027c02f59bd0_0;  alias, 1 drivers
v0000027c02efc960_0 .var/i "i", 31 0;
v0000027c02efd860_0 .net "rd", 4 0, L_0000027c02f5c350;  alias, 1 drivers
v0000027c02efd9a0_0 .net "reg_write", 0 0, v0000027c02efda40_0;  alias, 1 drivers
v0000027c02efc1e0 .array "registers", 31 0, 31 0;
v0000027c02efc320_0 .net "reset", 0 0, v0000027c02f582d0_0;  alias, 1 drivers
v0000027c02eea120_0 .net "rs1", 4 0, L_0000027c02f5b6d0;  alias, 1 drivers
v0000027c02eea260_0 .net "rs1_data", 31 0, L_0000027c02ed94d0;  alias, 1 drivers
v0000027c02f59090_0 .net "rs2", 4 0, L_0000027c02f5c2b0;  alias, 1 drivers
v0000027c02f59c70_0 .net "rs2_data", 31 0, L_0000027c02f5c7e0;  alias, 1 drivers
v0000027c02f59d10_0 .net "write_data", 31 0, L_0000027c02f5bf90;  alias, 1 drivers
L_0000027c02f5bd10 .array/port v0000027c02efc1e0, L_0000027c02f5c210;
L_0000027c02f5c210 .concat [ 5 2 0 0], L_0000027c02f5b6d0, L_0000027c02fc0088;
L_0000027c02f5ad70 .array/port v0000027c02efc1e0, L_0000027c02f5be50;
L_0000027c02f5be50 .concat [ 5 2 0 0], L_0000027c02f5c2b0, L_0000027c02fc00d0;
    .scope S_0000027c02ebb4e0;
T_0 ;
    %wait E_0000027c02ef4af0;
    %load/vec4 v0000027c02efcbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027c02efd180_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027c02efcaa0_0;
    %assign/vec4 v0000027c02efd180_0, 0;
T_0.1 ;
    %vpi_call 9 12 "$display", "PC updated PC=%h, PC_next =%h", v0000027c02efd180_0, v0000027c02efcaa0_0 {0 0 0};
    %jmp T_0;
    .thread T_0;
    .scope S_0000027c02ec6260;
T_1 ;
    %vpi_call 8 9 "$readmemh", "instruction.hex", v0000027c02efd900 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000027c02ec6260;
T_2 ;
    %wait E_0000027c02ef5970;
    %load/vec4 v0000027c02efd0e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/u 256, 0, 32;
    %jmp/0xz  T_2.0, 5;
    %load/vec4 v0000027c02efd0e0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0000027c02efd900, 4;
    %store/vec4 v0000027c02efd680_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027c02efd680_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000027c02ed4220;
T_3 ;
    %wait E_0000027c02ef5d30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c02efda40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c02efc820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c02efdc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c02efcc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c02efd5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c02efcdc0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
    %load/vec4 v0000027c02efcd20_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c02efda40_0, 0, 1;
    %load/vec4 v0000027c02efc780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.14;
T_3.6 ;
    %load/vec4 v0000027c02efc500_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.15, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0000027c02efc500_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_3.17, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
T_3.17 ;
T_3.16 ;
    %jmp T_3.14;
T_3.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c02efda40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c02efc820_0, 0, 1;
    %load/vec4 v0000027c02efc780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %jmp T_3.27;
T_3.19 ;
    %load/vec4 v0000027c02efc500_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.28, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0000027c02efc500_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
T_3.30 ;
T_3.29 ;
    %jmp T_3.27;
T_3.20 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
    %jmp T_3.27;
T_3.21 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
    %jmp T_3.27;
T_3.22 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
    %jmp T_3.27;
T_3.23 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
    %jmp T_3.27;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
    %jmp T_3.27;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
    %jmp T_3.27;
T_3.26 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
    %jmp T_3.27;
T_3.27 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c02efda40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c02efdc20_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c02efcdc0_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c02efcc80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c02efd5e0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000027c02efc6e0_0, 0, 4;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027c02ebb670;
T_4 ;
    %wait E_0000027c02ef4af0;
    %vpi_call 10 20 "$display", "Reading: rs1=%d -> %h | rs2=%d -> %h", v0000027c02eea120_0, v0000027c02eea260_0, v0000027c02f59090_0, v0000027c02f59c70_0 {0 0 0};
    %load/vec4 v0000027c02efc320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027c02efc960_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000027c02efc960_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000027c02efc960_0;
    %store/vec4a v0000027c02efc1e0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027c02efc960_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000027c02efc960_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %load/vec4 v0000027c02efd9a0_0;
    %load/vec4 v0000027c02efd860_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000027c02f59d10_0;
    %load/vec4 v0000027c02efd860_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027c02efc1e0, 0, 4;
    %vpi_call 10 29 "$display", "Time=%t: Register Write rd=%d data=%h", $time, v0000027c02efd860_0, v0000027c02f59d10_0 {0 0 0};
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027c02ed4090;
T_5 ;
    %wait E_0000027c02ef65b0;
    %vpi_call 4 13 "$display", "ALU A=%h, B=%h, F=%h, ALU_SEL=%b", v0000027c02efd220_0, v0000027c02efc0a0_0, v0000027c02efdd60_0, v0000027c02efcf00_0 {0 0 0};
    %load/vec4 v0000027c02efcf00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027c02efdd60_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %load/vec4 v0000027c02efd220_0;
    %load/vec4 v0000027c02efc0a0_0;
    %add;
    %store/vec4 v0000027c02efdd60_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0000027c02efd220_0;
    %load/vec4 v0000027c02efc0a0_0;
    %sub;
    %store/vec4 v0000027c02efdd60_0, 0, 32;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0000027c02efd220_0;
    %ix/getv 4, v0000027c02efc0a0_0;
    %shiftl 4;
    %store/vec4 v0000027c02efdd60_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0000027c02efd220_0;
    %load/vec4 v0000027c02efc0a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %store/vec4 v0000027c02efdd60_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0000027c02efd220_0;
    %load/vec4 v0000027c02efc0a0_0;
    %xor;
    %store/vec4 v0000027c02efdd60_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0000027c02efd220_0;
    %ix/getv 4, v0000027c02efc0a0_0;
    %shiftr 4;
    %store/vec4 v0000027c02efdd60_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0000027c02efd220_0;
    %load/vec4 v0000027c02efc0a0_0;
    %or;
    %store/vec4 v0000027c02efdd60_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0000027c02efd220_0;
    %load/vec4 v0000027c02efc0a0_0;
    %and;
    %store/vec4 v0000027c02efdd60_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0000027c02efd220_0;
    %load/vec4 v0000027c02efc0a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %store/vec4 v0000027c02efdd60_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %load/vec4 v0000027c02efdd60_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000027c02efcfa0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000027c02ec5f40;
T_6 ;
    %wait E_0000027c02ef4eb0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027c02efd040_0, 0, 32;
    %load/vec4 v0000027c02efd540_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %jmp/0xz  T_6.0, 5;
    %load/vec4 v0000027c02efc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000027c02efd540_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000027c02efdcc0, 4;
    %store/vec4 v0000027c02efd040_0, 0, 32;
    %vpi_call 6 17 "$display", "Time=%t: Memory Read at address %h data=%h", $time, v0000027c02efd540_0, v0000027c02efd040_0 {0 0 0};
T_6.2 ;
    %load/vec4 v0000027c02efcb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0000027c02efc640_0;
    %load/vec4 v0000027c02efd540_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000027c02efdcc0, 4, 0;
    %vpi_call 6 22 "$display", "Time=%t: Memory Write at address %h with data %h", $time, v0000027c02efd540_0, v0000027c02efc640_0 {0 0 0};
T_6.4 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000027c02efecc0;
T_7 ;
    %delay 658067456, 1164;
    %load/vec4 v0000027c02f59bd0_0;
    %inv;
    %store/vec4 v0000027c02f59bd0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027c02efecc0;
T_8 ;
    %vpi_call 2 19 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027c02efecc0 {0 0 0};
    %vpi_call 2 21 "$monitor", "Time = %0t | PC = %h | Instruction = %h | Next PC = %h", $time, v0000027c02f59b30_0, v0000027c02f58410_0, v0000027c02f58cd0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c02f59bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027c02f582d0_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027c02f582d0_0, 0, 1;
    %delay 1382236160, 116415;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "datapath_tb.v";
    "datapath.v";
    "ALU.v";
    "ControlUnit.v";
    "data_mem.v";
    "instruction_decoder.v";
    "instruction_memory.v";
    "ProgramCounter.v";
    "register_file.v";
