// This code snippet creates a 4-bit counter with asynchronous reset
module counter (input clk, input rst, output reg [3:0] count);
    always @(posedge clk or posedge rst)
    begin
        if (rst == 1) // reset
            count <= 0;
        else if (count == 15) // max value reached
            count <= 0;
        else
            count <= count + 1; // increment count
    end
endmodule