

Implementation tool: Xilinx Vivado v.2025.1
Project:             sha384Accel
Solution:            hls
Device target:       xa7s6-cpga196-2I
Report date:         Fri Aug 01 20:28:41 -0400 2025

#=== Post-Implementation Resource usage ===
SLICE:         1061
LUT:           3327
FF:            3399
DSP:              0
BRAM:             8
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.795
CP achieved post-implementation: 8.226
Timing met
