/********************************************************
 *          Copyright(c) 2019   Semidrive               *
 ********************************************************/

/* Generated by tool. Do not modify manually. */

#ifndef __IOMUX_CTRL_AP_REG_H__
#define __IOMUX_CTRL_AP_REG_H__

#define IO_PAD_CONFIG_GPIO_C0_OFF   0x0U

#define IO_PAD_CONFIG_GPIO_C1_OFF   0x4U

#define IO_PAD_CONFIG_GPIO_C2_OFF   0x8U

#define IO_PAD_CONFIG_GPIO_C3_OFF   0xcU

#define IO_PAD_CONFIG_GPIO_C4_OFF   0x10U

#define IO_PAD_CONFIG_GPIO_C5_OFF   0x14U

#define IO_PAD_CONFIG_GPIO_C6_OFF   0x18U

#define IO_PAD_CONFIG_GPIO_C7_OFF   0x1cU

#define IO_PAD_CONFIG_GPIO_C8_OFF   0x20U

#define IO_PAD_CONFIG_GPIO_C9_OFF   0x24U

#define IO_PAD_CONFIG_GPIO_C10_OFF  0x28U

#define IO_PAD_CONFIG_GPIO_C11_OFF  0x2cU

#define IO_PAD_CONFIG_GPIO_C12_OFF  0x30U

#define IO_PAD_CONFIG_GPIO_C13_OFF  0x34U

#define IO_PAD_CONFIG_GPIO_C14_OFF  0x38U

#define IO_PAD_CONFIG_GPIO_C15_OFF  0x3cU

#define IO_PAD_CONFIG_GPIO_D0_OFF   0x40U

#define IO_PAD_CONFIG_GPIO_D1_OFF   0x44U

#define IO_PAD_CONFIG_GPIO_D2_OFF   0x48U

#define IO_PAD_CONFIG_GPIO_D3_OFF   0x4cU

#define IO_PAD_CONFIG_GPIO_D4_OFF   0x50U

#define IO_PAD_CONFIG_GPIO_D5_OFF   0x54U

#define IO_PAD_CONFIG_GPIO_D6_OFF   0x58U

#define IO_PAD_CONFIG_GPIO_D7_OFF   0x5cU

#define IO_PAD_CONFIG_GPIO_D8_OFF   0x60U

#define IO_PAD_CONFIG_GPIO_D9_OFF   0x64U

#define IO_PAD_CONFIG_GPIO_D10_OFF  0x68U

#define IO_PAD_CONFIG_GPIO_D11_OFF  0x6cU

#define IO_PAD_CONFIG_GPIO_D12_OFF  0x70U

#define IO_PAD_CONFIG_GPIO_D13_OFF  0x74U

#define IO_PAD_CONFIG_GPIO_D14_OFF  0x78U

#define IO_PAD_CONFIG_GPIO_D15_OFF  0x7cU

#define IO_PAD_CONFIG_OSPI2_SCLK_OFF    0x80U

#define IO_PAD_CONFIG_OSPI2_SS0_OFF 0x84U

#define IO_PAD_CONFIG_OSPI2_DATA0_OFF   0x88U

#define IO_PAD_CONFIG_OSPI2_DATA1_OFF   0x8cU

#define IO_PAD_CONFIG_OSPI2_DATA2_OFF   0x90U

#define IO_PAD_CONFIG_OSPI2_DATA3_OFF   0x94U

#define IO_PAD_CONFIG_OSPI2_DATA4_OFF   0x98U

#define IO_PAD_CONFIG_OSPI2_DATA5_OFF   0x9cU

#define IO_PAD_CONFIG_OSPI2_DATA6_OFF   0xa0U

#define IO_PAD_CONFIG_OSPI2_DATA7_OFF   0xa4U

#define IO_PAD_CONFIG_OSPI2_DQS_OFF 0xa8U

#define IO_PAD_CONFIG_OSPI2_SS1_OFF 0xacU

#define IO_PAD_CONFIG_RGMII2_TXC_OFF    0xb0U

#define IO_PAD_CONFIG_RGMII2_TXD0_OFF   0xb4U

#define IO_PAD_CONFIG_RGMII2_TXD1_OFF   0xb8U

#define IO_PAD_CONFIG_RGMII2_TXD2_OFF   0xbcU

#define IO_PAD_CONFIG_RGMII2_TXD3_OFF   0xc0U

#define IO_PAD_CONFIG_RGMII2_TX_CTL_OFF 0xc4U

#define IO_PAD_CONFIG_RGMII2_RXC_OFF    0xc8U

#define IO_PAD_CONFIG_RGMII2_RXD0_OFF   0xccU

#define IO_PAD_CONFIG_RGMII2_RXD1_OFF   0xd0U

#define IO_PAD_CONFIG_RGMII2_RXD2_OFF   0xd4U

#define IO_PAD_CONFIG_RGMII2_RXD3_OFF   0xd8U

#define IO_PAD_CONFIG_RGMII2_RX_CTL_OFF 0xdcU

#define IO_PAD_CONFIG_I2S_SC3_SCK_OFF   0xe0U

#define IO_PAD_CONFIG_I2S_SC3_WS_OFF    0xe4U

#define IO_PAD_CONFIG_I2S_SC3_SD_OFF    0xe8U

#define IO_PAD_CONFIG_I2S_SC4_SCK_OFF   0xecU

#define IO_PAD_CONFIG_I2S_SC4_WS_OFF    0xf0U

#define IO_PAD_CONFIG_I2S_SC4_SD_OFF    0xf4U

#define IO_PAD_CONFIG_I2S_SC5_SCK_OFF   0xf8U

#define IO_PAD_CONFIG_I2S_SC5_WS_OFF    0xfcU

#define IO_PAD_CONFIG_I2S_SC5_SD_OFF    0x100U

#define IO_PAD_CONFIG_I2S_SC6_SCK_OFF   0x104U

#define IO_PAD_CONFIG_I2S_SC6_WS_OFF    0x108U

#define IO_PAD_CONFIG_I2S_SC6_SD_OFF    0x10cU

#define IO_PAD_CONFIG_I2S_SC7_SCK_OFF   0x110U

#define IO_PAD_CONFIG_I2S_SC7_WS_OFF    0x114U

#define IO_PAD_CONFIG_I2S_SC7_SD_OFF    0x118U

#define IO_PAD_CONFIG_I2S_SC8_SCK_OFF   0x11cU

#define IO_PAD_CONFIG_I2S_SC8_WS_OFF    0x120U

#define IO_PAD_CONFIG_I2S_SC8_SD_OFF    0x124U

#define IO_PAD_CONFIG_I2S_MC_SCK_OFF    0x128U

#define IO_PAD_CONFIG_I2S_MC_WS_OFF 0x12cU

#define IO_PAD_CONFIG_I2S_MC_SD0_OFF    0x130U

#define IO_PAD_CONFIG_I2S_MC_SD1_OFF    0x134U

#define IO_PAD_CONFIG_I2S_MC_SD2_OFF    0x138U

#define IO_PAD_CONFIG_I2S_MC_SD3_OFF    0x13cU

#define IO_PAD_CONFIG_I2S_MC_SD4_OFF    0x140U

#define IO_PAD_CONFIG_I2S_MC_SD5_OFF    0x144U

#define IO_PAD_CONFIG_I2S_MC_SD6_OFF    0x148U

#define IO_PAD_CONFIG_I2S_MC_SD7_OFF    0x14cU

#define IO_PAD_CONFIG_EMMC1_CLK_OFF 0x150U

#define IO_PAD_CONFIG_EMMC1_CMD_OFF 0x154U

#define IO_PAD_CONFIG_EMMC1_DATA0_OFF   0x158U

#define IO_PAD_CONFIG_EMMC1_DATA1_OFF   0x15cU

#define IO_PAD_CONFIG_EMMC1_DATA2_OFF   0x160U

#define IO_PAD_CONFIG_EMMC1_DATA3_OFF   0x164U

#define IO_PAD_CONFIG_EMMC1_DATA4_OFF   0x168U

#define IO_PAD_CONFIG_EMMC1_DATA5_OFF   0x16cU

#define IO_PAD_CONFIG_EMMC1_DATA6_OFF   0x170U

#define IO_PAD_CONFIG_EMMC1_DATA7_OFF   0x174U

#define IO_PAD_CONFIG_EMMC1_STROBE_OFF  0x178U

#define IO_PAD_CONFIG_EMMC1_RESET_N_OFF 0x17cU

#define IO_PAD_CONFIG_EMMC2_CLK_OFF 0x180U

#define IO_PAD_CONFIG_EMMC2_CMD_OFF 0x184U

#define IO_PAD_CONFIG_EMMC2_DATA0_OFF   0x188U

#define IO_PAD_CONFIG_EMMC2_DATA1_OFF   0x18cU

#define IO_PAD_CONFIG_EMMC2_DATA2_OFF   0x190U

#define IO_PAD_CONFIG_EMMC2_DATA3_OFF   0x194U

#define IO_PAD_CONFIG_EMMC2_DATA4_OFF   0x198U

#define IO_PAD_CONFIG_EMMC2_DATA5_OFF   0x19cU

#define IO_PAD_CONFIG_EMMC2_DATA6_OFF   0x1a0U

#define IO_PAD_CONFIG_EMMC2_DATA7_OFF   0x1a4U

#define IO_PAD_CONFIG_EMMC2_STROBE_OFF  0x1a8U

#define IO_PAD_CONFIG_EMMC2_RESET_N_OFF 0x1acU

#define PIN_MUX_CONFIG_GPIO_C0_OFF  0x200U

#define PIN_MUX_CONFIG_GPIO_C1_OFF  0x204U

#define PIN_MUX_CONFIG_GPIO_C2_OFF  0x208U

#define PIN_MUX_CONFIG_GPIO_C3_OFF  0x20cU

#define PIN_MUX_CONFIG_GPIO_C4_OFF  0x210U

#define PIN_MUX_CONFIG_GPIO_C5_OFF  0x214U

#define PIN_MUX_CONFIG_GPIO_C6_OFF  0x218U

#define PIN_MUX_CONFIG_GPIO_C7_OFF  0x21cU

#define PIN_MUX_CONFIG_GPIO_C8_OFF  0x220U

#define PIN_MUX_CONFIG_GPIO_C9_OFF  0x224U

#define PIN_MUX_CONFIG_GPIO_C10_OFF 0x228U

#define PIN_MUX_CONFIG_GPIO_C11_OFF 0x22cU

#define PIN_MUX_CONFIG_GPIO_C12_OFF 0x230U

#define PIN_MUX_CONFIG_GPIO_C13_OFF 0x234U

#define PIN_MUX_CONFIG_GPIO_C14_OFF 0x238U

#define PIN_MUX_CONFIG_GPIO_C15_OFF 0x23cU

#define PIN_MUX_CONFIG_GPIO_D0_OFF  0x240U

#define PIN_MUX_CONFIG_GPIO_D1_OFF  0x244U

#define PIN_MUX_CONFIG_GPIO_D2_OFF  0x248U

#define PIN_MUX_CONFIG_GPIO_D3_OFF  0x24cU

#define PIN_MUX_CONFIG_GPIO_D4_OFF  0x250U

#define PIN_MUX_CONFIG_GPIO_D5_OFF  0x254U

#define PIN_MUX_CONFIG_GPIO_D6_OFF  0x258U

#define PIN_MUX_CONFIG_GPIO_D7_OFF  0x25cU

#define PIN_MUX_CONFIG_GPIO_D8_OFF  0x260U

#define PIN_MUX_CONFIG_GPIO_D9_OFF  0x264U

#define PIN_MUX_CONFIG_GPIO_D10_OFF 0x268U

#define PIN_MUX_CONFIG_GPIO_D11_OFF 0x26cU

#define PIN_MUX_CONFIG_GPIO_D12_OFF 0x270U

#define PIN_MUX_CONFIG_GPIO_D13_OFF 0x274U

#define PIN_MUX_CONFIG_GPIO_D14_OFF 0x278U

#define PIN_MUX_CONFIG_GPIO_D15_OFF 0x27cU

#define PIN_MUX_CONFIG_OSPI2_SCLK_OFF   0x280U

#define PIN_MUX_CONFIG_OSPI2_SS0_OFF    0x284U

#define PIN_MUX_CONFIG_OSPI2_DATA0_OFF  0x288U

#define PIN_MUX_CONFIG_OSPI2_DATA1_OFF  0x28cU

#define PIN_MUX_CONFIG_OSPI2_DATA2_OFF  0x290U

#define PIN_MUX_CONFIG_OSPI2_DATA3_OFF  0x294U

#define PIN_MUX_CONFIG_OSPI2_DATA4_OFF  0x298U

#define PIN_MUX_CONFIG_OSPI2_DATA5_OFF  0x29cU

#define PIN_MUX_CONFIG_OSPI2_DATA6_OFF  0x2a0U

#define PIN_MUX_CONFIG_OSPI2_DATA7_OFF  0x2a4U

#define PIN_MUX_CONFIG_OSPI2_DQS_OFF    0x2a8U

#define PIN_MUX_CONFIG_OSPI2_SS1_OFF    0x2acU

#define PIN_MUX_CONFIG_RGMII2_TXC_OFF   0x2b0U

#define PIN_MUX_CONFIG_RGMII2_TXD0_OFF  0x2b4U

#define PIN_MUX_CONFIG_RGMII2_TXD1_OFF  0x2b8U

#define PIN_MUX_CONFIG_RGMII2_TXD2_OFF  0x2bcU

#define PIN_MUX_CONFIG_RGMII2_TXD3_OFF  0x2c0U

#define PIN_MUX_CONFIG_RGMII2_TX_CTL_OFF    0x2c4U

#define PIN_MUX_CONFIG_RGMII2_RXC_OFF   0x2c8U

#define PIN_MUX_CONFIG_RGMII2_RXD0_OFF  0x2ccU

#define PIN_MUX_CONFIG_RGMII2_RXD1_OFF  0x2d0U

#define PIN_MUX_CONFIG_RGMII2_RXD2_OFF  0x2d4U

#define PIN_MUX_CONFIG_RGMII2_RXD3_OFF  0x2d8U

#define PIN_MUX_CONFIG_RGMII2_RX_CTL_OFF    0x2dcU

#define PIN_MUX_CONFIG_I2S_SC3_SCK_OFF  0x2e0U

#define PIN_MUX_CONFIG_I2S_SC3_WS_OFF   0x2e4U

#define PIN_MUX_CONFIG_I2S_SC3_SD_OFF   0x2e8U

#define PIN_MUX_CONFIG_I2S_SC4_SCK_OFF  0x2ecU

#define PIN_MUX_CONFIG_I2S_SC4_WS_OFF   0x2f0U

#define PIN_MUX_CONFIG_I2S_SC4_SD_OFF   0x2f4U

#define PIN_MUX_CONFIG_I2S_SC5_SCK_OFF  0x2f8U

#define PIN_MUX_CONFIG_I2S_SC5_WS_OFF   0x2fcU

#define PIN_MUX_CONFIG_I2S_SC5_SD_OFF   0x300U

#define PIN_MUX_CONFIG_I2S_SC6_SCK_OFF  0x304U

#define PIN_MUX_CONFIG_I2S_SC6_WS_OFF   0x308U

#define PIN_MUX_CONFIG_I2S_SC6_SD_OFF   0x30cU

#define PIN_MUX_CONFIG_I2S_SC7_SCK_OFF  0x310U

#define PIN_MUX_CONFIG_I2S_SC7_WS_OFF   0x314U

#define PIN_MUX_CONFIG_I2S_SC7_SD_OFF   0x318U

#define PIN_MUX_CONFIG_I2S_SC8_SCK_OFF  0x31cU

#define PIN_MUX_CONFIG_I2S_SC8_WS_OFF   0x320U

#define PIN_MUX_CONFIG_I2S_SC8_SD_OFF   0x324U

#define PIN_MUX_CONFIG_I2S_MC_SCK_OFF   0x328U

#define PIN_MUX_CONFIG_I2S_MC_WS_OFF    0x32cU

#define PIN_MUX_CONFIG_I2S_MC_SD0_OFF   0x330U

#define PIN_MUX_CONFIG_I2S_MC_SD1_OFF   0x334U

#define PIN_MUX_CONFIG_I2S_MC_SD2_OFF   0x338U

#define PIN_MUX_CONFIG_I2S_MC_SD3_OFF   0x33cU

#define PIN_MUX_CONFIG_I2S_MC_SD4_OFF   0x340U

#define PIN_MUX_CONFIG_I2S_MC_SD5_OFF   0x344U

#define PIN_MUX_CONFIG_I2S_MC_SD6_OFF   0x348U

#define PIN_MUX_CONFIG_I2S_MC_SD7_OFF   0x34cU

#define PIN_MUX_CONFIG_EMMC1_CLK_OFF    0x350U

#define PIN_MUX_CONFIG_EMMC1_CMD_OFF    0x354U

#define PIN_MUX_CONFIG_EMMC1_DATA0_OFF  0x358U

#define PIN_MUX_CONFIG_EMMC1_DATA1_OFF  0x35cU

#define PIN_MUX_CONFIG_EMMC1_DATA2_OFF  0x360U

#define PIN_MUX_CONFIG_EMMC1_DATA3_OFF  0x364U

#define PIN_MUX_CONFIG_EMMC1_DATA4_OFF  0x368U

#define PIN_MUX_CONFIG_EMMC1_DATA5_OFF  0x36cU

#define PIN_MUX_CONFIG_EMMC1_DATA6_OFF  0x370U

#define PIN_MUX_CONFIG_EMMC1_DATA7_OFF  0x374U

#define PIN_MUX_CONFIG_EMMC1_STROBE_OFF 0x378U

#define PIN_MUX_CONFIG_EMMC1_RESET_N_OFF    0x37cU

#define PIN_MUX_CONFIG_EMMC2_CLK_OFF    0x380U

#define PIN_MUX_CONFIG_EMMC2_CMD_OFF    0x384U

#define PIN_MUX_CONFIG_EMMC2_DATA0_OFF  0x388U

#define PIN_MUX_CONFIG_EMMC2_DATA1_OFF  0x38cU

#define PIN_MUX_CONFIG_EMMC2_DATA2_OFF  0x390U

#define PIN_MUX_CONFIG_EMMC2_DATA3_OFF  0x394U

#define PIN_MUX_CONFIG_EMMC2_DATA4_OFF  0x398U

#define PIN_MUX_CONFIG_EMMC2_DATA5_OFF  0x39cU

#define PIN_MUX_CONFIG_EMMC2_DATA6_OFF  0x3a0U

#define PIN_MUX_CONFIG_EMMC2_DATA7_OFF  0x3a4U

#define PIN_MUX_CONFIG_EMMC2_STROBE_OFF 0x3a8U

#define PIN_MUX_CONFIG_EMMC2_RESET_N_OFF    0x3acU

#define INPUT_SOURCE_SELECT_I2C5_SCL_OFF    0x400U

#define INPUT_SOURCE_SELECT_SPI6_SCLK_OFF   0x404U

#define INPUT_SOURCE_SELECT_MSHC4_CARD_DET_N_OFF    0x408U

#define INPUT_SOURCE_SELECT_I2C5_SDA_OFF    0x40cU

#define INPUT_SOURCE_SELECT_SPI6_MISO_OFF   0x410U

#define INPUT_SOURCE_SELECT_CANFD5_RX_OFF   0x414U

#define INPUT_SOURCE_SELECT_MSHC4_WP_OFF    0x418U

#define INPUT_SOURCE_SELECT_USB_SS_USB1_OC_OFF  0x41cU

#define INPUT_SOURCE_SELECT_I2C6_SCL_OFF    0x420U

#define INPUT_SOURCE_SELECT_SPI6_MOSI_OFF   0x424U

#define INPUT_SOURCE_SELECT_I2C6_SDA_OFF    0x428U

#define INPUT_SOURCE_SELECT_SPI6_SS_OFF 0x42cU

#define INPUT_SOURCE_SELECT_CANFD6_RX_OFF   0x430U

#define INPUT_SOURCE_SELECT_USB_SS_USB2_OC_OFF  0x434U

#define INPUT_SOURCE_SELECT_I2C7_SCL_OFF    0x438U

#define INPUT_SOURCE_SELECT_MSHC3_CARD_DET_N_OFF    0x43cU

#define INPUT_SOURCE_SELECT_PCIE_SS_PCIEX2_CLKREQ_N_OFF 0x440U

#define INPUT_SOURCE_SELECT_I2C7_SDA_OFF    0x444U

#define INPUT_SOURCE_SELECT_MSHC3_WP_OFF    0x448U

#define INPUT_SOURCE_SELECT_PCIE_SS_PCIEX1_CLKREQ_N_OFF 0x44cU

#define INPUT_SOURCE_SELECT_I2C8_SCL_OFF    0x450U

#define INPUT_SOURCE_SELECT_ENET2_MDIO_OFF  0x454U

#define INPUT_SOURCE_SELECT_MSHC3_VOLT_SW_OFF   0x458U

#define INPUT_SOURCE_SELECT_I2C8_SDA_OFF    0x45cU

#define INPUT_SOURCE_SELECT_SPI5_SCLK_OFF   0x460U

#define INPUT_SOURCE_SELECT_SPI5_MISO_OFF   0x464U

#define INPUT_SOURCE_SELECT_UART11_RX_OFF   0x468U

#define INPUT_SOURCE_SELECT_SPI5_MOSI_OFF   0x46cU

#define INPUT_SOURCE_SELECT_SPI5_SS_OFF 0x470U

#define INPUT_SOURCE_SELECT_UART12_RX_OFF   0x474U

#define INPUT_SOURCE_SELECT_I2C13_SCL_OFF   0x478U

#define INPUT_SOURCE_SELECT_PCIE_SS_PCIEX1_PERST_N_OFF  0x47cU

#define INPUT_SOURCE_SELECT_I2C13_SDA_OFF   0x480U

#define INPUT_SOURCE_SELECT_CANFD7_RX_OFF   0x484U

#define INPUT_SOURCE_SELECT_PCIE_SS_PCIEX1_WAKE_N_OFF   0x488U

#define INPUT_SOURCE_SELECT_I2C14_SCL_OFF   0x48cU

#define INPUT_SOURCE_SELECT_PCIE_SS_PCIEX2_PERST_N_OFF  0x490U

#define INPUT_SOURCE_SELECT_I2C14_SDA_OFF   0x494U

#define INPUT_SOURCE_SELECT_CANFD8_RX_OFF   0x498U

#define INPUT_SOURCE_SELECT_PCIE_SS_PCIEX2_WAKE_N_OFF   0x49cU

#define INPUT_SOURCE_SELECT_SPI8_SCLK_OFF   0x4a0U

#define INPUT_SOURCE_SELECT_SPI8_MISO_OFF   0x4a4U

#define INPUT_SOURCE_SELECT_SPI8_MOSI_OFF   0x4a8U

#define INPUT_SOURCE_SELECT_SPDIF3_IN_OFF   0x4acU

#define INPUT_SOURCE_SELECT_SPI8_SS_OFF 0x4b0U

#define INPUT_SOURCE_SELECT_UART13_RX_OFF   0x4b4U

#define INPUT_SOURCE_SELECT_UART14_CTS_OFF  0x4b8U

#define INPUT_SOURCE_SELECT_I2C12_SCL_OFF   0x4bcU

#define INPUT_SOURCE_SELECT_SPDIF4_IN_OFF   0x4c0U

#define INPUT_SOURCE_SELECT_UART14_RX_OFF   0x4c4U

#define INPUT_SOURCE_SELECT_I2C12_SDA_OFF   0x4c8U

#define INPUT_SOURCE_SELECT_SPI7_SCLK_OFF   0x4ccU

#define INPUT_SOURCE_SELECT_SPI7_MISO_OFF   0x4d0U

#define INPUT_SOURCE_SELECT_UART15_RX_OFF   0x4d4U

#define INPUT_SOURCE_SELECT_UART16_CTS_OFF  0x4d8U

#define INPUT_SOURCE_SELECT_SPI7_MOSI_OFF   0x4dcU

#define INPUT_SOURCE_SELECT_TIMER6_CH2_OFF  0x4e0U

#define INPUT_SOURCE_SELECT_SPI7_SS_OFF 0x4e4U

#define INPUT_SOURCE_SELECT_UART16_RX_OFF   0x4e8U

#define INPUT_SOURCE_SELECT_TIMER6_CH3_OFF  0x4ecU

#define INPUT_SOURCE_SELECT_I2C15_SCL_OFF   0x4f0U

#define INPUT_SOURCE_SELECT_I2C15_SDA_OFF   0x4f4U

#define INPUT_SOURCE_SELECT_I2C16_SCL_OFF   0x4f8U

#define INPUT_SOURCE_SELECT_I2C16_SDA_OFF   0x4fcU

#define INPUT_SOURCE_SELECT_I2S_MC2_SCKO_OFF    0x500U

#define INPUT_SOURCE_SELECT_I2S_MC2_WSO_OFF 0x504U

#define INPUT_SOURCE_SELECT_I2S_MC2_SDI0_SDO0_OFF   0x508U

#define INPUT_SOURCE_SELECT_I2S_MC2_SDI1_SDO1_OFF   0x50cU

#define INPUT_SOURCE_SELECT_I2S_MC2_SDI2_SDO2_OFF   0x510U

#define INPUT_SOURCE_SELECT_I2S_MC2_SDI3_SDO3_OFF   0x514U

#define INPUT_SOURCE_SELECT_I2S_MC2_SDI4_SDO4_OFF   0x518U

#define INPUT_SOURCE_SELECT_I2S_MC2_SDI5_SDO5_OFF   0x51cU

#define INPUT_SOURCE_SELECT_I2S_MC2_SDI6_SDO6_OFF   0x520U

#define INPUT_SOURCE_SELECT_I2S_MC2_SDI7_SDO7_OFF   0x524U

#define INPUT_SOURCE_SELECT_OSPI2_DQS_OFF   0x528U

#define INPUT_SOURCE_SELECT_I2S_MC2_WSI_OFF 0x52cU

#define INPUT_SOURCE_SELECT_I2S_MC2_SCKI_OFF    0x530U

#define INPUT_SOURCE_SELECT_I2S_SC3_SCK_OFF 0x534U

#define INPUT_SOURCE_SELECT_I2S_SC3_WS_OFF  0x538U

#define INPUT_SOURCE_SELECT_I2S_SC3_SDI_SDO_OFF 0x53cU

#define INPUT_SOURCE_SELECT_I2S_SC4_SCK_OFF 0x540U

#define INPUT_SOURCE_SELECT_I2S_SC4_WS_OFF  0x544U

#define INPUT_SOURCE_SELECT_I2S_SC4_SDI_SDO_OFF 0x548U

#define INPUT_SOURCE_SELECT_I2S_SC6_SDI_SDO_OFF 0x54cU

#define INPUT_SOURCE_SELECT_I2S_SC5_SDI_SDO_OFF 0x550U

#define INPUT_SOURCE_SELECT_I2S_SC7_SCK_OFF 0x554U

#define INPUT_SOURCE_SELECT_I2S_MC1_SCKO_OFF    0x558U

#define INPUT_SOURCE_SELECT_I2S_SC7_WS_OFF  0x55cU

#define INPUT_SOURCE_SELECT_I2S_MC1_WSO_OFF 0x560U

#define INPUT_SOURCE_SELECT_I2S_SC8_SDI_SDO_OFF 0x564U

#define INPUT_SOURCE_SELECT_I2S_MC1_SDI4_SDO4_OFF   0x568U

#define INPUT_SOURCE_SELECT_I2S_SC8_SCK_OFF 0x56cU

#define INPUT_SOURCE_SELECT_I2S_MC1_SDI5_SDO5_OFF   0x570U

#define INPUT_SOURCE_SELECT_I2S_SC8_WS_OFF  0x574U

#define INPUT_SOURCE_SELECT_I2S_MC1_SDI6_SDO6_OFF   0x578U

#define INPUT_SOURCE_SELECT_I2S_SC7_SDI_SDO_OFF 0x57cU

#define INPUT_SOURCE_SELECT_I2S_MC1_SDI7_SDO7_OFF   0x580U

#define INPUT_SOURCE_SELECT_I2S_MC1_SCKI_OFF    0x584U

#define INPUT_SOURCE_SELECT_I2S_MC1_WSI_OFF 0x588U

#define INPUT_SOURCE_SELECT_I2S_MC1_SDI0_SDO0_OFF   0x58cU

#define INPUT_SOURCE_SELECT_I2S_MC1_SDI1_SDO1_OFF   0x590U

#define INPUT_SOURCE_SELECT_I2S_MC1_SDI2_SDO2_OFF   0x594U

#define INPUT_SOURCE_SELECT_I2S_MC1_SDI3_SDO3_OFF   0x598U


#endif  /* __IOMUX_CTRL_AP_REG_H__ */