// Seed: 3211176892
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  bufif0 (id_2, id_3, id_4);
  initial #1;
  module_0();
endmodule
module module_2 (
    input  tri0 id_0,
    input  wand id_1,
    input  tri0 id_2,
    input  tri  id_3,
    output wire id_4
);
  wire id_6;
endmodule
module module_3 (
    output wire id_0,
    output wand id_1,
    input  tri  id_2
);
  module_2(
      id_2, id_2, id_2, id_2, id_1
  );
endmodule
