Analysis & Synthesis report for lab2_top
Fri Oct 15 17:03:26 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_STATE
 11. State Machine - |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 12. State Machine - |LAB2_TOP|pmod_dac121S101:dac_connection|state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for Top-level Entity: |lab2_top
 20. Source assignments for in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys
 21. Source assignments for in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3
 22. Source assignments for in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 23. Source assignments for in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 24. Source assignments for in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 25. Source assignments for in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 26. Source assignments for in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 27. Source assignments for in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 28. Source assignments for in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 29. Parameter Settings for User Entity Instance: clk_div:CLKDIV
 30. Parameter Settings for User Entity Instance: pmod_dac121S101:dac_connection
 31. Parameter Settings for User Entity Instance: pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0
 32. Parameter Settings for User Entity Instance: reg:ADCREG
 33. Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0
 34. Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
 35. Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 36. Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 37. Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 38. Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 39. Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 40. Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 41. Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 42. Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller
 43. Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001
 46. Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 47. Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 48. Parameter Settings for Inferred Entity Instance: Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6
 49. Parameter Settings for Inferred Entity Instance: Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5
 50. Parameter Settings for Inferred Entity Instance: Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4
 51. Parameter Settings for Inferred Entity Instance: Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3
 52. Parameter Settings for Inferred Entity Instance: Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2
 53. Parameter Settings for Inferred Entity Instance: Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0
 54. Parameter Settings for Inferred Entity Instance: Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1
 55. scfifo Parameter Settings by Entity Instance
 56. lpm_mult Parameter Settings by Entity Instance
 57. Port Connectivity Checks: "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers"
 58. Port Connectivity Checks: "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001"
 59. Port Connectivity Checks: "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 60. Port Connectivity Checks: "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller"
 61. Port Connectivity Checks: "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 62. Port Connectivity Checks: "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal"
 63. Port Connectivity Checks: "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1"
 64. Port Connectivity Checks: "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys"
 65. Port Connectivity Checks: "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT"
 66. Port Connectivity Checks: "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT"
 67. Port Connectivity Checks: "in_module:MY_INPUT"
 68. Port Connectivity Checks: "reg:ADCREG"
 69. Port Connectivity Checks: "pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0"
 70. Post-Synthesis Netlist Statistics for Top Partition
 71. Elapsed Time Per Partition
 72. Analysis & Synthesis Messages
 73. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 15 17:03:26 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; lab2_top                                    ;
; Top-level Entity Name              ; LAB2_TOP                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,161                                       ;
;     Total combinational functions  ; 827                                         ;
;     Dedicated logic registers      ; 544                                         ;
; Total registers                    ; 544                                         ;
; Total pins                         ; 130                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 14                                          ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; lab2_top           ; lab2_top           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                                                                                              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                               ; Library  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; ../adc_module_for_top_design_2/generator.vhd                                                                                                  ; yes             ; User VHDL File               ; C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd                                                                                                  ;          ;
; ../adc_module_for_top_design_2/Programmable_FIR_via_Registers_pkg_adc.vhd                                                                     ; yes             ; User VHDL File               ; C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_pkg_adc.vhd                                                                     ;          ;
; ../adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd                                                                         ; yes             ; User VHDL File               ; C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd                                                                         ;          ;
; ../adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd                                                                                    ; yes             ; User VHDL File               ; C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd                                                                                    ;          ;
; ../adc_module_for_top_design_2/coeffs_registers_adc.vhd                                                                                       ; yes             ; User VHDL File               ; C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/coeffs_registers_adc.vhd                                                                                       ;          ;
; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v                                          ; yes             ; User Verilog HDL File        ; C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v                                          ; adc_qsys ;
; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v                ; yes             ; User Verilog HDL File        ; C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v                ; adc_qsys ;
; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v              ; yes             ; User Verilog HDL File        ; C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v              ; adc_qsys ;
; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v                 ; yes             ; User Verilog HDL File        ; C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v                 ; adc_qsys ;
; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v             ; yes             ; User Verilog HDL File        ; C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v             ; adc_qsys ;
; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; User Verilog HDL File        ; C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; adc_qsys ;
; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v         ; yes             ; User Verilog HDL File        ; C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v         ; adc_qsys ;
; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; User Verilog HDL File        ; C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; adc_qsys ;
; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; User Verilog HDL File        ; C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; adc_qsys ;
; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; User Verilog HDL File        ; C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; adc_qsys ;
; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v                    ; yes             ; User Verilog HDL File        ; C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v                    ; adc_qsys ;
; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/rst_synch_logic.vhd                                                         ; yes             ; User VHDL File               ; C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/rst_synch_logic.vhd                                                         ;          ;
; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd                                                                ; yes             ; User VHDL File               ; C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd                                                                ;          ;
; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd                                                               ; yes             ; User VHDL File               ; C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd                                                               ;          ;
; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/clk_div.vhd                                                                 ; yes             ; User VHDL File               ; C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/clk_div.vhd                                                                 ;          ;
; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd                                                      ; yes             ; User VHDL File               ; C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd                                                      ;          ;
; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/reg/reg.vhd                                                                       ; yes             ; User VHDL File               ; C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/reg/reg.vhd                                                                       ;          ;
; ../top/pmod_dac121S101/pmod_dac121S101.vhd                                                                                                    ; yes             ; User VHDL File               ; C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/pmod_dac121S101.vhd                                                                                                    ;          ;
; ../top/pmod_dac121S101/spi_master_dual_mosi.vhd                                                                                               ; yes             ; User VHDL File               ; C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/spi_master_dual_mosi.vhd                                                                                               ;          ;
; altera_std_synchronizer.v                                                                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                           ;          ;
; scfifo.tdf                                                                                                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                          ;          ;
; a_regfifo.inc                                                                                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                       ;          ;
; a_dpfifo.inc                                                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                        ;          ;
; a_i2fifo.inc                                                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                        ;          ;
; a_fffifo.inc                                                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                        ;          ;
; a_f2fifo.inc                                                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                        ;          ;
; aglobal201.inc                                                                                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                      ;          ;
; db/scfifo_ds61.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf                                                                                          ;          ;
; db/a_dpfifo_3o41.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf                                                                                        ;          ;
; db/a_fefifo_c6e.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_fefifo_c6e.tdf                                                                                         ;          ;
; db/cntr_337.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/cntr_337.tdf                                                                                             ;          ;
; db/altsyncram_rqn1.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf                                                                                      ;          ;
; db/cntr_n2b.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/cntr_n2b.tdf                                                                                             ;          ;
; lpm_mult.tdf                                                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                        ;          ;
; lpm_add_sub.inc                                                                                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                     ;          ;
; multcore.inc                                                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                                                                        ;          ;
; bypassff.inc                                                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                        ;          ;
; altshift.inc                                                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                                        ;          ;
; db/mult_pgs.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/mult_pgs.tdf                                                                                             ;          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 1,161        ;
;                                             ;              ;
; Total combinational functions               ; 827          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 123          ;
;     -- 3 input functions                    ; 529          ;
;     -- <=2 input functions                  ; 175          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 565          ;
;     -- arithmetic mode                      ; 262          ;
;                                             ;              ;
; Total registers                             ; 544          ;
;     -- Dedicated logic registers            ; 544          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 130          ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 14           ;
;                                             ;              ;
; Total PLLs                                  ; 1            ;
;     -- PLLs                                 ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; clk_in~input ;
; Maximum fan-out                             ; 477          ;
; Total fan-out                               ; 4391         ;
; Average fan-out                             ; 2.67         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                              ; Entity Name                            ; Library Name ;
+---------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |LAB2_TOP                                                                       ; 827 (1)             ; 544 (0)                   ; 0           ; 0          ; 14           ; 0       ; 7         ; 130  ; 0            ; 0          ; |LAB2_TOP                                                                                                                                                                                                                                                        ; LAB2_TOP                               ; work         ;
;    |Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|        ; 480 (0)             ; 268 (98)                  ; 0           ; 0          ; 14           ; 0       ; 7         ; 0    ; 0            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers                                                                                                                                                                                    ; Programmable_FIR_via_Registers_adc     ; work         ;
;       |Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|                           ; 473 (473)           ; 72 (72)                   ; 0           ; 0          ; 14           ; 0       ; 7         ; 0    ; 0            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter                                                                                                                                      ; Discrete_FIR_Filter_adc                ; work         ;
;          |lpm_mult:Mult0|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0                                                                                                                       ; lpm_mult                               ; work         ;
;             |mult_pgs:auto_generated|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0|mult_pgs:auto_generated                                                                                               ; mult_pgs                               ; work         ;
;          |lpm_mult:Mult1|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1                                                                                                                       ; lpm_mult                               ; work         ;
;             |mult_pgs:auto_generated|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1|mult_pgs:auto_generated                                                                                               ; mult_pgs                               ; work         ;
;          |lpm_mult:Mult2|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2                                                                                                                       ; lpm_mult                               ; work         ;
;             |mult_pgs:auto_generated|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2|mult_pgs:auto_generated                                                                                               ; mult_pgs                               ; work         ;
;          |lpm_mult:Mult3|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3                                                                                                                       ; lpm_mult                               ; work         ;
;             |mult_pgs:auto_generated|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3|mult_pgs:auto_generated                                                                                               ; mult_pgs                               ; work         ;
;          |lpm_mult:Mult4|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4                                                                                                                       ; lpm_mult                               ; work         ;
;             |mult_pgs:auto_generated|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4|mult_pgs:auto_generated                                                                                               ; mult_pgs                               ; work         ;
;          |lpm_mult:Mult5|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5                                                                                                                       ; lpm_mult                               ; work         ;
;             |mult_pgs:auto_generated|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5|mult_pgs:auto_generated                                                                                               ; mult_pgs                               ; work         ;
;          |lpm_mult:Mult6|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6                                                                                                                       ; lpm_mult                               ; work         ;
;             |mult_pgs:auto_generated|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6|mult_pgs:auto_generated                                                                                               ; mult_pgs                               ; work         ;
;       |coeffs_registers_adc:u_coeffs_registers|                                 ; 7 (7)               ; 98 (98)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_registers_adc:u_coeffs_registers                                                                                                                                            ; coeffs_registers_adc                   ; work         ;
;    |clk_div:CLKDIV|                                                             ; 33 (33)             ; 25 (25)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|clk_div:CLKDIV                                                                                                                                                                                                                                         ; clk_div                                ; work         ;
;    |generator:generator_connection|                                             ; 76 (76)             ; 35 (35)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|generator:generator_connection                                                                                                                                                                                                                         ; generator                              ; work         ;
;    |in_module:MY_INPUT|                                                         ; 71 (0)              ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|in_module:MY_INPUT                                                                                                                                                                                                                                     ; in_module                              ; work         ;
;       |adc_qsys_interface:ADC_INPUT|                                            ; 71 (9)              ; 86 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT                                                                                                                                                                                                        ; adc_qsys_interface                     ; work         ;
;          |adc_qsys:ADC_INPUT|                                                   ; 62 (0)              ; 66 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT                                                                                                                                                                                     ; adc_qsys                               ; adc_qsys     ;
;             |adc_qsys_altpll_sys:altpll_sys|                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys                                                                                                                                                      ; adc_qsys_altpll_sys                    ; adc_qsys     ;
;                |adc_qsys_altpll_sys_altpll_6b92:sd1|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1                                                                                                                  ; adc_qsys_altpll_sys_altpll_6b92        ; adc_qsys     ;
;             |adc_qsys_modular_adc_0:modular_adc_0|                              ; 62 (0)              ; 63 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0                                                                                                                                                ; adc_qsys_modular_adc_0                 ; adc_qsys     ;
;                |altera_modular_adc_control:control_internal|                    ; 62 (0)              ; 63 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                    ; altera_modular_adc_control             ; adc_qsys     ;
;                   |altera_modular_adc_control_fsm:u_control_fsm|                ; 60 (60)             ; 63 (59)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                       ; altera_modular_adc_control_fsm         ; adc_qsys     ;
;                      |altera_std_synchronizer:u_clk_dft_synchronizer|           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer        ; altera_std_synchronizer                ; work         ;
;                      |altera_std_synchronizer:u_eoc_synchronizer|               ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer            ; altera_std_synchronizer                ; work         ;
;                   |fiftyfivenm_adcblock_top_wrapper:adc_inst|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                          ; fiftyfivenm_adcblock_top_wrapper       ; adc_qsys     ;
;                      |chsel_code_converter_sw_to_hw:decoder|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                    ; chsel_code_converter_sw_to_hw          ; adc_qsys     ;
;                      |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ; fiftyfivenm_adcblock_primitive_wrapper ; adc_qsys     ;
;             |altera_reset_controller:rst_controller_001|                        ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001                                                                                                                                          ; altera_reset_controller                ; adc_qsys     ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                     ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                               ; altera_reset_synchronizer              ; adc_qsys     ;
;    |pmod_dac121S101:dac_connection|                                             ; 166 (33)            ; 124 (44)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|pmod_dac121S101:dac_connection                                                                                                                                                                                                                         ; pmod_dac121S101                        ; work         ;
;       |spi_master_dual_mosi:spi_master_dual_mosi_0|                             ; 133 (133)           ; 80 (80)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0                                                                                                                                                                             ; spi_master_dual_mosi                   ; work         ;
;    |rst_synch_logic:RSTSYNCH|                                                   ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LAB2_TOP|rst_synch_logic:RSTSYNCH                                                                                                                                                                                                                               ; rst_synch_logic                        ; work         ;
+---------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 7           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 14          ;
; Signed Embedded Multipliers           ; 7           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                               ; IP Include File                                                                      ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; N/A    ; Qsys                       ; 18.1    ; N/A          ; N/A          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT                                                                                  ; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys.qsys ;
; Altera ; altpll                     ; 18.1    ; N/A          ; N/A          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys                                                   ; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys.qsys ;
; Altera ; altera_modular_adc         ; 18.1    ; N/A          ; N/A          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0                                             ; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys.qsys ;
; Altera ; altera_modular_adc_control ; 18.1    ; N/A          ; N/A          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys.qsys ;
; Altera ; altera_reset_controller    ; 18.1    ; N/A          ; N/A          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller                                           ; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys.qsys ;
; Altera ; altera_reset_controller    ; 18.1    ; N/A          ; N/A          ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001                                       ; ../Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys.qsys ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|ADC_STATE                                              ;
+-----------------------------+----------------------+-----------------------------+-----------------------+-----------------------+
; Name                        ; ADC_STATE.S_NOT_BUSY ; ADC_STATE.S_WAIT_COMND_DONE ; ADC_STATE.S_WAIT_DATA ; ADC_STATE.S_ADC_START ;
+-----------------------------+----------------------+-----------------------------+-----------------------+-----------------------+
; ADC_STATE.S_ADC_START       ; 0                    ; 0                           ; 0                     ; 0                     ;
; ADC_STATE.S_WAIT_DATA       ; 0                    ; 0                           ; 1                     ; 1                     ;
; ADC_STATE.S_WAIT_COMND_DONE ; 0                    ; 1                           ; 0                     ; 1                     ;
; ADC_STATE.S_NOT_BUSY        ; 1                    ; 0                           ; 0                     ; 1                     ;
+-----------------------------+----------------------+-----------------------------+-----------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                              ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |LAB2_TOP|pmod_dac121S101:dac_connection|state              ;
+-----------------+-----------------+-------------+-------------+-------------+
; Name            ; state.send_data ; state.ready ; state.pause ; state.start ;
+-----------------+-----------------+-------------+-------------+-------------+
; state.start     ; 0               ; 0           ; 0           ; 0           ;
; state.pause     ; 0               ; 0           ; 1           ; 1           ;
; state.ready     ; 0               ; 1           ; 0           ; 1           ;
; state.send_data ; 1               ; 0           ; 0           ; 1           ;
+-----------------+-----------------+-------------+-------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                         ; yes                                                              ; yes                                        ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                         ; yes                                                              ; yes                                        ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 6                                                                                                                                                                                                                ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; generator:generator_connection|coeffs[4,30,45,47,55,58,88]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][13]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][12]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][13]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][12]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][13]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][12]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][13]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][12]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][13]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][12]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[5][13]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[5][12]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|prev_reset                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                  ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|pll_lock_sync                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; generator:generator_connection|write_address_gen[3..7]                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_chnl_int[1..4]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; pmod_dac121S101:dac_connection|spi_tx_data_a[12..15]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; pmod_dac121S101:dac_connection|spi_tx_data_b[12..15]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|clk_ratio[1..30]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|clk_ratio[0]                                                                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                       ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|last_bit_rx[0..4]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                  ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                  ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                  ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Lost fanout                                                                                                                                                                                                                  ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Lost fanout                                                                                                                                                                                                                  ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Lost fanout                                                                                                                                                                                                                  ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Lost fanout                                                                                                                                                                                                                  ;
; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|slave[0]                                                                                                                                                                                                                                                                                                           ; Merged with pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|clk_ratio[31]                                                                                                                         ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2,3]                                                                                                                                                                                   ; Merged with in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]        ;
; generator:generator_connection|coeffs[12,13,43,95..97]                                                                                                                                                                                                                                                                                                                                        ; Merged with generator:generator_connection|coeffs[11]                                                                                                                                                                        ;
; generator:generator_connection|coeffs[5,20,26,27,38,66,71,76,82,83,89]                                                                                                                                                                                                                                                                                                                        ; Merged with generator:generator_connection|coeffs[15]                                                                                                                                                                        ;
; generator:generator_connection|coeffs[1,40,68,72,85]                                                                                                                                                                                                                                                                                                                                          ; Merged with generator:generator_connection|coeffs[16]                                                                                                                                                                        ;
; generator:generator_connection|coeffs[37,54,65,73]                                                                                                                                                                                                                                                                                                                                            ; Merged with generator:generator_connection|coeffs[17]                                                                                                                                                                        ;
; generator:generator_connection|coeffs[39,42,44,49,52,67,74]                                                                                                                                                                                                                                                                                                                                   ; Merged with generator:generator_connection|coeffs[18]                                                                                                                                                                        ;
; generator:generator_connection|coeffs[7,91,94]                                                                                                                                                                                                                                                                                                                                                ; Merged with generator:generator_connection|coeffs[10]                                                                                                                                                                        ;
; generator:generator_connection|coeffs[51]                                                                                                                                                                                                                                                                                                                                                     ; Merged with generator:generator_connection|coeffs[50]                                                                                                                                                                        ;
; generator:generator_connection|coeffs[3,48,70,87]                                                                                                                                                                                                                                                                                                                                             ; Merged with generator:generator_connection|coeffs[14]                                                                                                                                                                        ;
; generator:generator_connection|coeffs[8,29,33,41,57,61,69,81,92]                                                                                                                                                                                                                                                                                                                              ; Merged with generator:generator_connection|coeffs[25]                                                                                                                                                                        ;
; generator:generator_connection|coeffs[53,79]                                                                                                                                                                                                                                                                                                                                                  ; Merged with generator:generator_connection|coeffs[23]                                                                                                                                                                        ;
; generator:generator_connection|coeffs[35,63,80]                                                                                                                                                                                                                                                                                                                                               ; Merged with generator:generator_connection|coeffs[24]                                                                                                                                                                        ;
; generator:generator_connection|coeffs[9]                                                                                                                                                                                                                                                                                                                                                      ; Merged with generator:generator_connection|coeffs[93]                                                                                                                                                                        ;
; generator:generator_connection|coeffs[6,22,46,77,78,90]                                                                                                                                                                                                                                                                                                                                       ; Merged with generator:generator_connection|coeffs[21]                                                                                                                                                                        ;
; generator:generator_connection|coeffs[36,56,64]                                                                                                                                                                                                                                                                                                                                               ; Merged with generator:generator_connection|coeffs[28]                                                                                                                                                                        ;
; generator:generator_connection|coeffs[2,19,31,32,34,59,60,62,75,84,86]                                                                                                                                                                                                                                                                                                                        ; Merged with generator:generator_connection|coeffs[0]                                                                                                                                                                         ;
; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|continue                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                  ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                  ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                  ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY1                                                                                                                                                                      ; Merged with in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_ready       ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                           ; Merged with in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp ;
; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|last_bit_rx[5]                                                                                                                                                                                                                                                                                                     ; Merged with pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|clk_ratio[31]                                                                                                                         ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                       ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]                                                                                                                                                                                     ; Merged with in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]        ;
; Total Number of Removed Registers = 211                                                                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|prev_reset                              ; Stuck at GND              ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                                                               ;
;                                                                                                                                           ; due to stuck port data_in ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                                                                ;
;                                                                                                                                           ;                           ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                                                                ;
;                                                                                                                                           ;                           ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1|pll_lock_sync,                                                                                                                                                                                                                                        ;
;                                                                                                                                           ;                           ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts,                                                                                                                                                                            ;
;                                                                                                                                           ;                           ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[5],                        ;
;                                                                                                                                           ;                           ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4],                        ;
;                                                                                                                                           ;                           ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[3],                        ;
;                                                                                                                                           ;                           ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[2],                        ;
;                                                                                                                                           ;                           ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[1],                        ;
;                                                                                                                                           ;                           ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0],                        ;
;                                                                                                                                           ;                           ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full,                                  ;
;                                                                                                                                           ;                           ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0],                              ;
;                                                                                                                                           ;                           ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4], ;
;                                                                                                                                           ;                           ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[3]  ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][13] ; Stuck at GND              ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][13],                                                                                                                                                                                                                                                  ;
;                                                                                                                                           ; due to stuck port data_in ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][13],                                                                                                                                                                                                                                                  ;
;                                                                                                                                           ;                           ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][13],                                                                                                                                                                                                                                                  ;
;                                                                                                                                           ;                           ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][13],                                                                                                                                                                                                                                                  ;
;                                                                                                                                           ;                           ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[5][13]                                                                                                                                                                                                                                                   ;
; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[0][12] ; Stuck at GND              ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[1][12],                                                                                                                                                                                                                                                  ;
;                                                                                                                                           ; due to stuck port data_in ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[2][12],                                                                                                                                                                                                                                                  ;
;                                                                                                                                           ;                           ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[3][12],                                                                                                                                                                                                                                                  ;
;                                                                                                                                           ;                           ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[4][12],                                                                                                                                                                                                                                                  ;
;                                                                                                                                           ;                           ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|delay_pipeline_1[5][12]                                                                                                                                                                                                                                                   ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_chnl_int[4]                                                                           ; Stuck at GND              ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done,                                                                                                                                                                             ;
;                                                                                                                                           ; due to stuck port data_in ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done,                                                                                                                                                                          ;
;                                                                                                                                           ;                           ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty,                             ;
;                                                                                                                                           ;                           ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5]  ;
; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|clk_ratio[30]                                                  ; Stuck at GND              ; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|continue                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 544   ;
; Number of registers using Synchronous Clear  ; 27    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 438   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 430   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                         ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pmod_dac121S101:dac_connection|busy                                                                                                                                                                       ; 3       ;
; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|ss_n[0]                                                                                                                        ; 3       ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out          ; 63      ;
; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|clk_ratio[31]                                                                                                                  ; 4       ;
; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|count[31]                                                                                                                      ; 2       ;
; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|count[0]                                                                                                                       ; 4       ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]           ; 1       ;
; pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|busy                                                                                                                           ; 4       ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]           ; 1       ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd  ; 2       ;
; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1] ; 4       ;
; Total number of inverted registers = 11                                                                                                                                                                   ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LAB2_TOP|pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|tx_buffer_1[12]                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LAB2_TOP|pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|tx_buffer_0[0]                                                                                                                     ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |LAB2_TOP|pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|tx_buffer_1[5]                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LAB2_TOP|in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[7] ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |LAB2_TOP|pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|count[6]                                                                                                                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |LAB2_TOP|pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|clk_toggles[0]                                                                                                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |LAB2_TOP|pmod_dac121S101:dac_connection|spi_tx_data_a[1]                                                                                                                                                               ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |LAB2_TOP|pmod_dac121S101:dac_connection|count[3]                                                                                                                                                                       ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |LAB2_TOP|generator:generator_connection|coeffs_single_out[5]                                                                                                                                                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |LAB2_TOP|generator:generator_connection|coeffs_single_out[11]                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LAB2_TOP|pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0|count[31]                                                                                                                          ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|product7[26]                                                                                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|product6[22]                                                                                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|product5[14]                                                                                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|product2[18]                                                                                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|product1[23]                                                                                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|product3[27]                                                                                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|adder_add_cast_7[28]                                                                        ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|sum3[14]                                                                                    ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|sum4[12]                                                                                    ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |LAB2_TOP|Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|sum5[2]                                                                                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |LAB2_TOP|pmod_dac121S101:dac_connection|Selector14                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Source assignments for Top-level Entity: |lab2_top ;
+------------+----------+------+---------------------+
; Assignment ; Value    ; From ; To                  ;
+------------+----------+------+---------------------+
; LOCATION   ; Pin_B11  ; -    ; led_out[9]          ;
; LOCATION   ; Pin_A11  ; -    ; led_out[8]          ;
; LOCATION   ; Pin_D14  ; -    ; led_out[7]          ;
; LOCATION   ; Pin_E14  ; -    ; led_out[6]          ;
; LOCATION   ; Pin_C13  ; -    ; led_out[5]          ;
; LOCATION   ; Pin_D13  ; -    ; led_out[4]          ;
; LOCATION   ; Pin_B10  ; -    ; led_out[3]          ;
; LOCATION   ; Pin_A10  ; -    ; led_out[2]          ;
; LOCATION   ; Pin_A9   ; -    ; led_out[1]          ;
; LOCATION   ; Pin_A8   ; -    ; led_out[0]          ;
; LOCATION   ; Pin_AB19 ; -    ; ss_n[0]             ;
; LOCATION   ; Pin_C18  ; -    ; displays_7seg[13]   ;
; LOCATION   ; Pin_D18  ; -    ; displays_7seg[12]   ;
; LOCATION   ; Pin_E18  ; -    ; displays_7seg[11]   ;
; LOCATION   ; Pin_B16  ; -    ; displays_7seg[10]   ;
; LOCATION   ; Pin_A17  ; -    ; displays_7seg[9]    ;
; LOCATION   ; Pin_A18  ; -    ; displays_7seg[8]    ;
; LOCATION   ; Pin_B17  ; -    ; displays_7seg[7]    ;
; LOCATION   ; Pin_C14  ; -    ; displays_7seg[6]    ;
; LOCATION   ; Pin_E15  ; -    ; displays_7seg[5]    ;
; LOCATION   ; Pin_C15  ; -    ; displays_7seg[4]    ;
; LOCATION   ; Pin_C16  ; -    ; displays_7seg[3]    ;
; LOCATION   ; Pin_E16  ; -    ; displays_7seg[2]    ;
; LOCATION   ; Pin_D17  ; -    ; displays_7seg[1]    ;
; LOCATION   ; Pin_C17  ; -    ; displays_7seg[0]    ;
; LOCATION   ; Pin_P11  ; -    ; clk_in              ;
; LOCATION   ; Pin_F15  ; -    ; rst_in_L            ;
; LOCATION   ; Pin_B14  ; -    ; internalSource      ;
; LOCATION   ; Pin_AB17 ; -    ; adc_qsys_cmd_vld    ;
; LOCATION   ; Pin_AA12 ; -    ; adc_qsys_resp_vld   ;
; LOCATION   ; Pin_AA11 ; -    ; adc_qsys_cmd_rdy    ;
; LOCATION   ; Pin_AA19 ; -    ; mosi_a              ;
; LOCATION   ; Pin_Y19  ; -    ; mosi_b              ;
; LOCATION   ; Pin_AB20 ; -    ; sclk                ;
; LOCATION   ; Pin_C11  ; -    ; selectH             ;
; LOCATION   ; Pin_C10  ; -    ; selectL             ;
+------------+----------+------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_div:CLKDIV            ;
+---------------------------+--------------------------+-----------------+
; Parameter Name            ; Value                    ; Type            ;
+---------------------------+--------------------------+-----------------+
; clk_in_ticks_per_half_clk ; 000000000000000000000001 ; Unsigned Binary ;
+---------------------------+--------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pmod_dac121S101:dac_connection ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; clk_freq       ; 50    ; Signed Integer                                     ;
; spi_clk_div    ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; slaves         ; 1     ; Signed Integer                                                                                 ;
; d_width        ; 16    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:ADCREG ;
+----------------+--------------+-------------------------+
; Parameter Name ; Value        ; Type                    ;
+----------------+--------------+-------------------------+
; data_width     ; 12           ; Signed Integer          ;
; init_val       ; 000000000000 ; Unsigned Binary         ;
+----------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                           ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                   ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                         ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                         ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                         ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                         ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                         ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                 ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                         ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                         ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                         ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                                                                         ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                         ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                         ;
; simfilename_ch0                 ;       ; String                                                                                                                                                 ;
; simfilename_ch1                 ;       ; String                                                                                                                                                 ;
; simfilename_ch2                 ;       ; String                                                                                                                                                 ;
; simfilename_ch3                 ;       ; String                                                                                                                                                 ;
; simfilename_ch4                 ;       ; String                                                                                                                                                 ;
; simfilename_ch5                 ;       ; String                                                                                                                                                 ;
; simfilename_ch6                 ;       ; String                                                                                                                                                 ;
; simfilename_ch7                 ;       ; String                                                                                                                                                 ;
; simfilename_ch8                 ;       ; String                                                                                                                                                 ;
; simfilename_ch9                 ;       ; String                                                                                                                                                 ;
; simfilename_ch10                ;       ; String                                                                                                                                                 ;
; simfilename_ch11                ;       ; String                                                                                                                                                 ;
; simfilename_ch12                ;       ; String                                                                                                                                                 ;
; simfilename_ch13                ;       ; String                                                                                                                                                 ;
; simfilename_ch14                ;       ; String                                                                                                                                                 ;
; simfilename_ch15                ;       ; String                                                                                                                                                 ;
; simfilename_ch16                ;       ; String                                                                                                                                                 ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                    ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                                                                          ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                                                                          ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                  ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                                                                                  ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                                                                  ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                                         ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                             ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                   ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                   ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                   ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                   ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                   ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                           ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                   ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                   ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                   ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                   ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                   ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                           ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                           ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                           ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                           ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                           ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                           ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                           ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                           ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                           ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                           ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                           ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                           ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                           ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                           ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                           ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                           ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                           ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                   ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                                 ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                                      ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                                                                            ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                                                    ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                                                                            ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                                                            ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                                                                    ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                                                                    ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                                                                    ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                                                                    ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                                                                    ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                                                                    ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                                                                    ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                                                                    ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                                                                    ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                                                                    ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                                                                    ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                                                                    ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                                                                    ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                                                                    ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                                                                    ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                                                                    ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                                                                    ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                            ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                      ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6 ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                  ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTHA                                     ; 13       ; Untyped                                                                                                               ;
; LPM_WIDTHB                                     ; 14       ; Untyped                                                                                                               ;
; LPM_WIDTHP                                     ; 27       ; Untyped                                                                                                               ;
; LPM_WIDTHR                                     ; 27       ; Untyped                                                                                                               ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                               ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                               ;
; LATENCY                                        ; 0        ; Untyped                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                               ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                                               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_pgs ; Untyped                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                               ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5 ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                  ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTHA                                     ; 13       ; Untyped                                                                                                               ;
; LPM_WIDTHB                                     ; 14       ; Untyped                                                                                                               ;
; LPM_WIDTHP                                     ; 27       ; Untyped                                                                                                               ;
; LPM_WIDTHR                                     ; 27       ; Untyped                                                                                                               ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                               ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                               ;
; LATENCY                                        ; 0        ; Untyped                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                               ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                                               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_pgs ; Untyped                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                               ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4 ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                  ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTHA                                     ; 13       ; Untyped                                                                                                               ;
; LPM_WIDTHB                                     ; 14       ; Untyped                                                                                                               ;
; LPM_WIDTHP                                     ; 27       ; Untyped                                                                                                               ;
; LPM_WIDTHR                                     ; 27       ; Untyped                                                                                                               ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                               ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                               ;
; LATENCY                                        ; 0        ; Untyped                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                               ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                                               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_pgs ; Untyped                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                               ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3 ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                  ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTHA                                     ; 13       ; Untyped                                                                                                               ;
; LPM_WIDTHB                                     ; 14       ; Untyped                                                                                                               ;
; LPM_WIDTHP                                     ; 27       ; Untyped                                                                                                               ;
; LPM_WIDTHR                                     ; 27       ; Untyped                                                                                                               ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                               ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                               ;
; LATENCY                                        ; 0        ; Untyped                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                               ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                                               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_pgs ; Untyped                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                               ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2 ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                  ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTHA                                     ; 13       ; Untyped                                                                                                               ;
; LPM_WIDTHB                                     ; 14       ; Untyped                                                                                                               ;
; LPM_WIDTHP                                     ; 27       ; Untyped                                                                                                               ;
; LPM_WIDTHR                                     ; 27       ; Untyped                                                                                                               ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                               ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                               ;
; LATENCY                                        ; 0        ; Untyped                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                               ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                                               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_pgs ; Untyped                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                               ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                  ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTHA                                     ; 13       ; Untyped                                                                                                               ;
; LPM_WIDTHB                                     ; 14       ; Untyped                                                                                                               ;
; LPM_WIDTHP                                     ; 27       ; Untyped                                                                                                               ;
; LPM_WIDTHR                                     ; 27       ; Untyped                                                                                                               ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                               ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                               ;
; LATENCY                                        ; 0        ; Untyped                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                               ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                                               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_pgs ; Untyped                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                               ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1 ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                                                                  ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTHA                                     ; 13       ; Untyped                                                                                                               ;
; LPM_WIDTHB                                     ; 14       ; Untyped                                                                                                               ;
; LPM_WIDTHP                                     ; 27       ; Untyped                                                                                                               ;
; LPM_WIDTHR                                     ; 27       ; Untyped                                                                                                               ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                                                                                               ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                                                                               ;
; LATENCY                                        ; 0        ; Untyped                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                                                                               ;
; USE_EAB                                        ; OFF      ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                                                                               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_pgs ; Untyped                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                                                                               ;
+------------------------------------------------+----------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                                            ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                                      ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                                                          ;
; Entity Instance            ; in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                               ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                        ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                         ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                           ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                            ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 7                                                                                                                                ;
; Entity Instance                       ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 13                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 27                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                               ;
; Entity Instance                       ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 13                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 27                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                               ;
; Entity Instance                       ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 13                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 27                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                               ;
; Entity Instance                       ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 13                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 27                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                               ;
; Entity Instance                       ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 13                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 27                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                               ;
; Entity Instance                       ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 13                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 27                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                               ;
; Entity Instance                       ; Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 13                                                                                                                               ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                               ;
;     -- LPM_WIDTHP                     ; 27                                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                               ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers"                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; write_enable      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; write_done        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; filter_in[13..12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; filter_out[2..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                         ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                          ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                     ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                                                            ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                             ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                             ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                        ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected                                                               ;
; write              ; Input  ; Info     ; Explicitly unconnected                                                               ;
; address            ; Input  ; Info     ; Explicitly unconnected                                                               ;
; readdata           ; Output ; Info     ; Explicitly unconnected                                                               ;
; writedata          ; Input  ; Info     ; Explicitly unconnected                                                               ;
; areset             ; Input  ; Info     ; Explicitly unconnected                                                               ;
; scandone           ; Output ; Info     ; Explicitly unconnected                                                               ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                                                               ;
; c2                 ; Output ; Info     ; Explicitly unconnected                                                               ;
; c3                 ; Output ; Info     ; Explicitly unconnected                                                               ;
; c4                 ; Output ; Info     ; Explicitly unconnected                                                               ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                                                               ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                                                         ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                                                         ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                                                         ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                                                         ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                                                         ;
; scandata           ; Input  ; Info     ; Stuck at GND                                                                         ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                                                         ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT"                                                 ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_bridge_sys_out_clk_clk         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_command_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_response_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_response_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT" ;
+-------------+-------+----------+--------------------------------------------+
; Port        ; Type  ; Severity ; Details                                    ;
+-------------+-------+----------+--------------------------------------------+
; adc_start_l ; Input ; Info     ; Stuck at GND                               ;
+-------------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "in_module:MY_INPUT"                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; adc_init       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; adc_chnl[4..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; adc_chnl[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; adc_start      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; adc_chnl_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:ADCREG"                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; reg_dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0"                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; cpol           ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpha           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cont           ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_div[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_div[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr           ; Input  ; Info     ; Stuck at GND                                                                        ;
; miso           ; Input  ; Info     ; Stuck at GND                                                                        ;
; rx_data        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 130                         ;
; cycloneiii_ff         ; 544                         ;
;     CLR               ; 111                         ;
;     ENA               ; 84                          ;
;     ENA CLR           ; 319                         ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA SCLR          ; 19                          ;
;     plain             ; 3                           ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 832                         ;
;     arith             ; 262                         ;
;         2 data inputs ; 78                          ;
;         3 data inputs ; 184                         ;
;     normal            ; 570                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 81                          ;
;         3 data inputs ; 345                         ;
;         4 data inputs ; 123                         ;
; cycloneiii_mac_mult   ; 7                           ;
; cycloneiii_mac_out    ; 7                           ;
; cycloneiii_pll        ; 1                           ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 23.40                       ;
; Average LUT depth     ; 9.03                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Oct 15 17:01:18 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_top -c lab2_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/adc_module_for_top_design_2/generator.vhd
    Info (12022): Found design unit 1: generator-rtl File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd Line: 17
    Info (12023): Found entity 1: generator File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/generator.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file /users/jonlo/onedrive/desktop/adc_module_for_top_design_2/programmable_fir_via_registers_pkg_adc.vhd
    Info (12022): Found design unit 1: Programmable_FIR_via_Registers_pkg_adc File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_pkg_adc.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/adc_module_for_top_design_2/programmable_fir_via_registers_adc.vhd
    Info (12022): Found design unit 1: Programmable_FIR_via_Registers_adc-rtl File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd Line: 64
    Info (12023): Found entity 1: Programmable_FIR_via_Registers_adc File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/adc_module_for_top_design_2/discrete_fir_filter_adc.vhd
    Info (12022): Found design unit 1: Discrete_FIR_Filter_adc-rtl File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd Line: 34
    Info (12023): Found entity 1: Discrete_FIR_Filter_adc File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/adc_module_for_top_design_2/coeffs_registers_adc.vhd
    Info (12022): Found design unit 1: coeffs_registers_adc-rtl File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/coeffs_registers_adc.vhd Line: 35
    Info (12023): Found entity 1: coeffs_registers_adc File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/coeffs_registers_adc.vhd Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v
    Info (12023): Found entity 1: adc_qsys File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v
    Info (12023): Found entity 1: adc_qsys_modular_adc_0 File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12021): Found 4 design units, including 4 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v
    Info (12023): Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 37
    Info (12023): Found entity 2: adc_qsys_altpll_sys_stdsync_sv6 File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 98
    Info (12023): Found entity 3: adc_qsys_altpll_sys_altpll_6b92 File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 130
    Info (12023): Found entity 4: adc_qsys_altpll_sys File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 217
Info (12021): Found 2 design units, including 0 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/serialout/func_pack.vhd
    Info (12022): Found design unit 1: func_pack File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/serialOut/func_pack.vhd Line: 6
    Info (12022): Found design unit 2: func_pack-body File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/serialOut/func_pack.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/in_port.vhd
    Info (12022): Found design unit 1: in_port-bhv File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_port.vhd Line: 57
    Info (12023): Found entity 1: in_port File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_port.vhd Line: 22
Info (12021): Found 3 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/uprog_sys.vhd
    Info (12022): Found design unit 1: uprog_sys-bhv File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/uprog_sys.vhd Line: 77
    Info (12022): Found design unit 2: uprog_sys_CON File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/uprog_sys.vhd Line: 728
    Info (12023): Found entity 1: uprog_sys File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/uprog_sys.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/rst_synch_logic.vhd
    Info (12022): Found design unit 1: rst_synch_logic-rtl File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/rst_synch_logic.vhd Line: 34
    Info (12023): Found entity 1: rst_synch_logic File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/rst_synch_logic.vhd Line: 23
Info (12021): Found 3 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/lab2_top.vhd
    Info (12022): Found design unit 1: LAB2_TOP-bhv File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 101
    Info (12022): Found design unit 2: LAB2_TOP_CON File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 662
    Info (12023): Found entity 1: LAB2_TOP File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 40
Info (12021): Found 3 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/in_module.vhd
    Info (12022): Found design unit 1: in_module-bhv File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd Line: 39
    Info (12022): Found design unit 2: in_module_CON File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd Line: 166
    Info (12023): Found entity 1: in_module File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/clk_div.vhd
    Info (12022): Found design unit 1: clk_div-bhv File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/clk_div.vhd Line: 40
    Info (12023): Found entity 1: clk_div File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/clk_div.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/uprog/adc_qsys_interface.vhd
    Info (12022): Found design unit 1: adc_qsys_interface-bhv File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd Line: 63
    Info (12023): Found entity 1: adc_qsys_interface File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/lecturer-20211011t092710z-001/lecturer/elec4406_lab2/src/reg/reg.vhd
    Info (12022): Found design unit 1: reg-bhv File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/reg/reg.vhd Line: 52
    Info (12023): Found entity 1: reg File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/reg/reg.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file pmod_dac_ad5628.vhd
    Info (12022): Found design unit 1: pmod_dac_ad5628-behavior File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/pmod_dac_ad5628.vhd Line: 47
    Info (12023): Found entity 1: pmod_dac_ad5628 File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/pmod_dac_ad5628.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file spi_master.vhd
    Info (12022): Found design unit 1: spi_master-logic File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/spi_master.vhd Line: 52
    Info (12023): Found entity 1: spi_master File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/spi_master.vhd Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/top/pmod_dac121s101/pmod_dac121s101.vhd
    Info (12022): Found design unit 1: pmod_dac121S101-behavior File: C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/pmod_dac121S101.vhd Line: 43
    Info (12023): Found entity 1: pmod_dac121S101 File: C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/pmod_dac121S101.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/jonlo/onedrive/desktop/top/pmod_dac121s101/spi_master_dual_mosi.vhd
    Info (12022): Found design unit 1: spi_master_dual_mosi-logic File: C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/spi_master_dual_mosi.vhd Line: 52
    Info (12023): Found entity 1: spi_master_dual_mosi File: C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/spi_master_dual_mosi.vhd Line: 28
Info (12127): Elaborating entity "lab2_top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at lab2_top.vhd(79): used implicit default value for signal "ce_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 79
Warning (10541): VHDL Signal Declaration warning at lab2_top.vhd(80): used implicit default value for signal "filter_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 80
Warning (10541): VHDL Signal Declaration warning at lab2_top.vhd(81): used implicit default value for signal "reg_data_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 81
Warning (10541): VHDL Signal Declaration warning at lab2_top.vhd(84): used implicit default value for signal "mosi" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 84
Warning (10541): VHDL Signal Declaration warning at lab2_top.vhd(97): used implicit default value for signal "in_strb" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 97
Warning (10541): VHDL Signal Declaration warning at lab2_top.vhd(368): used implicit default value for signal "out_done" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 368
Warning (10541): VHDL Signal Declaration warning at lab2_top.vhd(373): used implicit default value for signal "out_strb" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 373
Warning (10036): Verilog HDL or VHDL warning at lab2_top.vhd(384): object "adc_chnl_out" assigned a value but never read File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 384
Warning (10541): VHDL Signal Declaration warning at lab2_top.vhd(408): used implicit default value for signal "DOUT_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 408
Warning (10036): Verilog HDL or VHDL warning at lab2_top.vhd(412): object "reg_data_out_1" assigned a value but never read File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 412
Warning (10036): Verilog HDL or VHDL warning at lab2_top.vhd(425): object "dac_data_in" assigned a value but never read File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 425
Warning (10021): Ignored chip_pin synthesis attribute for port "filter_out" because the synthesis attribute's pin assignment list contains 1 assignment(s), which does not match port width of 15 bit(s) File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 80
Info (12128): Elaborating entity "rst_synch_logic" for hierarchy "rst_synch_logic:RSTSYNCH" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 434
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:CLKDIV" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 441
Info (12128): Elaborating entity "pmod_dac121S101" for hierarchy "pmod_dac121S101:dac_connection" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 468
Info (12128): Elaborating entity "spi_master_dual_mosi" for hierarchy "pmod_dac121S101:dac_connection|spi_master_dual_mosi:spi_master_dual_mosi_0" File: C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/pmod_dac121S101.vhd Line: 80
Info (12128): Elaborating entity "reg" for hierarchy "reg:ADCREG" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 537
Info (12128): Elaborating entity "in_module" for hierarchy "in_module:MY_INPUT" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 558
Warning (10541): VHDL Signal Declaration warning at in_module.vhd(52): used implicit default value for signal "adc_data_sim_busy" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd Line: 52
Warning (10541): VHDL Signal Declaration warning at in_module.vhd(53): used implicit default value for signal "adc_data_sim" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd Line: 53
Warning (10541): VHDL Signal Declaration warning at in_module.vhd(60): used implicit default value for signal "ADC_CHAN_CONV_SIM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd Line: 60
Info (12128): Elaborating entity "adc_qsys_interface" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/in_module.vhd Line: 108
Warning (10036): Verilog HDL or VHDL warning at adc_qsys_interface.vhd(93): object "BRIDGE_CLK" assigned a value but never read File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd Line: 93
Warning (10036): Verilog HDL or VHDL warning at adc_qsys_interface.vhd(102): object "ADC_0_response_startofpacket" assigned a value but never read File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd Line: 102
Warning (10036): Verilog HDL or VHDL warning at adc_qsys_interface.vhd(103): object "ADC_0_response_endofpacket" assigned a value but never read File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd Line: 103
Info (12128): Elaborating entity "adc_qsys" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/adc_qsys_interface.vhd Line: 119
Info (12128): Elaborating entity "adc_qsys_altpll_sys" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v Line: 52
Info (12128): Elaborating entity "adc_qsys_altpll_sys_stdsync_sv6" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 288
Info (12128): Elaborating entity "adc_qsys_altpll_sys_dffpipe_l2c" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_stdsync_sv6:stdsync2|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 116
Info (12128): Elaborating entity "adc_qsys_altpll_sys_altpll_6b92" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_altpll_sys:altpll_sys|adc_qsys_altpll_sys_altpll_6b92:sd1" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 294
Info (12128): Elaborating entity "adc_qsys_modular_adc_0" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v Line: 71
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v Line: 92
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object "sync_ctrl_state_nxt" assigned a value but never read File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 70
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12130): Elaborated megafunction instantiation "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12133): Instantiated megafunction "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 955
Info (12128): Elaborating entity "scfifo" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/scfifo_ds61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_fefifo_c6e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_fefifo_c6e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/a_dpfifo_3o41.tdf Line: 43
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 152
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/adc_qsys.v Line: 134
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/synth/lab2_top/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "Programmable_FIR_via_Registers_adc" for hierarchy "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 574
Info (12129): Elaborating entity "coeffs_registers_adc" using architecture "A:rtl" for hierarchy "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|coeffs_registers_adc:u_coeffs_registers" File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd Line: 133
Info (12129): Elaborating entity "Discrete_FIR_Filter_adc" using architecture "A:rtl" for hierarchy "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter" File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Programmable_FIR_via_Registers_adc.vhd Line: 143
Info (12128): Elaborating entity "generator" for hierarchy "generator:generator_connection" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 588
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf Line: 40
        Warning (14320): Synthesized away node "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf Line: 70
        Warning (14320): Synthesized away node "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf Line: 100
        Warning (14320): Synthesized away node "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf Line: 130
        Warning (14320): Synthesized away node "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf Line: 160
        Warning (14320): Synthesized away node "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf Line: 190
        Warning (14320): Synthesized away node "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf Line: 220
        Warning (14320): Synthesized away node "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf Line: 250
        Warning (14320): Synthesized away node "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf Line: 280
        Warning (14320): Synthesized away node "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf Line: 310
        Warning (14320): Synthesized away node "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf Line: 340
        Warning (14320): Synthesized away node "in_module:MY_INPUT|adc_qsys_interface:ADC_INPUT|adc_qsys:ADC_INPUT|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/altsyncram_rqn1.tdf Line: 370
Info (278001): Inferred 7 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|Mult6" File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd Line: 538
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|Mult5" File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd Line: 519
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|Mult4" File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd Line: 500
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|Mult3" File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd Line: 481
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|Mult2" File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd Line: 462
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|Mult0" File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd Line: 438
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|Mult1" File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd Line: 448
Info (12130): Elaborated megafunction instantiation "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6" File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd Line: 538
Info (12133): Instantiated megafunction "Programmable_FIR_via_Registers_adc:u_Programmable_FIR_via_Registers|Discrete_FIR_Filter_adc:u_Discrete_FIR_Filter|lpm_mult:Mult6" with the following parameter: File: C:/Users/jonlo/OneDrive/Desktop/adc_module_for_top_design_2/Discrete_FIR_Filter_adc.vhd Line: 538
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_pgs.tdf
    Info (12023): Found entity 1: mult_pgs File: C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/db/mult_pgs.tdf Line: 29
Info (13000): Registers with preset signals will power-up high File: C:/Users/jonlo/OneDrive/Desktop/top/pmod_dac121S101/pmod_dac121S101.vhd Line: 36
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "TRIG_OUT" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 64
    Warning (13410): Pin "FRAME_SYNC" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 65
    Warning (13410): Pin "SENSE1" is stuck at VCC File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 66
    Warning (13410): Pin "SENSE3" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 68
    Warning (13410): Pin "SENSE4" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 69
    Warning (13410): Pin "ce_out" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 79
    Warning (13410): Pin "filter_out[0]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 80
    Warning (13410): Pin "filter_out[1]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 80
    Warning (13410): Pin "filter_out[2]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 80
    Warning (13410): Pin "filter_out[3]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 80
    Warning (13410): Pin "filter_out[4]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 80
    Warning (13410): Pin "filter_out[5]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 80
    Warning (13410): Pin "filter_out[6]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 80
    Warning (13410): Pin "filter_out[7]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 80
    Warning (13410): Pin "filter_out[8]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 80
    Warning (13410): Pin "filter_out[9]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 80
    Warning (13410): Pin "filter_out[10]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 80
    Warning (13410): Pin "filter_out[11]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 80
    Warning (13410): Pin "filter_out[12]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 80
    Warning (13410): Pin "filter_out[13]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 80
    Warning (13410): Pin "filter_out[14]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 80
    Warning (13410): Pin "reg_data_out[0]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 81
    Warning (13410): Pin "reg_data_out[1]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 81
    Warning (13410): Pin "reg_data_out[2]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 81
    Warning (13410): Pin "reg_data_out[3]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 81
    Warning (13410): Pin "reg_data_out[4]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 81
    Warning (13410): Pin "reg_data_out[5]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 81
    Warning (13410): Pin "reg_data_out[6]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 81
    Warning (13410): Pin "reg_data_out[7]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 81
    Warning (13410): Pin "reg_data_out[8]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 81
    Warning (13410): Pin "reg_data_out[9]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 81
    Warning (13410): Pin "reg_data_out[10]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 81
    Warning (13410): Pin "reg_data_out[11]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 81
    Warning (13410): Pin "mosi" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 84
    Warning (13410): Pin "displays_7seg[0]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 93
    Warning (13410): Pin "displays_7seg[1]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 93
    Warning (13410): Pin "displays_7seg[3]" is stuck at VCC File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 93
    Warning (13410): Pin "displays_7seg[8]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 93
    Warning (13410): Pin "displays_7seg[9]" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 93
    Warning (13410): Pin "displays_7seg[13]" is stuck at VCC File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 93
    Warning (13410): Pin "in_strb" is stuck at GND File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 97
Info (286030): Timing-Driven Synthesis is running
Info (17049): 44 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/output_files/lab2_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 58 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "single_step_in" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 48
    Warning (15610): No output dependent on input pin "one_step_in" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 49
    Warning (15610): No output dependent on input pin "nosin[0]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 50
    Warning (15610): No output dependent on input pin "nosin[1]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 50
    Warning (15610): No output dependent on input pin "nosin[2]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 50
    Warning (15610): No output dependent on input pin "nosin[3]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 50
    Warning (15610): No output dependent on input pin "nosin[4]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 50
    Warning (15610): No output dependent on input pin "nosin[5]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 50
    Warning (15610): No output dependent on input pin "nosin[6]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 50
    Warning (15610): No output dependent on input pin "internalSource" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 51
    Warning (15610): No output dependent on input pin "strb_nos" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 52
    Warning (15610): No output dependent on input pin "clk_enable" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 73
    Warning (15610): No output dependent on input pin "coeffs_in[0]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 74
    Warning (15610): No output dependent on input pin "coeffs_in[1]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 74
    Warning (15610): No output dependent on input pin "coeffs_in[2]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 74
    Warning (15610): No output dependent on input pin "coeffs_in[3]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 74
    Warning (15610): No output dependent on input pin "coeffs_in[4]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 74
    Warning (15610): No output dependent on input pin "coeffs_in[5]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 74
    Warning (15610): No output dependent on input pin "coeffs_in[6]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 74
    Warning (15610): No output dependent on input pin "coeffs_in[7]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 74
    Warning (15610): No output dependent on input pin "coeffs_in[8]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 74
    Warning (15610): No output dependent on input pin "coeffs_in[9]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 74
    Warning (15610): No output dependent on input pin "coeffs_in[10]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 74
    Warning (15610): No output dependent on input pin "coeffs_in[11]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 74
    Warning (15610): No output dependent on input pin "coeffs_in[12]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 74
    Warning (15610): No output dependent on input pin "coeffs_in[13]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 74
    Warning (15610): No output dependent on input pin "write_address[0]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 75
    Warning (15610): No output dependent on input pin "write_address[1]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 75
    Warning (15610): No output dependent on input pin "write_address[2]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 75
    Warning (15610): No output dependent on input pin "write_address[3]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 75
    Warning (15610): No output dependent on input pin "write_address[4]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 75
    Warning (15610): No output dependent on input pin "write_address[5]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 75
    Warning (15610): No output dependent on input pin "write_address[6]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 75
    Warning (15610): No output dependent on input pin "write_address[7]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 75
    Warning (15610): No output dependent on input pin "write_enable" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 76
    Warning (15610): No output dependent on input pin "write_done" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 77
    Warning (15610): No output dependent on input pin "filter_in[0]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 78
    Warning (15610): No output dependent on input pin "filter_in[1]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 78
    Warning (15610): No output dependent on input pin "filter_in[2]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 78
    Warning (15610): No output dependent on input pin "filter_in[3]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 78
    Warning (15610): No output dependent on input pin "filter_in[4]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 78
    Warning (15610): No output dependent on input pin "filter_in[5]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 78
    Warning (15610): No output dependent on input pin "filter_in[6]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 78
    Warning (15610): No output dependent on input pin "filter_in[7]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 78
    Warning (15610): No output dependent on input pin "filter_in[8]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 78
    Warning (15610): No output dependent on input pin "filter_in[9]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 78
    Warning (15610): No output dependent on input pin "filter_in[10]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 78
    Warning (15610): No output dependent on input pin "filter_in[11]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 78
    Warning (15610): No output dependent on input pin "filter_in[12]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 78
    Warning (15610): No output dependent on input pin "filter_in[13]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 78
    Warning (15610): No output dependent on input pin "switch_in[0]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 94
    Warning (15610): No output dependent on input pin "switch_in[1]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 94
    Warning (15610): No output dependent on input pin "switch_in[2]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 94
    Warning (15610): No output dependent on input pin "switch_in[3]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 94
    Warning (15610): No output dependent on input pin "switch_in[4]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 94
    Warning (15610): No output dependent on input pin "switch_in[5]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 94
    Warning (15610): No output dependent on input pin "switch_in[6]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 94
    Warning (15610): No output dependent on input pin "switch_in[7]" File: C:/Users/jonlo/OneDrive/Desktop/Lecturer-20211011T092710Z-001/Lecturer/ELEC4406_LAB2/src/uprog/lab2_top.vhd Line: 94
Info (21057): Implemented 1323 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 62 input pins
    Info (21059): Implemented 68 output pins
    Info (21061): Implemented 1177 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 14 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 135 warnings
    Info: Peak virtual memory: 4834 megabytes
    Info: Processing ended: Fri Oct 15 17:03:26 2021
    Info: Elapsed time: 00:02:08
    Info: Total CPU time (on all processors): 00:01:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jonlo/OneDrive/Desktop/LAB2_TOP_ADC_TO_REG_CONNECTION/output_files/lab2_top.map.smsg.


