

================================================================
== Vitis HLS Report for 'ProcessingElement_Pipeline_InitializeABuffer_Inner'
================================================================
* Date:           Mon Nov 11 16:41:44 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.164 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- InitializeABuffer_Inner  |       16|       16|         2|          1|          1|    16|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       29|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       45|     -|
|Register             |        -|      -|       13|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       13|       74|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_74_p2          |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_68_p2         |      icmp|   0|  0|  13|           5|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  29|          12|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |aPipes_31_blk_n          |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n2_1    |   9|          2|    5|         10|
    |n2_fu_36                 |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   13|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |n2_1_reg_96              |  5|   0|    5|          0|
    |n2_fu_36                 |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 13|   0|   13|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  ProcessingElement_Pipeline_InitializeABuffer_Inner|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  ProcessingElement_Pipeline_InitializeABuffer_Inner|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  ProcessingElement_Pipeline_InitializeABuffer_Inner|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  ProcessingElement_Pipeline_InitializeABuffer_Inner|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  ProcessingElement_Pipeline_InitializeABuffer_Inner|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  ProcessingElement_Pipeline_InitializeABuffer_Inner|  return value|
|aPipes_31_dout            |   in|   32|     ap_fifo|                                           aPipes_31|       pointer|
|aPipes_31_num_data_valid  |   in|    3|     ap_fifo|                                           aPipes_31|       pointer|
|aPipes_31_fifo_cap        |   in|    3|     ap_fifo|                                           aPipes_31|       pointer|
|aPipes_31_empty_n         |   in|    1|     ap_fifo|                                           aPipes_31|       pointer|
|aPipes_31_read            |  out|    1|     ap_fifo|                                           aPipes_31|       pointer|
|aBuffer_address0          |  out|    5|   ap_memory|                                             aBuffer|         array|
|aBuffer_ce0               |  out|    1|   ap_memory|                                             aBuffer|         array|
|aBuffer_we0               |  out|    1|   ap_memory|                                             aBuffer|         array|
|aBuffer_d0                |  out|   32|   ap_memory|                                             aBuffer|         array|
+--------------------------+-----+-----+------------+----------------------------------------------------+--------------+

