module LFSR_tb; 
logic [4:0] lfsr; 
logic clk; 

LFSR #(5) DUT(clk, lfsr);

initial forever begin 
	clk = 1'b0; #5; 
	clk = 1'b1; #5; 
end 
initial begin 
	lfsr = 5'b0; 
	#40; 
	$stop; 
end 

endmodule 

