#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Jun 22 23:56:30 2020
# Process ID: 15688
# Current directory: C:/Users/fort3/cscidir/EE4301/lab_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12948 C:\Users\fort3\cscidir\EE4301\lab_2\lab_2.xpr
# Log file: C:/Users/fort3/cscidir/EE4301/lab_2/vivado.log
# Journal file: C:/Users/fort3/cscidir/EE4301/lab_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fort3/cscidir/EE4301/lab_2/lab_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 1024.648 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Jun 22 23:57:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/fort3/cscidir/EE4301/lab_2/lab_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon Jun 22 23:59:57 2020] Launched impl_1...
Run output will be captured here: C:/Users/fort3/cscidir/EE4301/lab_2/lab_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1111.492 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1770.934 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1770.934 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1770.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1902.625 ; gain = 877.977
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/fort3/cscidir/EE4301/lab_2/lab_2.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/fort3/cscidir/EE4301/lab_2/lab_2.sim/sim_1/impl/timing/xsim/adder8_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fort3/cscidir/EE4301/lab_2/lab_2.sim/sim_1/impl/timing/xsim/adder8_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/fort3/cscidir/EE4301/lab_2/lab_2.sim/sim_1/impl/timing/xsim/adder8_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/fort3/cscidir/EE4301/lab_2/lab_2.sim/sim_1/impl/timing/xsim/adder8_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'adder8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fort3/cscidir/EE4301/lab_2/lab_2.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj adder8_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/LaptopCloudSync5-23-2020/Documents/EE4301_Labs/lab_2/lab_2.sim/sim_1/impl/timing/xsim/adder8_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/LaptopCloudSync5-23-2020/Documents/EE4301_Labs/lab_1/adder8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fort3/cscidir/EE4301/lab_2/lab_2.sim/sim_1/impl/timing/xsim'
"xelab -wto 474f14be0b594c9aa832c2ae37d0674b --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot adder8_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.adder8_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 474f14be0b594c9aa832c2ae37d0674b --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot adder8_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.adder8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "adder8_tb_time_impl.sdf", for root module "adder8_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "adder8_tb_time_impl.sdf", for root module "adder8_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.adder8
Compiling module xil_defaultlib.adder8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder8_tb_time_impl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1927.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fort3/cscidir/EE4301/lab_2/lab_2.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder8_tb_time_impl -key {Post-Implementation:sim_1:Timing:adder8_tb} -tclbatch {adder8_tb.tcl} -view {C:/Users/fort3/cscidir/EE4301/lab_1/adder8_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/fort3/cscidir/EE4301/lab_1/adder8_tb_behav.wcfg
source adder8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
a = xxxxxxxx, b = xxxxxxxx, cin = x
s = xxxxxxxx, cout = x
a = 00000000, b = 00000000, cin = 0
s = xxxxxxxx, cout = x
a = 11111111, b = 00000001, cin = 0
s = 00000000, cout = 0
End Simulation
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder8_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1927.469 ; gain = 1.184
save_wave_config {C:/Users/fort3/cscidir/EE4301/lab_1/adder8_tb_behav.wcfg}
save_project_as lab_3 C:/Users/fort3/cscidir/EE4301/lab_3 -force
save_project_as: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2059.523 ; gain = 0.285
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jun 23 00:17:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/fort3/cscidir/EE4301/lab_3/lab_3.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-20:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2077.949 ; gain = 2.832
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 23 00:36:25 2020...
