Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb  6 13:30:03 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #1                                                              |                                                      WorstPath from Dst                                                      |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                             3.125 |                                                                                                                        3.125 |
| Path Delay                |                    0.757 |                                                                                                                            10.011 |                                                                                                                        8.983 |
| Logic Delay               | 0.096(13%)               | 2.504(26%)                                                                                                                        | 2.949(33%)                                                                                                                   |
| Net Delay                 | 0.661(87%)               | 7.507(74%)                                                                                                                        | 6.034(67%)                                                                                                                   |
| Clock Skew                |                   -0.057 |                                                                                                                            -0.112 |                                                                                                                       -0.169 |
| Slack                     |                    2.303 |                                                                                                                            -7.006 |                                                                                                                       -6.036 |
| Timing Exception          |                          |                                                                                                                                   |                                                                                                                              |
| Bounding Box Size         | 1% x 2%                  | 9% x 1%                                                                                                                           | 8% x 1%                                                                                                                      |
| Clock Region Distance     | (0, 1)                   | (0, 0)                                                                                                                            | (0, 0)                                                                                                                       |
| Cumulative Fanout         |                        3 |                                                                                                                               164 |                                                                                                                          204 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed                                                                                                                 |
| Logic Levels              |                        0 |                                                                                                                                24 |                                                                                                                           23 |
| Routes                    |                        1 |                                                                                                                                24 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT3 LUT4 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT4 LUT6 LUT4 LUT5 FDRE | FDRE LUT6 LUT5 LUT3 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                               | clk                                                                                                                          |
| End Point Clock           | clk                      | clk                                                                                                                               | clk                                                                                                                          |
| DSP Block                 | None                     | None                                                                                                                              | None                                                                                                                         |
| BRAM                      | None                     | None                                                                                                                              | None                                                                                                                         |
| IO Crossings              |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| High Fanout               |                        3 |                                                                                                                                20 |                                                                                                                           50 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                          | sr_p.sr_1_9.roi_ret_36/C                                                                                                     |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | sr_p.sr_1_9.roi_ret_36/D                                                                                                          | sr_p.sr_2_15.sector_ret_98/D                                                                                                 |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                 Path #2                                                                |                                                 WorstPath from Dst                                                 |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                                  3.125 |                                                                                                              3.125 |
| Path Delay                |                   0.614 |                                                                                                                                  9.977 |                                                                                                              9.115 |
| Logic Delay               | 0.097(16%)              | 2.672(27%)                                                                                                                             | 2.774(31%)                                                                                                         |
| Net Delay                 | 0.517(84%)              | 7.305(73%)                                                                                                                             | 6.341(69%)                                                                                                         |
| Clock Skew                |                  -0.056 |                                                                                                                                 -0.145 |                                                                                                             -0.046 |
| Slack                     |                   2.446 |                                                                                                                                 -7.006 |                                                                                                             -6.044 |
| Timing Exception          |                         |                                                                                                                                        |                                                                                                                    |
| Bounding Box Size         | 5% x 1%                 | 8% x 1%                                                                                                                                | 8% x 1%                                                                                                            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                 | (0, 0)                                                                                                             |
| Cumulative Fanout         |                       3 |                                                                                                                                    154 |                                                                                                                216 |
| Fixed Loc                 |                       0 |                                                                                                                                      0 |                                                                                                                  0 |
| Fixed Route               |                       0 |                                                                                                                                      0 |                                                                                                                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                      0 |                                                                                                                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                      0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                           | Safely Timed                                                                                                       |
| Logic Levels              |                       0 |                                                                                                                                     25 |                                                                                                                 21 |
| Routes                    |                       1 |                                                                                                                                     25 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                                    | clk                                                                                                                |
| End Point Clock           | clk                     | clk                                                                                                                                    | clk                                                                                                                |
| DSP Block                 | None                    | None                                                                                                                                   | None                                                                                                               |
| BRAM                      | None                    | None                                                                                                                                   | None                                                                                                               |
| IO Crossings              |                       0 |                                                                                                                                      0 |                                                                                                                  0 |
| SLR Crossings             |                       0 |                                                                                                                                      0 |                                                                                                                  0 |
| PBlocks                   |                       0 |                                                                                                                                      0 |                                                                                                                  0 |
| High Fanout               |                       3 |                                                                                                                                     17 |                                                                                                                 50 |
| Dont Touch                |                       0 |                                                                                                                                      0 |                                                                                                                  0 |
| Mark Debug                |                       0 |                                                                                                                                      0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                 | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                 | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[117]/C       | muon_cand_7.pt_1_rep1/C                                                                                                                | sr_p.sr_1_15.pt_ret_2322/C                                                                                         |
| End Point Pin             | muon_cand_7.pt_1_rep1/D | sr_p.sr_1_15.pt_ret_2322/D                                                                                                             | sr_p.sr_2_15.sector_ret_98/D                                                                                       |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #3                                                              |                                                    WorstPath from Dst                                                   |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                             3.125 |                                                                                                                   3.125 |
| Path Delay                |                    1.702 |                                                                                                                             9.966 |                                                                                                                   8.637 |
| Logic Delay               | 0.093(6%)                | 2.721(28%)                                                                                                                        | 2.704(32%)                                                                                                              |
| Net Delay                 | 1.609(94%)               | 7.245(72%)                                                                                                                        | 5.933(68%)                                                                                                              |
| Clock Skew                |                   -0.073 |                                                                                                                            -0.155 |                                                                                                                  -0.119 |
| Slack                     |                    1.341 |                                                                                                                            -7.005 |                                                                                                                  -5.639 |
| Timing Exception          |                          |                                                                                                                                   |                                                                                                                         |
| Bounding Box Size         | 3% x 0%                  | 7% x 1%                                                                                                                           | 8% x 1%                                                                                                                 |
| Clock Region Distance     | (0, 0)                   | (0, 0)                                                                                                                            | (0, 0)                                                                                                                  |
| Cumulative Fanout         |                        4 |                                                                                                                               207 |                                                                                                                     241 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                                                                                                                       0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                                                                                                                       0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                                                                                                                       0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed                                                                                                            |
| Logic Levels              |                        0 |                                                                                                                                24 |                                                                                                                      22 |
| Routes                    |                        1 |                                                                                                                                24 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE                | FDRE LUT6 LUT3 LUT6 LUT5 LUT5 LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                               | clk                                                                                                                     |
| End Point Clock           | clk                      | clk                                                                                                                               | clk                                                                                                                     |
| DSP Block                 | None                     | None                                                                                                                              | None                                                                                                                    |
| BRAM                      | None                     | None                                                                                                                              | None                                                                                                                    |
| IO Crossings              |                        3 |                                                                                                                                 0 |                                                                                                                       0 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                                                                                                                       0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                                                                                                                       0 |
| High Fanout               |                        4 |                                                                                                                                38 |                                                                                                                      50 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                                                                                                                       0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[6]/C          | muon_cand_0.pt_fast[2]/C                                                                                                          | sr_p.sr_1_8.sector_ret_30/C                                                                                             |
| End Point Pin             | muon_cand_0.pt_fast[2]/D | sr_p.sr_1_8.sector_ret_30/D                                                                                                       | sr_p.sr_2_15.sector_ret_98/D                                                                                            |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |     WorstPath to Src     |                                                            Path #4                                                           |    WorstPath from Dst   |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |                    3.125 |                                                                                                                        3.125 |                   3.125 |
| Path Delay                |                    0.757 |                                                                                                                       10.179 |                   0.920 |
| Logic Delay               | 0.096(13%)               | 2.791(28%)                                                                                                                   | 0.096(11%)              |
| Net Delay                 | 0.661(87%)               | 7.388(72%)                                                                                                                   | 0.824(89%)              |
| Clock Skew                |                   -0.057 |                                                                                                                        0.064 |                  -0.452 |
| Slack                     |                    2.303 |                                                                                                                       -6.998 |                   1.745 |
| Timing Exception          |                          |                                                                                                                              |                         |
| Bounding Box Size         | 1% x 2%                  | 9% x 1%                                                                                                                      | 0% x 1%                 |
| Clock Region Distance     | (0, 1)                   | (0, 0)                                                                                                                       | (0, 1)                  |
| Cumulative Fanout         |                        3 |                                                                                                                          173 |                       1 |
| Fixed Loc                 |                        0 |                                                                                                                            0 |                       0 |
| Fixed Route               |                        0 |                                                                                                                            0 |                       0 |
| Hold Fix Detour           |                        0 |                                                                                                                            0 |                       0 |
| Combined LUT Pairs        |                        0 |                                                                                                                            0 |                       0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                 | Safely Timed            |
| Logic Levels              |                        0 |                                                                                                                           23 |                       0 |
| Routes                    |                        1 |                                                                                                                           23 |                       1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 FDRE | FDRE FDRE               |
| Start Point Clock         | clk                      | clk                                                                                                                          | clk                     |
| End Point Clock           | clk                      | clk                                                                                                                          | clk                     |
| DSP Block                 | None                     | None                                                                                                                         | None                    |
| BRAM                      | None                     | None                                                                                                                         | None                    |
| IO Crossings              |                        0 |                                                                                                                            0 |                       0 |
| SLR Crossings             |                        0 |                                                                                                                            0 |                       0 |
| PBlocks                   |                        0 |                                                                                                                            0 |                       0 |
| High Fanout               |                        3 |                                                                                                                           20 |                       1 |
| Dont Touch                |                        0 |                                                                                                                            0 |                       0 |
| Mark Debug                |                        0 |                                                                                                                            0 |                       0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                       | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                       | FDRE/D                  |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                     | sr_p.sr_1_6.sector[3]/C |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | sr_p.sr_1_6.sector[3]/D                                                                                                      | sr_p.sr_2_6.sector[3]/D |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                              Path #5                                                              |                                                      WorstPath from Dst                                                      |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                             3.125 |                                                                                                                        3.125 |
| Path Delay                |                   0.614 |                                                                                                                            10.013 |                                                                                                                        9.344 |
| Logic Delay               | 0.097(16%)              | 2.873(29%)                                                                                                                        | 2.873(31%)                                                                                                                   |
| Net Delay                 | 0.517(84%)              | 7.140(71%)                                                                                                                        | 6.471(69%)                                                                                                                   |
| Clock Skew                |                  -0.056 |                                                                                                                            -0.098 |                                                                                                                       -0.157 |
| Slack                     |                   2.446 |                                                                                                                            -6.994 |                                                                                                                       -6.385 |
| Timing Exception          |                         |                                                                                                                                   |                                                                                                                              |
| Bounding Box Size         | 5% x 1%                 | 7% x 1%                                                                                                                           | 8% x 1%                                                                                                                      |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                            | (0, 0)                                                                                                                       |
| Cumulative Fanout         |                       3 |                                                                                                                               178 |                                                                                                                          202 |
| Fixed Loc                 |                       0 |                                                                                                                                 0 |                                                                                                                            0 |
| Fixed Route               |                       0 |                                                                                                                                 0 |                                                                                                                            0 |
| Hold Fix Detour           |                       0 |                                                                                                                                 0 |                                                                                                                            0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                 0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                      | Safely Timed                                                                                                                 |
| Logic Levels              |                       0 |                                                                                                                                24 |                                                                                                                           23 |
| Routes                    |                       1 |                                                                                                                                24 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 FDRE | FDRE LUT6 LUT5 LUT3 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                               | clk                                                                                                                          |
| End Point Clock           | clk                     | clk                                                                                                                               | clk                                                                                                                          |
| DSP Block                 | None                    | None                                                                                                                              | None                                                                                                                         |
| BRAM                      | None                    | None                                                                                                                              | None                                                                                                                         |
| IO Crossings              |                       0 |                                                                                                                                 0 |                                                                                                                            0 |
| SLR Crossings             |                       0 |                                                                                                                                 0 |                                                                                                                            0 |
| PBlocks                   |                       0 |                                                                                                                                 0 |                                                                                                                            0 |
| High Fanout               |                       3 |                                                                                                                                23 |                                                                                                                           50 |
| Dont Touch                |                       0 |                                                                                                                                 0 |                                                                                                                            0 |
| Mark Debug                |                       0 |                                                                                                                                 0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                            | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                            | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[117]/C       | muon_cand_7.pt_1_rep1/C                                                                                                           | sr_p.sr_1_15.pt_ret_2309/C                                                                                                   |
| End Point Pin             | muon_cand_7.pt_1_rep1/D | sr_p.sr_1_15.pt_ret_2309/D                                                                                                        | sr_p.sr_2_15.sector_ret_98/D                                                                                                 |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                            Path #6                                                           |                                                 WorstPath from Dst                                                 |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                        3.125 |                                                                                                              3.125 |
| Path Delay                |                    0.757 |                                                                                                                        9.940 |                                                                                                              9.018 |
| Logic Delay               | 0.096(13%)               | 2.835(29%)                                                                                                                   | 2.610(29%)                                                                                                         |
| Net Delay                 | 0.661(87%)               | 7.105(71%)                                                                                                                   | 6.408(71%)                                                                                                         |
| Clock Skew                |                   -0.057 |                                                                                                                       -0.170 |                                                                                                             -0.045 |
| Slack                     |                    2.303 |                                                                                                                       -6.994 |                                                                                                             -5.946 |
| Timing Exception          |                          |                                                                                                                              |                                                                                                                    |
| Bounding Box Size         | 1% x 2%                  | 10% x 1%                                                                                                                     | 8% x 1%                                                                                                            |
| Clock Region Distance     | (0, 1)                   | (0, 0)                                                                                                                       | (0, 0)                                                                                                             |
| Cumulative Fanout         |                        3 |                                                                                                                          161 |                                                                                                                203 |
| Fixed Loc                 |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Fixed Route               |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                 | Safely Timed                                                                                                       |
| Logic Levels              |                        0 |                                                                                                                           23 |                                                                                                                 21 |
| Routes                    |                        1 |                                                                                                                           23 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                          | clk                                                                                                                |
| End Point Clock           | clk                      | clk                                                                                                                          | clk                                                                                                                |
| DSP Block                 | None                     | None                                                                                                                         | None                                                                                                               |
| BRAM                      | None                     | None                                                                                                                         | None                                                                                                               |
| IO Crossings              |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| SLR Crossings             |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| PBlocks                   |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| High Fanout               |                        3 |                                                                                                                           17 |                                                                                                                 50 |
| Dont Touch                |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Mark Debug                |                        0 |                                                                                                                            0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                       | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                       | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                     | sr_p.sr_1_9.roi_ret_12/C                                                                                           |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | sr_p.sr_1_9.roi_ret_12/D                                                                                                     | sr_p.sr_2_15.sector_ret_98/D                                                                                       |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #7                                                              |                                                      WorstPath from Dst                                                      |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                             3.125 |                                                                                                                        3.125 |
| Path Delay                |                    0.757 |                                                                                                                             9.987 |                                                                                                                        9.207 |
| Logic Delay               | 0.096(13%)               | 2.845(29%)                                                                                                                        | 2.762(30%)                                                                                                                   |
| Net Delay                 | 0.661(87%)               | 7.142(71%)                                                                                                                        | 6.445(70%)                                                                                                                   |
| Clock Skew                |                   -0.057 |                                                                                                                            -0.122 |                                                                                                                       -0.159 |
| Slack                     |                    2.303 |                                                                                                                            -6.992 |                                                                                                                       -6.250 |
| Timing Exception          |                          |                                                                                                                                   |                                                                                                                              |
| Bounding Box Size         | 1% x 2%                  | 9% x 1%                                                                                                                           | 8% x 1%                                                                                                                      |
| Clock Region Distance     | (0, 1)                   | (0, 0)                                                                                                                            | (0, 0)                                                                                                                       |
| Cumulative Fanout         |                        3 |                                                                                                                               169 |                                                                                                                          230 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed                                                                                                                 |
| Logic Levels              |                        0 |                                                                                                                                24 |                                                                                                                           23 |
| Routes                    |                        1 |                                                                                                                                24 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                               | clk                                                                                                                          |
| End Point Clock           | clk                      | clk                                                                                                                               | clk                                                                                                                          |
| DSP Block                 | None                     | None                                                                                                                              | None                                                                                                                         |
| BRAM                      | None                     | None                                                                                                                              | None                                                                                                                         |
| IO Crossings              |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| High Fanout               |                        3 |                                                                                                                                17 |                                                                                                                           50 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                          | sr_p.sr_1_13.roi_ret_5/C                                                                                                     |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | sr_p.sr_1_13.roi_ret_5/D                                                                                                          | sr_p.sr_2_15.sector_ret_98/D                                                                                                 |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #8                                                              |                                                      WorstPath from Dst                                                      |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                             3.125 |                                                                                                                        3.125 |
| Path Delay                |                    0.757 |                                                                                                                             9.958 |                                                                                                                        8.817 |
| Logic Delay               | 0.096(13%)               | 2.745(28%)                                                                                                                        | 2.973(34%)                                                                                                                   |
| Net Delay                 | 0.661(87%)               | 7.213(72%)                                                                                                                        | 5.844(66%)                                                                                                                   |
| Clock Skew                |                   -0.057 |                                                                                                                            -0.145 |                                                                                                                       -0.139 |
| Slack                     |                    2.303 |                                                                                                                            -6.986 |                                                                                                                       -5.840 |
| Timing Exception          |                          |                                                                                                                                   |                                                                                                                              |
| Bounding Box Size         | 1% x 2%                  | 8% x 1%                                                                                                                           | 7% x 1%                                                                                                                      |
| Clock Region Distance     | (0, 1)                   | (0, 0)                                                                                                                            | (0, 0)                                                                                                                       |
| Cumulative Fanout         |                        3 |                                                                                                                               189 |                                                                                                                          209 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed                                                                                                                 |
| Logic Levels              |                        0 |                                                                                                                                24 |                                                                                                                           23 |
| Routes                    |                        1 |                                                                                                                                24 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE LUT4 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                               | clk                                                                                                                          |
| End Point Clock           | clk                      | clk                                                                                                                               | clk                                                                                                                          |
| DSP Block                 | None                     | None                                                                                                                              | None                                                                                                                         |
| BRAM                      | None                     | None                                                                                                                              | None                                                                                                                         |
| IO Crossings              |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| High Fanout               |                        3 |                                                                                                                                22 |                                                                                                                           50 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                          | sr_p.sr_1_15.pt_ret_2321/C                                                                                                   |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | sr_p.sr_1_15.pt_ret_2321/D                                                                                                        | sr_p.sr_2_15.sector_ret_98/D                                                                                                 |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                              Path #9                                                              |                                                    WorstPath from Dst                                                   |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    3.125 |                                                                                                                             3.125 |                                                                                                                   3.125 |
| Path Delay                |                    0.757 |                                                                                                                             9.929 |                                                                                                                   9.353 |
| Logic Delay               | 0.096(13%)               | 2.830(29%)                                                                                                                        | 2.588(28%)                                                                                                              |
| Net Delay                 | 0.661(87%)               | 7.099(71%)                                                                                                                        | 6.765(72%)                                                                                                              |
| Clock Skew                |                   -0.057 |                                                                                                                            -0.173 |                                                                                                                  -0.037 |
| Slack                     |                    2.303 |                                                                                                                            -6.986 |                                                                                                                  -6.273 |
| Timing Exception          |                          |                                                                                                                                   |                                                                                                                         |
| Bounding Box Size         | 1% x 2%                  | 9% x 1%                                                                                                                           | 8% x 1%                                                                                                                 |
| Clock Region Distance     | (0, 1)                   | (0, 0)                                                                                                                            | (0, 0)                                                                                                                  |
| Cumulative Fanout         |                        3 |                                                                                                                               169 |                                                                                                                     201 |
| Fixed Loc                 |                        0 |                                                                                                                                 0 |                                                                                                                       0 |
| Fixed Route               |                        0 |                                                                                                                                 0 |                                                                                                                       0 |
| Hold Fix Detour           |                        0 |                                                                                                                                 0 |                                                                                                                       0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                 0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                      | Safely Timed                                                                                                            |
| Logic Levels              |                        0 |                                                                                                                                24 |                                                                                                                      22 |
| Routes                    |                        1 |                                                                                                                                24 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                      | clk                                                                                                                               | clk                                                                                                                     |
| End Point Clock           | clk                      | clk                                                                                                                               | clk                                                                                                                     |
| DSP Block                 | None                     | None                                                                                                                              | None                                                                                                                    |
| BRAM                      | None                     | None                                                                                                                              | None                                                                                                                    |
| IO Crossings              |                        0 |                                                                                                                                 0 |                                                                                                                       0 |
| SLR Crossings             |                        0 |                                                                                                                                 0 |                                                                                                                       0 |
| PBlocks                   |                        0 |                                                                                                                                 0 |                                                                                                                       0 |
| High Fanout               |                        3 |                                                                                                                                17 |                                                                                                                      50 |
| Dont Touch                |                        0 |                                                                                                                                 0 |                                                                                                                       0 |
| Mark Debug                |                        0 |                                                                                                                                 0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                            | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                            | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[181]/C        | muon_cand_11.pt_1_rep1/C                                                                                                          | sr_p.sr_1_10.sector_ret/C                                                                                               |
| End Point Pin             | muon_cand_11.pt_1_rep1/D | sr_p.sr_1_10.sector_ret/D                                                                                                         | sr_p.sr_2_15.sector_ret_98/D                                                                                            |
+---------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                              Path #10                                                             |                                                    WorstPath from Dst                                                   |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   3.125 |                                                                                                                             3.125 |                                                                                                                   3.125 |
| Path Delay                |                   0.614 |                                                                                                                            10.096 |                                                                                                                   8.877 |
| Logic Delay               | 0.097(16%)              | 2.688(27%)                                                                                                                        | 2.946(34%)                                                                                                              |
| Net Delay                 | 0.517(84%)              | 7.408(73%)                                                                                                                        | 5.931(66%)                                                                                                              |
| Clock Skew                |                  -0.056 |                                                                                                                            -0.002 |                                                                                                                  -0.273 |
| Slack                     |                   2.446 |                                                                                                                            -6.981 |                                                                                                                  -6.033 |
| Timing Exception          |                         |                                                                                                                                   |                                                                                                                         |
| Bounding Box Size         | 5% x 1%                 | 8% x 1%                                                                                                                           | 8% x 1%                                                                                                                 |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                            | (0, 0)                                                                                                                  |
| Cumulative Fanout         |                       3 |                                                                                                                               170 |                                                                                                                     227 |
| Fixed Loc                 |                       0 |                                                                                                                                 0 |                                                                                                                       0 |
| Fixed Route               |                       0 |                                                                                                                                 0 |                                                                                                                       0 |
| Hold Fix Detour           |                       0 |                                                                                                                                 0 |                                                                                                                       0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                 0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                      | Safely Timed                                                                                                            |
| Logic Levels              |                       0 |                                                                                                                                24 |                                                                                                                      22 |
| Routes                    |                       1 |                                                                                                                                24 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                     | clk                                                                                                                               | clk                                                                                                                     |
| End Point Clock           | clk                     | clk                                                                                                                               | clk                                                                                                                     |
| DSP Block                 | None                    | None                                                                                                                              | None                                                                                                                    |
| BRAM                      | None                    | None                                                                                                                              | None                                                                                                                    |
| IO Crossings              |                       0 |                                                                                                                                 0 |                                                                                                                       0 |
| SLR Crossings             |                       0 |                                                                                                                                 0 |                                                                                                                       0 |
| PBlocks                   |                       0 |                                                                                                                                 0 |                                                                                                                       0 |
| High Fanout               |                       3 |                                                                                                                                35 |                                                                                                                      50 |
| Dont Touch                |                       0 |                                                                                                                                 0 |                                                                                                                       0 |
| Mark Debug                |                       0 |                                                                                                                                 0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                            | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                            | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[117]/C       | muon_cand_7.pt_1_rep1/C                                                                                                           | sr_p.sr_1_15.pt_ret_2317/C                                                                                              |
| End Point Pin             | muon_cand_7.pt_1_rep1/D | sr_p.sr_1_15.pt_ret_2317/D                                                                                                        | sr_p.sr_2_15.sector_ret_98/D                                                                                            |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+---+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  2 |  3 | 4 |  5 |  6 |  7 |  8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |  21 | 22 | 23 | 24 | 25 | 26 |
+-----------------+-------------+-----+----+----+---+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+
| clk             | 3.125ns     | 278 | 12 | 22 | 2 | 19 | 15 | 15 | 18 | 9 | 10 |  9 | 16 | 17 | 17 | 44 | 11 | 22 |  9 | 44 | 70 | 150 | 90 | 52 | 38 |  6 |  5 |
+-----------------+-------------+-----+----+----+---+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                        Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                             wrapper | 0.31 |           2.62 |           15805 | 0(0.0%) | 101(1.7%) | 176(3.0%) | 629(10.8%) | 1426(24.4%) | 3503(60.0%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D002-freq320retfan10000_rev_1 | 0.71 |           4.16 |            7049 | 0(0.0%) | 100(1.7%) | 176(3.1%) |  544(9.5%) | 1426(24.8%) | 3503(60.9%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                 shift_reg_tap_256_4 | 0.00 |           1.03 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                               shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       109% | (CLEM_X60Y366,CLEM_X64Y373)   | wrapper(100%) |            0% |       5.33929 | 99%          | 0%         |  13% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |       130% | (CLEL_R_X62Y370,CLEM_X64Y373) | wrapper(100%) |            0% |       5.32813 | 100%         | 0%         |  25% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       103% | (CLEM_X63Y358,CLEL_R_X66Y365) | wrapper(100%) |            0% |       5.23884 | 99%          | 0%         |   9% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      |                3 |       102% | (CLEM_X60Y358,CLEM_X64Y365)   | wrapper(100%) |            0% |       5.39732 | 99%          | 0%         |   2% |   0% | NA   | 0%   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.039% | (CLEM_X64Y360,CLEM_X67Y367)   | wrapper(100%) |            0% |       5.32292 | 100%         | 0%         |   8% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Global |                3 |           0.092% | (CLEM_X60Y360,CLEM_X63Y371)   | wrapper(100%) |            0% |        5.4375 | 99%          | 0%         |   5% |   0% | NA   | 0%   | NA  |    0% |  0% |
| East      | Global |                3 |           0.070% | (CLEM_X60Y364,CLEM_X69Y377)   | wrapper(100%) |            0% |       5.25893 | 98%          | 0%         |  12% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                3 |           0.134% | (CLEM_X60Y356,CLEM_X67Y367)   | wrapper(100%) |            0% |       5.07679 | 94%          | 0%         |  17% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                0 |           0.001% | (CLEM_X63Y369,CLEM_X63Y369)   | wrapper(100%) |            0% |         5.625 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                0 |           0.002% | (NULL_X354Y369,NULL_X354Y369) |               |            NA |            NA | NA           | NA         |   NA |   NA | NA   | NA   | NA  |    NA |  NA |
| East      | Long   |                0 |           0.001% | (CLEM_X61Y371,CLEM_X61Y371)   | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |  37% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                2 |           0.012% | (CLEM_X64Y376,CLEM_X66Y379)   | wrapper(100%) |            0% |        5.0625 | 96%          | 0%         |  15% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.119% | (NULL_X354Y368,CLEM_X65Y370)  | wrapper(100%) |            0% |       4.86623 | 89%          | 0%         |  21% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                4 |           0.266% | (CLEM_X56Y360,CLEM_X71Y383)   | wrapper(100%) |            0% |       4.17209 | 78%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.227% | (CLEL_R_X55Y354,CLEM_X70Y377) | wrapper(100%) |            0% |       3.88889 | 72%          | 0%         |  19% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.322% | (CLEM_X54Y352,CLEM_X69Y383)   | wrapper(100%) |            0% |       3.50133 | 65%          | 0%         |  19% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X63Y389 | 379             | 529          | 42%                  | wrapper(100%) | N                   |
| CLEM_X65Y374   | 384             | 544          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X64Y380   | 380             | 538          | 40%                  | wrapper(100%) | N                   |
| CLEM_X64Y385   | 380             | 533          | 40%                  | wrapper(100%) | N                   |
| CLEL_R_X63Y384 | 379             | 534          | 39%                  | wrapper(100%) | N                   |
| CLEL_R_X63Y361 | 379             | 557          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y388 | 379             | 530          | 38%                  | wrapper(100%) | N                   |
| CLEL_R_X63Y380 | 379             | 538          | 38%                  | wrapper(100%) | N                   |
| CLEM_X63Y361   | 377             | 557          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y360 | 379             | 558          | 38%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X63Y372 | 379             | 546          | 44%                  | wrapper(100%) | Y                   |
| CLEM_X63Y372   | 377             | 546          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y372 | 374             | 546          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X64Y372   | 380             | 546          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X63Y373   | 377             | 545          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X61Y381   | 368             | 537          | 39%                  | wrapper(100%) | N                   |
| CLEM_X61Y380   | 368             | 538          | 39%                  | wrapper(100%) | N                   |
| CLEL_R_X63Y373 | 379             | 545          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X61Y383   | 368             | 535          | 39%                  | wrapper(100%) | N                   |
| CLEL_R_X62Y383 | 374             | 535          | 39%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


