TimeQuest Timing Analyzer report for esl_demonstrator
Fri May 18 13:44:47 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk_clk'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'clk_clk'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'clk_clk'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'clk_clk'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_clk'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. MTBF Summary
 28. Synchronizer Summary
 29. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 30. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 31. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 32. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'clk_clk'
 41. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Hold: 'clk_clk'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Recovery: 'clk_clk'
 45. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Removal: 'clk_clk'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_clk'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. MTBF Summary
 55. Synchronizer Summary
 56. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'clk_clk'
 67. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Hold: 'clk_clk'
 69. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Recovery: 'clk_clk'
 71. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 73. Fast 1200mV 0C Model Removal: 'clk_clk'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_clk'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. MTBF Summary
 81. Synchronizer Summary
 82. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 87. Multicorner Timing Analysis Summary
 88. Setup Times
 89. Hold Times
 90. Clock to Output Times
 91. Minimum Clock to Output Times
 92. Board Trace Model Assignments
 93. Input Transition Times
 94. Signal Integrity Metrics (Slow 1200mv 0c Model)
 95. Signal Integrity Metrics (Slow 1200mv 85c Model)
 96. Signal Integrity Metrics (Fast 1200mv 0c Model)
 97. Setup Transfers
 98. Hold Transfers
 99. Recovery Transfers
100. Removal Transfers
101. Report TCCS
102. Report RSKM
103. Unconstrained Paths
104. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; esl_demonstrator                                   ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; Quad_Dec.sdc                                              ; OK     ; Fri May 18 13:44:43 2018 ;
; Quad_Dec/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri May 18 13:44:43 2018 ;
; Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc            ; OK     ; Fri May 18 13:44:43 2018 ;
+-----------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk_clk             ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_clk }             ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 15.73 MHz ; 15.73 MHz       ; altera_reserved_tck ;      ;
; 85.73 MHz ; 85.73 MHz       ; clk_clk             ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_clk             ; 8.335  ; 0.000         ;
; altera_reserved_tck ; 18.220 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk_clk             ; 0.285 ; 0.000         ;
; altera_reserved_tck ; 0.359 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_clk             ; 15.194 ; 0.000         ;
; altera_reserved_tck ; 47.686 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.228 ; 0.000         ;
; clk_clk             ; 3.308 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; clk_clk             ; 9.575  ; 0.000              ;
; altera_reserved_tck ; 49.627 ; 0.000              ;
+---------------------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_clk'                                                                                                                                                                                                                                  ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.335 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_shift_rot_stall                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.062     ; 11.618     ;
; 8.398 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_shift_rot_stall                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.062     ; 11.555     ;
; 8.410 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_ienable_reg_irq1                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; -0.058     ; 11.547     ;
; 8.410 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_ienable_reg_irq16                                                                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.058     ; 11.547     ;
; 8.473 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_ienable_reg_irq1                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; -0.058     ; 11.484     ;
; 8.473 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_ienable_reg_irq16                                                                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.058     ; 11.484     ;
; 8.512 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_shift_rot_stall                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.062     ; 11.441     ;
; 8.563 ; Quad_Dec_cpu:cpu|M_alu_result[12]  ; Quad_Dec_cpu:cpu|M_shift_rot_stall                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 11.385     ;
; 8.586 ; Quad_Dec_cpu:cpu|av_ld_or_div_done ; Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 11.384     ;
; 8.587 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_ienable_reg_irq1                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; -0.058     ; 11.370     ;
; 8.587 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_ienable_reg_irq16                                                                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.058     ; 11.370     ;
; 8.593 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|W_wr_data[11]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 11.369     ;
; 8.593 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_st_data[3]                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 11.369     ;
; 8.593 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_prelim[3]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 11.369     ;
; 8.593 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|W_wr_data[3]                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 11.369     ;
; 8.593 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_prelim[11]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 11.369     ;
; 8.593 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[11]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 11.369     ;
; 8.595 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[29]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.366     ;
; 8.595 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[19]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.366     ;
; 8.595 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[20]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.366     ;
; 8.595 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[21]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.366     ;
; 8.595 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[22]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.366     ;
; 8.595 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_st_data[23]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.366     ;
; 8.595 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[23]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.366     ;
; 8.595 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[24]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.366     ;
; 8.595 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[26]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.366     ;
; 8.595 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[27]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.366     ;
; 8.595 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[28]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.366     ;
; 8.595 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[30]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.366     ;
; 8.602 ; Quad_Dec_cpu:cpu|M_alu_result[10]  ; Quad_Dec_cpu:cpu|M_shift_rot_stall                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 11.346     ;
; 8.610 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_alu_result[31]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.331     ;
; 8.610 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_alu_result[20]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.331     ;
; 8.610 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_st_data[20]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.331     ;
; 8.610 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_alu_result[21]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.331     ;
; 8.610 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_st_data[21]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.331     ;
; 8.610 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_alu_result[22]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.331     ;
; 8.610 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_st_data[22]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.331     ;
; 8.638 ; Quad_Dec_cpu:cpu|M_alu_result[12]  ; Quad_Dec_cpu:cpu|M_ienable_reg_irq1                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; -0.063     ; 11.314     ;
; 8.638 ; Quad_Dec_cpu:cpu|M_alu_result[12]  ; Quad_Dec_cpu:cpu|M_ienable_reg_irq16                                                                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.063     ; 11.314     ;
; 8.656 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|W_wr_data[11]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 11.306     ;
; 8.656 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_st_data[3]                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 11.306     ;
; 8.656 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_prelim[3]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 11.306     ;
; 8.656 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|W_wr_data[3]                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 11.306     ;
; 8.656 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_prelim[11]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 11.306     ;
; 8.656 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[11]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 11.306     ;
; 8.658 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[29]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.303     ;
; 8.658 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[19]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.303     ;
; 8.658 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[20]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.303     ;
; 8.658 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[21]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.303     ;
; 8.658 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[22]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.303     ;
; 8.658 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_st_data[23]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.303     ;
; 8.658 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[23]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.303     ;
; 8.658 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[24]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.303     ;
; 8.658 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[26]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.303     ;
; 8.658 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[27]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.303     ;
; 8.658 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[28]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.303     ;
; 8.658 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[30]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.303     ;
; 8.673 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_alu_result[31]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.268     ;
; 8.673 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_alu_result[20]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.268     ;
; 8.673 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_st_data[20]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.268     ;
; 8.673 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_alu_result[21]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.268     ;
; 8.673 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_st_data[21]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.268     ;
; 8.673 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_alu_result[22]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.268     ;
; 8.673 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_st_data[22]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.268     ;
; 8.677 ; Quad_Dec_cpu:cpu|M_alu_result[10]  ; Quad_Dec_cpu:cpu|M_ienable_reg_irq1                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; -0.063     ; 11.275     ;
; 8.677 ; Quad_Dec_cpu:cpu|M_alu_result[10]  ; Quad_Dec_cpu:cpu|M_ienable_reg_irq16                                                                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.063     ; 11.275     ;
; 8.725 ; Quad_Dec_cpu:cpu|av_ld_or_div_done ; Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 11.245     ;
; 8.766 ; Quad_Dec_cpu:cpu|M_alu_result[13]  ; Quad_Dec_cpu:cpu|M_shift_rot_stall                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.063     ; 11.186     ;
; 8.770 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|W_wr_data[11]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 11.192     ;
; 8.770 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_st_data[3]                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 11.192     ;
; 8.770 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_prelim[3]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 11.192     ;
; 8.770 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|W_wr_data[3]                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 11.192     ;
; 8.770 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_prelim[11]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 11.192     ;
; 8.770 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[11]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 11.192     ;
; 8.772 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[29]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.189     ;
; 8.772 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[19]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.189     ;
; 8.772 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[20]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.189     ;
; 8.772 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[21]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.189     ;
; 8.772 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[22]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.189     ;
; 8.772 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_st_data[23]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.189     ;
; 8.772 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[23]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.189     ;
; 8.772 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[24]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.189     ;
; 8.772 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[26]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.189     ;
; 8.772 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[27]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.189     ;
; 8.772 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[28]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.189     ;
; 8.772 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[30]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.054     ; 11.189     ;
; 8.781 ; Quad_Dec_cpu:cpu|M_ctrl_shift_rot  ; Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 11.189     ;
; 8.787 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_alu_result[31]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.154     ;
; 8.787 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_alu_result[20]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.154     ;
; 8.787 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_st_data[20]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.154     ;
; 8.787 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_alu_result[21]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.154     ;
; 8.787 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_st_data[21]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.154     ;
; 8.787 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_alu_result[22]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.154     ;
; 8.787 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_st_data[22]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 11.154     ;
; 8.804 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~portb_re_reg ; clk_clk      ; clk_clk     ; 20.000       ; 0.178      ; 11.422     ;
; 8.812 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_prelim[16]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.058     ; 11.145     ;
; 8.812 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|W_wr_data[16]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.058     ; 11.145     ;
; 8.812 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_pipe_flush_waddr[14]                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; -0.058     ; 11.145     ;
; 8.812 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_pc[14]                                                                                                                            ; clk_clk      ; clk_clk     ; 20.000       ; -0.058     ; 11.145     ;
; 8.812 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_prelim[23]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.058     ; 11.145     ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 18.220 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -3.544     ; 8.236      ;
; 45.343 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 4.780      ;
; 45.552 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 4.570      ;
; 45.648 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 4.474      ;
; 45.845 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 4.277      ;
; 46.137 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 3.980      ;
; 47.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.097      ; 3.090      ;
; 47.027 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.097      ; 3.085      ;
; 47.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 3.072      ;
; 47.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.097      ; 2.804      ;
; 47.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.097      ; 2.788      ;
; 47.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 2.675      ;
; 47.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 2.694      ;
; 47.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 2.547      ;
; 47.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 2.487      ;
; 47.693 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 2.428      ;
; 47.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                    ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 2.373      ;
; 47.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 2.238      ;
; 47.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 2.228      ;
; 48.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                          ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 1.983      ;
; 48.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 1.830      ;
; 48.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                       ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 1.625      ;
; 48.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                     ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 1.601      ;
; 49.256 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 0.865      ;
; 73.202 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.245      ; 10.058     ;
; 73.202 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.245      ; 10.058     ;
; 73.202 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.245      ; 10.058     ;
; 73.202 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.245      ; 10.058     ;
; 73.202 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.245      ; 10.058     ;
; 73.219 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.245      ; 10.041     ;
; 73.219 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.245      ; 10.041     ;
; 73.219 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.245      ; 10.041     ;
; 73.219 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.245      ; 10.041     ;
; 73.219 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.245      ; 10.041     ;
; 73.249 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 10.020     ;
; 73.249 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 10.020     ;
; 73.249 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 10.020     ;
; 73.249 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 10.020     ;
; 73.249 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 10.020     ;
; 73.493 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.252      ; 9.774      ;
; 73.493 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.252      ; 9.774      ;
; 73.493 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.252      ; 9.774      ;
; 73.495 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.253      ; 9.773      ;
; 73.495 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.253      ; 9.773      ;
; 73.495 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.253      ; 9.773      ;
; 73.495 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.253      ; 9.773      ;
; 73.495 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.253      ; 9.773      ;
; 73.622 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.253      ; 9.646      ;
; 73.622 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.253      ; 9.646      ;
; 73.622 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.253      ; 9.646      ;
; 73.622 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.253      ; 9.646      ;
; 73.622 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.253      ; 9.646      ;
; 73.632 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 9.637      ;
; 73.632 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 9.637      ;
; 73.632 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 9.637      ;
; 73.632 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 9.637      ;
; 73.632 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.254      ; 9.637      ;
; 74.095 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.253      ; 9.173      ;
; 74.543 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.246      ; 8.718      ;
; 74.543 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.246      ; 8.718      ;
; 74.673 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.253      ; 8.595      ;
; 75.550 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.252      ; 7.717      ;
; 75.557 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.252      ; 7.710      ;
; 75.557 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.252      ; 7.710      ;
; 75.557 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.252      ; 7.710      ;
; 75.573 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.252      ; 7.694      ;
; 75.579 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.252      ; 7.688      ;
; 75.594 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.245      ; 7.666      ;
; 75.598 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.245      ; 7.662      ;
; 75.603 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.252      ; 7.664      ;
; 75.609 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.245      ; 7.651      ;
; 75.609 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.245      ; 7.651      ;
; 75.624 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.245      ; 7.636      ;
; 75.656 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.245      ; 7.604      ;
; 75.734 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.252      ; 7.533      ;
; 75.763 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.252      ; 7.504      ;
; 75.803 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 7.456      ;
; 75.803 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 7.456      ;
; 75.843 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.252      ; 7.424      ;
; 75.855 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 7.404      ;
; 75.857 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.244      ; 7.402      ;
; 76.975 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.252      ; 6.292      ;
; 77.124 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 6.129      ;
; 77.133 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.252      ; 6.134      ;
; 77.244 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.252      ; 6.023      ;
; 77.280 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.252      ; 5.987      ;
; 77.483 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.239      ; 5.771      ;
; 77.784 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 5.469      ;
; 77.960 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.239      ; 5.294      ;
; 78.070 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.247      ; 5.192      ;
; 78.167 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 5.086      ;
; 78.223 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.255      ; 5.047      ;
; 78.247 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.245      ; 5.013      ;
; 78.270 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.238      ; 4.983      ;
; 78.318 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.247      ; 4.944      ;
; 78.340 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.246      ; 4.921      ;
; 78.350 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.241      ; 4.906      ;
; 78.357 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.247      ; 4.905      ;
; 78.429 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.240      ; 4.826      ;
; 78.562 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.235      ; 4.688      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.285 ; Quad_Dec_cpu:cpu|i_readdata_d1[14]                                                                                                                                                       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.384      ; 0.856      ;
; 0.286 ; Quad_Dec_cpu:cpu|i_readdata_d1[4]                                                                                                                                                        ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.385      ; 0.858      ;
; 0.293 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                   ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.384      ; 0.864      ;
; 0.293 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                   ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.384      ; 0.864      ;
; 0.295 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                   ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.384      ; 0.866      ;
; 0.299 ; Quad_Dec_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                     ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.377      ; 0.863      ;
; 0.301 ; Quad_Dec_cpu:cpu|i_readdata_d1[13]                                                                                                                                                       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.384      ; 0.872      ;
; 0.303 ; Quad_Dec_cpu:cpu|i_readdata_d1[5]                                                                                                                                                        ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.382      ; 0.872      ;
; 0.304 ; Quad_Dec_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                     ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.377      ; 0.868      ;
; 0.305 ; Quad_Dec_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                     ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.377      ; 0.869      ;
; 0.306 ; Quad_Dec_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                     ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.377      ; 0.870      ;
; 0.306 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.381      ; 0.874      ;
; 0.307 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                   ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.384      ; 0.878      ;
; 0.308 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.381      ; 0.876      ;
; 0.309 ; Quad_Dec_cpu:cpu|i_readdata_d1[27]                                                                                                                                                       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.380      ; 0.876      ;
; 0.310 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.381      ; 0.878      ;
; 0.311 ; Quad_Dec_cpu:cpu|i_readdata_d1[11]                                                                                                                                                       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.384      ; 0.882      ;
; 0.311 ; Quad_Dec_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                     ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.377      ; 0.875      ;
; 0.311 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.381      ; 0.879      ;
; 0.314 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                   ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.384      ; 0.885      ;
; 0.314 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.380      ; 0.881      ;
; 0.317 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.380      ; 0.884      ;
; 0.322 ; Quad_Dec_cpu:cpu|i_readdata_d1[0]                                                                                                                                                        ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.377      ; 0.886      ;
; 0.323 ; Quad_Dec_cpu:cpu|i_readdata_d1[17]                                                                                                                                                       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.390      ; 0.900      ;
; 0.324 ; Quad_Dec_cpu:cpu|i_readdata_d1[21]                                                                                                                                                       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.381      ; 0.892      ;
; 0.324 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.381      ; 0.892      ;
; 0.325 ; Quad_Dec_cpu:cpu|i_readdata_d1[15]                                                                                                                                                       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.382      ; 0.894      ;
; 0.335 ; Quad_Dec_cpu:cpu|i_readdata_d1[23]                                                                                                                                                       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.392      ; 0.914      ;
; 0.336 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                   ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.384      ; 0.907      ;
; 0.340 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                   ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.384      ; 0.911      ;
; 0.341 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.381      ; 0.909      ;
; 0.342 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                   ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.384      ; 0.913      ;
; 0.344 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.380      ; 0.911      ;
; 0.346 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.380      ; 0.913      ;
; 0.353 ; Quad_Dec_cpu:cpu|i_readdata_d1[30]                                                                                                                                                       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.381      ; 0.921      ;
; 0.358 ; Quad_Dec_cpu:cpu|d_read~reg0                                                                                                                                                             ; Quad_Dec_cpu:cpu|d_read~reg0                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                          ; Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                         ; Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                         ; Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                           ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                        ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                    ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                        ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                     ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                     ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                        ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                        ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                             ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                             ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                             ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                  ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                  ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                    ; Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                       ; Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                       ; Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|i_read~reg0                                                                                                                                                             ; Quad_Dec_cpu:cpu|i_read~reg0                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                       ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                  ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                           ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                   ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                  ; Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                   ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                   ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                   ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                   ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                   ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                   ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                   ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                   ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                         ; Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                         ; Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                         ; Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                         ; Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                         ; Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                          ; Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                            ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                            ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                   ; Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                      ; Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                    ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                       ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                    ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                       ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]                                          ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                       ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                       ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                       ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                               ; Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                              ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                          ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                   ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                              ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                   ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                     ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.377      ; 0.922      ;
; 0.358 ; Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                    ; Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                    ; Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                        ; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.062      ; 0.577      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.359 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                   ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.596      ;
; 0.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.596      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.598      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.605      ;
; 0.394 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.444 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.662      ;
; 0.451 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.669      ;
; 0.451 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.669      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.698      ;
; 0.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.703      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.704      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.711      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.713      ;
; 0.498 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.716      ;
; 0.498 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.716      ;
; 0.499 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.717      ;
; 0.499 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.717      ;
; 0.499 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.499 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.499 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.717      ;
; 0.500 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[9]                                                       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.719      ;
; 0.500 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_clk'                                                                                                                                         ;
+--------+---------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[16]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 4.754      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[22]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.068     ; 4.753      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[20]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.068     ; 4.753      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[12]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.068     ; 4.753      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[3]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.068     ; 4.753      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[30]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.068     ; 4.753      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[27]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 4.754      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[21]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.068     ; 4.753      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[30]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.068     ; 4.753      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[27]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 4.754      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[22]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.068     ; 4.753      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[21]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.068     ; 4.753      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[20]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.068     ; 4.753      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[16]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 4.754      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[12]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.068     ; 4.753      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[31] ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 4.754      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[16] ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 4.754      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[17] ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 4.754      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[19] ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 4.754      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[20] ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 4.754      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[22] ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 4.754      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[24] ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 4.754      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[25] ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 4.754      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[26] ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 4.754      ;
; 15.194 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[27] ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 4.754      ;
; 15.198 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[19]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.064     ; 4.753      ;
; 15.198 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[18]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.064     ; 4.753      ;
; 15.198 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[10]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 4.750      ;
; 15.198 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[7]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.064     ; 4.753      ;
; 15.198 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[4]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 4.750      ;
; 15.198 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[2]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.064     ; 4.753      ;
; 15.198 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[1]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 4.750      ;
; 15.198 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[0]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.064     ; 4.753      ;
; 15.198 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[2]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.064     ; 4.753      ;
; 15.198 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[0]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.064     ; 4.753      ;
; 15.198 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[19]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.064     ; 4.753      ;
; 15.198 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[18]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.064     ; 4.753      ;
; 15.198 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[1]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 4.750      ;
; 15.198 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[4]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 4.750      ;
; 15.198 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[10]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 4.750      ;
; 15.199 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_iw[4]                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.063     ; 4.753      ;
; 15.199 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[17]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 4.750      ;
; 15.199 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[26]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.063     ; 4.753      ;
; 15.199 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[24]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.063     ; 4.753      ;
; 15.199 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[23]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 4.750      ;
; 15.199 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[14]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 4.750      ;
; 15.199 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[13]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 4.750      ;
; 15.199 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[11]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 4.750      ;
; 15.199 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[31]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.063     ; 4.753      ;
; 15.199 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[29]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.063     ; 4.753      ;
; 15.199 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[11]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 4.750      ;
; 15.199 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[14]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 4.750      ;
; 15.199 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[23]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 4.750      ;
; 15.199 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[17]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 4.750      ;
; 15.199 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[13]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 4.750      ;
; 15.199 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[31]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.063     ; 4.753      ;
; 15.199 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[29]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.063     ; 4.753      ;
; 15.199 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[24]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.063     ; 4.753      ;
; 15.199 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[26]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.063     ; 4.753      ;
; 15.199 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[15]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.063     ; 4.753      ;
; 15.218 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_ipending_reg_irq16          ; clk_clk      ; clk_clk     ; 20.000       ; -0.068     ; 4.729      ;
; 15.221 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_read~reg0                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 4.728      ;
; 15.226 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[15]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.064     ; 4.725      ;
; 15.226 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[5]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.064     ; 4.725      ;
; 15.226 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[5]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.064     ; 4.725      ;
; 15.264 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdatavalid_d1            ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 4.685      ;
; 15.264 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[6]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.064     ; 4.687      ;
; 15.264 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[28]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 4.685      ;
; 15.264 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[28]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 4.685      ;
; 15.264 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[6]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.064     ; 4.687      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_read~reg0                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.071     ; 4.367      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_aligning_data           ; clk_clk      ; clk_clk     ; 20.000       ; -0.071     ; 4.367      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_ctrl_st                     ; clk_clk      ; clk_clk     ; 20.000       ; -0.073     ; 4.365      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_ctrl_alu_subtract           ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 4.364      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_ctrl_retaddr                ; clk_clk      ; clk_clk     ; 20.000       ; -0.072     ; 4.366      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|D_iw[2]                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.073     ; 4.365      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|D_iw[5]                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.073     ; 4.365      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_ctrl_ld                     ; clk_clk      ; clk_clk     ; 20.000       ; -0.073     ; 4.365      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_ctrl_cmp                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.072     ; 4.366      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_ctrl_logic                  ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 4.364      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_ctrl_rdctl_inst             ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 4.364      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_iw[1]                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.072     ; 4.366      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_iw[0]                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.073     ; 4.365      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_iw[3]                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.073     ; 4.365      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_ctrl_break                  ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 4.364      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_ctrl_wrctl_inst             ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 4.364      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_ctrl_crst                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 4.364      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_ctrl_exception              ; clk_clk      ; clk_clk     ; 20.000       ; -0.072     ; 4.366      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_iw[10]                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.073     ; 4.365      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|D_iw[10]                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.073     ; 4.365      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_src2_imm[8]                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.073     ; 4.365      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|D_pc[3]                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.073     ; 4.365      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|F_pc[3]                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.073     ; 4.365      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_pipe_flush_waddr[3]         ; clk_clk      ; clk_clk     ; 20.000       ; -0.073     ; 4.365      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_pc[3]                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.073     ; 4.365      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_iw[9]                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.073     ; 4.365      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|D_iw[9]                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.073     ; 4.365      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_src2_imm[4]                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.073     ; 4.365      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_ctrl_alu_signed_comparison  ; clk_clk      ; clk_clk     ; 20.000       ; -0.074     ; 4.364      ;
; 15.577 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_src2_imm[3]                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.073     ; 4.365      ;
+--------+---------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.686 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 2.427      ;
; 48.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 1.946      ;
; 48.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 1.946      ;
; 96.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.098      ;
; 96.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.098      ;
; 96.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.098      ;
; 96.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.098      ;
; 96.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.066      ;
; 96.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.066      ;
; 96.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.066      ;
; 96.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.066      ;
; 96.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.066      ;
; 97.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.648      ;
; 97.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.617      ;
; 97.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.617      ;
; 97.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.617      ;
; 97.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.617      ;
; 97.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.589      ;
; 97.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.585      ;
; 97.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.585      ;
; 97.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.585      ;
; 97.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.585      ;
; 97.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.585      ;
; 97.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.277      ;
; 97.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.277      ;
; 97.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.277      ;
; 97.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.277      ;
; 97.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.277      ;
; 97.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.277      ;
; 97.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.277      ;
; 97.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.277      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.192      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.192      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.192      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.192      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.192      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.192      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.192      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.192      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.192      ;
; 97.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.192      ;
; 97.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.186      ;
; 97.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.000      ;
; 97.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.000      ;
; 97.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.000      ;
; 97.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.000      ;
; 97.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.000      ;
; 97.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.000      ;
; 97.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.000      ;
; 97.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.000      ;
; 97.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.000      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.987      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.987      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.987      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.987      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.987      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.987      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.987      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.987      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.987      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.987      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.987      ;
; 97.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.946      ;
; 97.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.946      ;
; 97.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.946      ;
; 97.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.946      ;
; 97.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.946      ;
; 97.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.946      ;
; 97.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.946      ;
; 97.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.946      ;
; 97.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.946      ;
; 98.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.881      ;
; 98.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.881      ;
; 98.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.881      ;
; 98.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.881      ;
; 98.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.881      ;
; 98.126 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.828      ;
; 98.126 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.828      ;
; 98.126 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.828      ;
; 98.126 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.828      ;
; 98.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.661      ;
; 98.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.661      ;
; 98.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.661      ;
; 98.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.661      ;
; 98.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.655      ;
; 98.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.655      ;
; 98.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.655      ;
; 98.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.655      ;
; 98.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.655      ;
; 98.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.655      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.448      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.448      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.448      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.448      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.448      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.448      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.448      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.448      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.448      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.448      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.448      ;
; 1.228 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.448      ;
; 1.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.512      ;
; 1.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.512      ;
; 1.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.512      ;
; 1.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.518      ;
; 1.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.518      ;
; 1.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.518      ;
; 1.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.518      ;
; 1.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.521      ;
; 1.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.521      ;
; 1.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.521      ;
; 1.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.521      ;
; 1.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.521      ;
; 1.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.521      ;
; 1.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.521      ;
; 1.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.521      ;
; 1.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.521      ;
; 1.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.521      ;
; 1.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.358 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.576      ;
; 1.358 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.576      ;
; 1.358 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.576      ;
; 1.358 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.576      ;
; 1.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.738      ;
; 1.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.738      ;
; 1.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.738      ;
; 1.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.738      ;
; 1.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.738      ;
; 1.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.763      ;
; 1.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.763      ;
; 1.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.763      ;
; 1.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.763      ;
; 1.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.785      ;
; 1.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.785      ;
; 1.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.785      ;
; 1.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.785      ;
; 1.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.785      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.809      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.809      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.809      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.809      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.809      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.809      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.809      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.809      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.809      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.817      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.817      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.817      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.817      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.817      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.817      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.817      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.817      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.817      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.817      ;
; 1.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.817      ;
; 1.777 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.001      ;
; 1.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.038      ;
; 1.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.038      ;
; 1.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.038      ;
; 1.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.038      ;
; 1.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.038      ;
; 1.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.038      ;
; 1.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.038      ;
; 1.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.038      ;
; 1.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.038      ;
; 1.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.038      ;
; 1.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.086      ;
; 1.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.086      ;
; 1.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.086      ;
; 1.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.086      ;
; 1.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.086      ;
; 1.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.086      ;
; 1.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.086      ;
; 1.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.086      ;
; 2.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.416      ;
; 2.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.416      ;
; 2.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.416      ;
; 2.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.416      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_clk'                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.308 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[12]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.532      ;
; 3.308 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[9]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.532      ;
; 3.308 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[5]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.532      ;
; 3.308 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[0]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.532      ;
; 3.308 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[1]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.532      ;
; 3.308 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[2]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.532      ;
; 3.308 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[3]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.532      ;
; 3.308 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[4]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.532      ;
; 3.308 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[7]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.532      ;
; 3.308 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[6]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.532      ;
; 3.308 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[11]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.532      ;
; 3.308 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[10]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.532      ;
; 3.308 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[15]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.532      ;
; 3.308 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[13]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.532      ;
; 3.308 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[14]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.532      ;
; 3.308 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[8]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.532      ;
; 3.308 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[27]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.074      ; 3.539      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[2]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.068      ; 3.534      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[3]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.068      ; 3.534      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[14]                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.066      ; 3.532      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[13]                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.066      ; 3.532      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[12]                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.066      ; 3.532      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[12]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.533      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[8]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.068      ; 3.534      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[9]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.068      ; 3.534      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[5]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.068      ; 3.534      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[0]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.068      ; 3.534      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[1]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.068      ; 3.534      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[2]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.068      ; 3.534      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[3]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.068      ; 3.534      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[4]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.068      ; 3.534      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[7]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.533      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[6]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.068      ; 3.534      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[11]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.533      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[10]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.068      ; 3.534      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[15]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.533      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[13]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.533      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[14]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.533      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[8]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.533      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[9]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.533      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[1]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.533      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[3]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.533      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[6]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.533      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[7]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.533      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[11]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.533      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[12]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.533      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[13]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.533      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[14]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.067      ; 3.533      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[9]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.066      ; 3.532      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[31]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.066      ; 3.532      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[15]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.066      ; 3.532      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[12]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.066      ; 3.532      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[28]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.066      ; 3.532      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[29]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.066      ; 3.532      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[13]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.066      ; 3.532      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[30]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.066      ; 3.532      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[14]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.066      ; 3.532      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|force_reload                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.068      ; 3.534      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[1]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.068      ; 3.534      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[0]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.068      ; 3.534      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_is_running                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.068      ; 3.534      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[3]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.068      ; 3.534      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[2]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.068      ; 3.534      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.068      ; 3.534      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|delayed_unxcounter_is_zeroxx0                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.068      ; 3.534      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.073      ; 3.539      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.070      ; 3.536      ;
; 3.309 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.070      ; 3.536      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.063      ; 3.530      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.063      ; 3.530      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.063      ; 3.530      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.063      ; 3.530      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.056      ; 3.523      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.056      ; 3.523      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|ien_AE                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.056      ; 3.523      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; clk_clk      ; clk_clk     ; 0.000        ; 0.071      ; 3.538      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; clk_clk      ; clk_clk     ; 0.000        ; 0.071      ; 3.538      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; clk_clk      ; clk_clk     ; 0.000        ; 0.071      ; 3.538      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; clk_clk      ; clk_clk     ; 0.000        ; 0.071      ; 3.538      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; clk_clk      ; clk_clk     ; 0.000        ; 0.071      ; 3.538      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; clk_clk      ; clk_clk     ; 0.000        ; 0.071      ; 3.538      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[2]                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.056      ; 3.523      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.060      ; 3.527      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.524      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[10]                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.524      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[10]                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.524      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[3]                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.056      ; 3.523      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[11]                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.056      ; 3.523      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[11]                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 3.522      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[7]                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.060      ; 3.527      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[7]                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.056      ; 3.523      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.058      ; 3.525      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[6]                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.058      ; 3.525      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.058      ; 3.525      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[5]                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.060      ; 3.527      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[5]                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.060      ; 3.527      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[5]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.063      ; 3.530      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[4]                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.524      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[4]                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.524      ;
; 3.310 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.524      ;
+-------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_clk'                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_address_reg0                                                                             ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_re_reg                                                                                   ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_address_reg0                                                           ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_re_reg                                                                 ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_address_reg0                                                           ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_re_reg                                                                 ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                           ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                            ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                 ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_we_reg                                                                                 ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                            ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                 ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_address_reg0                                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_datain_reg0                                                                            ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_we_reg                                                                                 ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_we_reg                                                                                   ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_datain_reg0                                                            ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_we_reg                                                                 ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                           ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_datain_reg0                                                            ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_we_reg                                                                 ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                    ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_bytena_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                   ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                   ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_bytena_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                   ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_bytena_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                   ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_bytena_reg0                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                    ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_bytena_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                   ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_bytena_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                   ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_bytena_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                   ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_bytena_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                   ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_bytena_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_datain_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                   ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_bytena_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_datain_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                   ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                             ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_bytena_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_datain_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                   ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_bytena_reg0                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                    ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_bytena_reg0                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                    ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                    ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                              ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_bytena_reg0                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                               ;
; 9.577 ; 9.807        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                    ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                             ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_bytena_reg0                                                                                                              ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.627 ; 49.843       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ;
; 49.627 ; 49.843       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                ;
; 49.628 ; 49.844       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                           ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                         ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                               ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                 ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                 ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                 ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                 ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                 ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                 ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                 ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                 ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                 ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                   ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                 ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                          ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                       ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                            ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                            ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                            ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                            ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                            ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                            ;
; 49.673 ; 49.857       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                 ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                 ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                 ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                 ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                 ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                   ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                             ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                             ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                             ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                             ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                             ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                              ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                              ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                              ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                          ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                          ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                          ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                          ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                          ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                            ;
; 49.674 ; 49.858       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                            ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.946 ; 3.025 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.665 ; 6.798 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.364  ; 1.243  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.032 ; -1.175 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.156 ; 11.780 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.924 ; 9.550 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.383 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                                             ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                              ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                            ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                              ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                ;
; Synchronization Node    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 38.383                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk_clk                                                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.128       ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.255       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                         ;
; Synchronization Node    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                  ; 38.518                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk_clk                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk_clk                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.265       ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.253       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                ;
; Synchronization Node    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 38.519                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk_clk                                                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.265       ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.254       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                 ; 197.508                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk_clk                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.267       ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.241       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                 ; 197.769                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk_clk                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.267       ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.502       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 16.23 MHz ; 16.23 MHz       ; altera_reserved_tck ;      ;
; 94.66 MHz ; 94.66 MHz       ; clk_clk             ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_clk             ; 9.436  ; 0.000         ;
; altera_reserved_tck ; 19.185 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk_clk             ; 0.280 ; 0.000         ;
; altera_reserved_tck ; 0.311 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_clk             ; 15.691 ; 0.000         ;
; altera_reserved_tck ; 47.943 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.125 ; 0.000         ;
; clk_clk             ; 2.976 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clk_clk             ; 9.592  ; 0.000             ;
; altera_reserved_tck ; 49.606 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_clk'                                                                                                                                                                                                                                   ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.436 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_shift_rot_stall                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.055     ; 10.524     ;
; 9.497 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_shift_rot_stall                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.055     ; 10.463     ;
; 9.544 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_ienable_reg_irq1                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 10.420     ;
; 9.544 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_ienable_reg_irq16                                                                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 10.420     ;
; 9.605 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_ienable_reg_irq1                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 10.359     ;
; 9.605 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_ienable_reg_irq16                                                                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 10.359     ;
; 9.608 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_shift_rot_stall                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.055     ; 10.352     ;
; 9.656 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|W_wr_data[11]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 10.312     ;
; 9.656 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_st_data[3]                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 10.312     ;
; 9.656 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_prelim[3]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 10.312     ;
; 9.656 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|W_wr_data[3]                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 10.312     ;
; 9.656 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_prelim[11]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 10.312     ;
; 9.656 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[11]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 10.312     ;
; 9.658 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[29]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.309     ;
; 9.658 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[19]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.309     ;
; 9.658 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[20]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.309     ;
; 9.658 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[21]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.309     ;
; 9.658 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[22]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.309     ;
; 9.658 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_st_data[23]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.309     ;
; 9.658 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[23]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.309     ;
; 9.658 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[24]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.309     ;
; 9.658 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[26]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.309     ;
; 9.658 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[27]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.309     ;
; 9.658 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[28]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.309     ;
; 9.658 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_imm[30]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.309     ;
; 9.678 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_alu_result[31]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.270     ;
; 9.678 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_alu_result[20]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.270     ;
; 9.678 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_st_data[20]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.270     ;
; 9.678 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_alu_result[21]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.270     ;
; 9.678 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_st_data[21]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.270     ;
; 9.678 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_alu_result[22]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.270     ;
; 9.678 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_st_data[22]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.270     ;
; 9.716 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_ienable_reg_irq1                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 10.248     ;
; 9.716 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_ienable_reg_irq16                                                                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 10.248     ;
; 9.717 ; Quad_Dec_cpu:cpu|M_alu_result[12]  ; Quad_Dec_cpu:cpu|M_shift_rot_stall                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 10.238     ;
; 9.717 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|W_wr_data[11]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 10.251     ;
; 9.717 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_st_data[3]                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 10.251     ;
; 9.717 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_prelim[3]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 10.251     ;
; 9.717 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|W_wr_data[3]                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 10.251     ;
; 9.717 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_prelim[11]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 10.251     ;
; 9.717 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[11]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 10.251     ;
; 9.719 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[29]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.248     ;
; 9.719 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[19]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.248     ;
; 9.719 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[20]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.248     ;
; 9.719 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[21]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.248     ;
; 9.719 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[22]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.248     ;
; 9.719 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_st_data[23]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.248     ;
; 9.719 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[23]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.248     ;
; 9.719 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[24]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.248     ;
; 9.719 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[26]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.248     ;
; 9.719 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[27]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.248     ;
; 9.719 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[28]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.248     ;
; 9.719 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|E_src2_imm[30]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.248     ;
; 9.730 ; Quad_Dec_cpu:cpu|M_alu_result[10]  ; Quad_Dec_cpu:cpu|M_shift_rot_stall                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 10.225     ;
; 9.736 ; Quad_Dec_cpu:cpu|av_ld_or_div_done ; Quad_Dec_cpu:cpu|M_estatus_reg_pie                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.039     ; 10.240     ;
; 9.739 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_alu_result[31]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.209     ;
; 9.739 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_alu_result[20]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.209     ;
; 9.739 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_st_data[20]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.209     ;
; 9.739 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_alu_result[21]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.209     ;
; 9.739 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_st_data[21]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.209     ;
; 9.739 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_alu_result[22]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.209     ;
; 9.739 ; Quad_Dec_cpu:cpu|M_alu_result[9]   ; Quad_Dec_cpu:cpu|M_st_data[22]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.209     ;
; 9.825 ; Quad_Dec_cpu:cpu|M_alu_result[12]  ; Quad_Dec_cpu:cpu|M_ienable_reg_irq1                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 10.134     ;
; 9.825 ; Quad_Dec_cpu:cpu|M_alu_result[12]  ; Quad_Dec_cpu:cpu|M_ienable_reg_irq16                                                                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 10.134     ;
; 9.828 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|W_wr_data[11]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 10.140     ;
; 9.828 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_st_data[3]                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 10.140     ;
; 9.828 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_prelim[3]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 10.140     ;
; 9.828 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|W_wr_data[3]                                                                                                                        ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 10.140     ;
; 9.828 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_prelim[11]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 10.140     ;
; 9.828 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[11]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 10.140     ;
; 9.830 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[29]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.137     ;
; 9.830 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[19]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.137     ;
; 9.830 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[20]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.137     ;
; 9.830 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[21]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.137     ;
; 9.830 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[22]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.137     ;
; 9.830 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_st_data[23]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.137     ;
; 9.830 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[23]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.137     ;
; 9.830 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[24]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.137     ;
; 9.830 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[26]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.137     ;
; 9.830 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[27]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.137     ;
; 9.830 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[28]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.137     ;
; 9.830 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|E_src2_imm[30]                                                                                                                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 10.137     ;
; 9.833 ; Quad_Dec_cpu:cpu|M_alu_result[13]  ; Quad_Dec_cpu:cpu|M_shift_rot_stall                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 10.126     ;
; 9.836 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~portb_re_reg ; clk_clk      ; clk_clk     ; 20.000       ; 0.154      ; 10.358     ;
; 9.838 ; Quad_Dec_cpu:cpu|M_alu_result[10]  ; Quad_Dec_cpu:cpu|M_ienable_reg_irq1                                                                                                                  ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 10.121     ;
; 9.838 ; Quad_Dec_cpu:cpu|M_alu_result[10]  ; Quad_Dec_cpu:cpu|M_ienable_reg_irq16                                                                                                                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 10.121     ;
; 9.850 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_alu_result[31]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.098     ;
; 9.850 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_alu_result[20]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.098     ;
; 9.850 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_st_data[20]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.098     ;
; 9.850 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_alu_result[21]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.098     ;
; 9.850 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_st_data[21]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.098     ;
; 9.850 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_alu_result[22]                                                                                                                    ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.098     ;
; 9.850 ; Quad_Dec_cpu:cpu|M_alu_result[8]   ; Quad_Dec_cpu:cpu|M_st_data[22]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.067     ; 10.098     ;
; 9.860 ; Quad_Dec_cpu:cpu|av_ld_or_div_done ; Quad_Dec_cpu:cpu|M_bstatus_reg_pie                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.039     ; 10.116     ;
; 9.877 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_prelim[16]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 10.087     ;
; 9.877 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|W_wr_data[16]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 10.087     ;
; 9.877 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|M_pipe_flush_waddr[14]                                                                                                              ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 10.087     ;
; 9.877 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_pc[14]                                                                                                                            ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 10.087     ;
; 9.877 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|E_src2_prelim[23]                                                                                                                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 10.087     ;
; 9.877 ; Quad_Dec_cpu:cpu|M_alu_result[7]   ; Quad_Dec_cpu:cpu|W_wr_data[23]                                                                                                                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.051     ; 10.087     ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 19.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -3.234     ; 7.581      ;
; 45.889 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 4.262      ;
; 46.086 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 4.063      ;
; 46.172 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 3.977      ;
; 46.346 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 3.804      ;
; 46.586 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 3.559      ;
; 47.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.126      ; 2.756      ;
; 47.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 2.751      ;
; 47.395 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 2.744      ;
; 47.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 2.520      ;
; 47.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 2.482      ;
; 47.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.122      ; 2.398      ;
; 47.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.409      ;
; 47.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 2.288      ;
; 47.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 2.224      ;
; 47.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 2.182      ;
; 48.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                    ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.126      ; 2.127      ;
; 48.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 1.998      ;
; 48.155 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 1.993      ;
; 48.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                          ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 1.769      ;
; 48.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 1.627      ;
; 48.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                       ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.119      ; 1.465      ;
; 48.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                     ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 1.437      ;
; 49.387 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 0.762      ;
; 73.279 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 9.662      ;
; 73.279 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 9.662      ;
; 73.279 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 9.662      ;
; 73.279 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 9.662      ;
; 73.279 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 9.662      ;
; 73.296 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 9.645      ;
; 73.296 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 9.645      ;
; 73.296 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 9.645      ;
; 73.296 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 9.645      ;
; 73.296 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 9.645      ;
; 73.330 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.936      ; 9.621      ;
; 73.330 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.936      ; 9.621      ;
; 73.330 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.936      ; 9.621      ;
; 73.330 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.936      ; 9.621      ;
; 73.330 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.936      ; 9.621      ;
; 73.547 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.935      ; 9.403      ;
; 73.547 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.935      ; 9.403      ;
; 73.547 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.935      ; 9.403      ;
; 73.547 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.935      ; 9.403      ;
; 73.547 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.935      ; 9.403      ;
; 73.549 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.933      ; 9.399      ;
; 73.549 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.933      ; 9.399      ;
; 73.549 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.933      ; 9.399      ;
; 73.654 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.935      ; 9.296      ;
; 73.654 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.935      ; 9.296      ;
; 73.654 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.935      ; 9.296      ;
; 73.654 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.935      ; 9.296      ;
; 73.654 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.935      ; 9.296      ;
; 73.664 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.936      ; 9.287      ;
; 73.664 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.936      ; 9.287      ;
; 73.664 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.936      ; 9.287      ;
; 73.664 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.936      ; 9.287      ;
; 73.664 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.936      ; 9.287      ;
; 74.092 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.934      ; 8.857      ;
; 74.488 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.927      ; 8.454      ;
; 74.488 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.927      ; 8.454      ;
; 74.603 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.934      ; 8.346      ;
; 75.379 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.933      ; 7.569      ;
; 75.379 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.933      ; 7.569      ;
; 75.379 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.933      ; 7.569      ;
; 75.391 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.933      ; 7.557      ;
; 75.412 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.933      ; 7.536      ;
; 75.417 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.933      ; 7.531      ;
; 75.439 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.933      ; 7.509      ;
; 75.439 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 7.502      ;
; 75.439 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 7.502      ;
; 75.439 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 7.502      ;
; 75.442 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 7.499      ;
; 75.457 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 7.484      ;
; 75.496 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.926      ; 7.445      ;
; 75.558 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.933      ; 7.390      ;
; 75.576 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.933      ; 7.372      ;
; 75.608 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.925      ; 7.332      ;
; 75.608 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.925      ; 7.332      ;
; 75.655 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.933      ; 7.293      ;
; 75.673 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.925      ; 7.267      ;
; 75.677 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.925      ; 7.263      ;
; 76.988 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.933      ; 5.960      ;
; 77.112 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 5.822      ;
; 77.123 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.933      ; 5.825      ;
; 77.211 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.933      ; 5.737      ;
; 77.261 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.933      ; 5.687      ;
; 77.443 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.920      ; 5.492      ;
; 77.709 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.919      ; 5.225      ;
; 77.854 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.920      ; 5.081      ;
; 77.967 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 4.976      ;
; 78.057 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.920      ; 4.878      ;
; 78.104 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.936      ; 4.847      ;
; 78.121 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.927      ; 4.821      ;
; 78.148 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.920      ; 4.787      ;
; 78.187 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 4.756      ;
; 78.212 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.927      ; 4.730      ;
; 78.223 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.923      ; 4.715      ;
; 78.224 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.928      ; 4.719      ;
; 78.280 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.922      ; 4.657      ;
; 78.421 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.917      ; 4.511      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.280 ; Quad_Dec_cpu:cpu|i_readdata_d1[14]                                                                                                                                                        ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.344      ; 0.793      ;
; 0.283 ; Quad_Dec_cpu:cpu|i_readdata_d1[4]                                                                                                                                                         ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.344      ; 0.796      ;
; 0.285 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.344      ; 0.798      ;
; 0.288 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.344      ; 0.801      ;
; 0.289 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.344      ; 0.802      ;
; 0.291 ; Quad_Dec_cpu:cpu|i_readdata_d1[13]                                                                                                                                                        ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.344      ; 0.804      ;
; 0.297 ; Quad_Dec_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.337      ; 0.803      ;
; 0.298 ; Quad_Dec_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.337      ; 0.804      ;
; 0.300 ; Quad_Dec_cpu:cpu|i_readdata_d1[11]                                                                                                                                                        ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.344      ; 0.813      ;
; 0.300 ; Quad_Dec_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.337      ; 0.806      ;
; 0.300 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.340      ; 0.809      ;
; 0.301 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.344      ; 0.814      ;
; 0.302 ; Quad_Dec_cpu:cpu|i_readdata_d1[5]                                                                                                                                                         ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.341      ; 0.812      ;
; 0.303 ; Quad_Dec_cpu:cpu|i_readdata_d1[27]                                                                                                                                                        ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.341      ; 0.813      ;
; 0.304 ; Quad_Dec_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.337      ; 0.810      ;
; 0.304 ; Quad_Dec_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.337      ; 0.810      ;
; 0.304 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.340      ; 0.813      ;
; 0.304 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.340      ; 0.813      ;
; 0.304 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.340      ; 0.813      ;
; 0.307 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.344      ; 0.820      ;
; 0.307 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.340      ; 0.816      ;
; 0.310 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.340      ; 0.819      ;
; 0.311 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_go                                               ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_go                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                            ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                     ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                         ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                         ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                              ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                              ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                              ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                   ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                   ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                  ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                     ; Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                        ; Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                        ; Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|i_read~reg0                                                                                                                                                              ; Quad_Dec_cpu:cpu|i_read~reg0                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                   ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                            ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                    ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                    ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                    ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                           ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                    ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                   ; Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                          ; Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                          ; Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                          ; Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                          ; Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                          ; Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                           ; Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                           ; Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                            ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                            ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                            ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                ; Quad_Dec_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                           ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                               ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|jtag_break                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                           ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|break_on_reset                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                               ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|resetlatch                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                     ; Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                    ; Quad_Dec_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                        ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                         ; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|d_read~reg0                                                                                                                                                              ; Quad_Dec_cpu:cpu|d_read~reg0                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                           ; Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                          ; Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                          ; Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                         ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                         ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                      ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                      ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                        ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                    ; Quad_Dec_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                       ; Quad_Dec_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                  ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                        ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]                                           ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                        ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                        ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                     ; Quad_Dec_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 0.511      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                   ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.531      ;
; 0.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.531      ;
; 0.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.533      ;
; 0.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.534      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.541      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.355 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.397 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.596      ;
; 0.404 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.603      ;
; 0.404 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.603      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.627      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.628      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.632      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.631      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.643      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.645      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.644      ;
; 0.448 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.647      ;
; 0.449 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.648      ;
; 0.449 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.648      ;
; 0.449 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.648      ;
; 0.449 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.648      ;
; 0.450 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.450 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.450 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_clk'                                                                                                                                          ;
+--------+---------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[16]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 4.264      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[22]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.061     ; 4.263      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[20]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.061     ; 4.263      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[12]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.061     ; 4.263      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[3]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.061     ; 4.263      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[30]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.061     ; 4.263      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[27]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 4.264      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[21]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.061     ; 4.263      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[30]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.061     ; 4.263      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[27]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 4.264      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[22]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.061     ; 4.263      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[21]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.061     ; 4.263      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[20]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.061     ; 4.263      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[16]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 4.264      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[12]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.061     ; 4.263      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[31] ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 4.264      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[16] ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 4.264      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[17] ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 4.264      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[19] ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 4.264      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[20] ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 4.264      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[22] ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 4.264      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[24] ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 4.264      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[25] ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 4.264      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[26] ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 4.264      ;
; 15.691 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[27] ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 4.264      ;
; 15.699 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_iw[4]                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.260      ;
; 15.699 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[17]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.059     ; 4.257      ;
; 15.699 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[26]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.260      ;
; 15.699 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[24]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.260      ;
; 15.699 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[23]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.059     ; 4.257      ;
; 15.699 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[14]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.059     ; 4.257      ;
; 15.699 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[13]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.059     ; 4.257      ;
; 15.699 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[11]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.059     ; 4.257      ;
; 15.699 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[31]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.260      ;
; 15.699 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[29]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.260      ;
; 15.699 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[11]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.059     ; 4.257      ;
; 15.699 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[14]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.059     ; 4.257      ;
; 15.699 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[23]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.059     ; 4.257      ;
; 15.699 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[17]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.059     ; 4.257      ;
; 15.699 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[13]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.059     ; 4.257      ;
; 15.699 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[31]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.260      ;
; 15.699 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[29]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.260      ;
; 15.699 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[24]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.260      ;
; 15.699 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[26]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.260      ;
; 15.699 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[15]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.260      ;
; 15.700 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[19]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.259      ;
; 15.700 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[18]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.259      ;
; 15.700 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[10]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.059     ; 4.256      ;
; 15.700 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[7]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.259      ;
; 15.700 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[4]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.059     ; 4.256      ;
; 15.700 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[2]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.259      ;
; 15.700 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[1]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.059     ; 4.256      ;
; 15.700 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[0]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.259      ;
; 15.700 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[2]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.259      ;
; 15.700 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[0]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.259      ;
; 15.700 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[19]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.259      ;
; 15.700 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[18]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.259      ;
; 15.700 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[1]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.059     ; 4.256      ;
; 15.700 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[4]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.059     ; 4.256      ;
; 15.700 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[10]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.059     ; 4.256      ;
; 15.714 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_read~reg0                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 4.241      ;
; 15.718 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_ipending_reg_irq16          ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 4.237      ;
; 15.724 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[15]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.235      ;
; 15.724 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[5]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.235      ;
; 15.724 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[5]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.056     ; 4.235      ;
; 15.752 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdatavalid_d1            ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 4.203      ;
; 15.752 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[28]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 4.203      ;
; 15.752 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[28]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.060     ; 4.203      ;
; 15.755 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[6]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.057     ; 4.203      ;
; 15.755 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[6]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.057     ; 4.203      ;
; 16.028 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_iw[12]                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 3.921      ;
; 16.028 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_iw[11]                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 3.921      ;
; 16.028 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_iw[15]                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 3.921      ;
; 16.028 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_iw[13]                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 3.921      ;
; 16.028 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_iw[16]                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 3.921      ;
; 16.028 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_ctrl_invalidate_i           ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 3.921      ;
; 16.028 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_pipe_flush_waddr[9]         ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 3.921      ;
; 16.028 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_pipe_flush_waddr[8]         ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 3.921      ;
; 16.028 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_pc[8]                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 3.921      ;
; 16.028 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_iw[14]                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 3.921      ;
; 16.028 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_iw[16]                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 3.921      ;
; 16.028 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_iw[13]                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 3.921      ;
; 16.028 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_iw[15]                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 3.921      ;
; 16.029 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_ctrl_st                     ; clk_clk      ; clk_clk     ; 20.000       ; -0.065     ; 3.921      ;
; 16.029 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_ctrl_alu_subtract           ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 3.920      ;
; 16.029 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|D_iw[2]                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.065     ; 3.921      ;
; 16.029 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|D_iw[5]                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.065     ; 3.921      ;
; 16.029 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_ctrl_ld                     ; clk_clk      ; clk_clk     ; 20.000       ; -0.065     ; 3.921      ;
; 16.029 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_ctrl_logic                  ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 3.920      ;
; 16.029 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_ctrl_rdctl_inst             ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 3.920      ;
; 16.029 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_iw[0]                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.065     ; 3.921      ;
; 16.029 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_iw[3]                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.065     ; 3.921      ;
; 16.029 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_ctrl_break                  ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 3.920      ;
; 16.029 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_ctrl_wrctl_inst             ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 3.920      ;
; 16.029 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_ctrl_crst                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.066     ; 3.920      ;
; 16.029 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_iw[10]                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.065     ; 3.921      ;
; 16.029 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|D_iw[10]                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.065     ; 3.921      ;
; 16.029 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_src2_imm[8]                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.065     ; 3.921      ;
; 16.029 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|D_pc[3]                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.065     ; 3.921      ;
; 16.029 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|F_pc[3]                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.065     ; 3.921      ;
+--------+---------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.943 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.126      ; 2.198      ;
; 48.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 1.739      ;
; 48.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 1.739      ;
; 97.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.753      ;
; 97.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.753      ;
; 97.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.753      ;
; 97.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.753      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.721      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.721      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.721      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.721      ;
; 97.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.721      ;
; 97.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.365      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.343      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.343      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.343      ;
; 97.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.343      ;
; 97.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.333      ;
; 97.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.311      ;
; 97.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.311      ;
; 97.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.311      ;
; 97.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.311      ;
; 97.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.311      ;
; 97.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.052      ;
; 97.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.052      ;
; 97.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.052      ;
; 97.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.052      ;
; 97.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.052      ;
; 97.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.052      ;
; 97.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.052      ;
; 97.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.052      ;
; 97.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.980      ;
; 97.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.980      ;
; 97.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.980      ;
; 97.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.980      ;
; 97.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.980      ;
; 97.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.980      ;
; 97.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.980      ;
; 97.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.980      ;
; 97.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.980      ;
; 97.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.980      ;
; 98.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.950      ;
; 98.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.796      ;
; 98.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.796      ;
; 98.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.796      ;
; 98.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.796      ;
; 98.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.796      ;
; 98.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.796      ;
; 98.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.796      ;
; 98.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.796      ;
; 98.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.796      ;
; 98.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.796      ;
; 98.151 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.796      ;
; 98.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.789      ;
; 98.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.789      ;
; 98.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.789      ;
; 98.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.789      ;
; 98.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.789      ;
; 98.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.789      ;
; 98.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.789      ;
; 98.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.789      ;
; 98.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.789      ;
; 98.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.763      ;
; 98.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.763      ;
; 98.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.763      ;
; 98.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.763      ;
; 98.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.763      ;
; 98.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.739      ;
; 98.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.739      ;
; 98.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.739      ;
; 98.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.739      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.708      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.708      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.708      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.708      ;
; 98.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.708      ;
; 98.323 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.637      ;
; 98.323 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.637      ;
; 98.323 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.637      ;
; 98.323 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.637      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.523      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.523      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.523      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.523      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.523      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.523      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.523      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.523      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.523      ;
; 98.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.523      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.496      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.326      ;
; 1.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.326      ;
; 1.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.326      ;
; 1.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.326      ;
; 1.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.326      ;
; 1.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.326      ;
; 1.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.326      ;
; 1.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.326      ;
; 1.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.326      ;
; 1.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.326      ;
; 1.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.326      ;
; 1.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.326      ;
; 1.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.364      ;
; 1.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.364      ;
; 1.163 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.364      ;
; 1.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.378      ;
; 1.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.378      ;
; 1.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.378      ;
; 1.178 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.378      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.380      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.380      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.380      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.380      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.380      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.380      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.380      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.380      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.380      ;
; 1.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.380      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.395      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.395      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.395      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.395      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.395      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.395      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.395      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.395      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.395      ;
; 1.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.395      ;
; 1.217 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.416      ;
; 1.217 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.416      ;
; 1.217 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.416      ;
; 1.217 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.416      ;
; 1.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.578      ;
; 1.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.578      ;
; 1.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.578      ;
; 1.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.578      ;
; 1.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.578      ;
; 1.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.609      ;
; 1.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.609      ;
; 1.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.609      ;
; 1.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.609      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.617      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.617      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.617      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.617      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.617      ;
; 1.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.646      ;
; 1.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.646      ;
; 1.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.646      ;
; 1.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.646      ;
; 1.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.646      ;
; 1.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.646      ;
; 1.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.646      ;
; 1.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.646      ;
; 1.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.646      ;
; 1.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.646      ;
; 1.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.646      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.646      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.646      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.646      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.646      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.646      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.646      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.646      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.646      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.646      ;
; 1.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.832      ;
; 1.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.854      ;
; 1.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.854      ;
; 1.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.854      ;
; 1.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.854      ;
; 1.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.854      ;
; 1.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.854      ;
; 1.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.854      ;
; 1.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.854      ;
; 1.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.854      ;
; 1.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.854      ;
; 1.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.892      ;
; 1.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.892      ;
; 1.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.892      ;
; 1.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.892      ;
; 1.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.892      ;
; 1.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.892      ;
; 1.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.892      ;
; 1.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.892      ;
; 2.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.211      ;
; 2.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.211      ;
; 2.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.211      ;
; 2.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.211      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_clk'                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; clk_clk      ; clk_clk     ; 0.000        ; 0.064      ; 3.184      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; clk_clk      ; clk_clk     ; 0.000        ; 0.064      ; 3.184      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; clk_clk      ; clk_clk     ; 0.000        ; 0.064      ; 3.184      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; clk_clk      ; clk_clk     ; 0.000        ; 0.064      ; 3.184      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; clk_clk      ; clk_clk     ; 0.000        ; 0.064      ; 3.184      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; clk_clk      ; clk_clk     ; 0.000        ; 0.064      ; 3.184      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[2]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.061      ; 3.181      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 3.174      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[3]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.061      ; 3.181      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[7]                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 3.174      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[5]                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 3.174      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[5]                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 3.174      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[0]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.058      ; 3.178      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[15]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.058      ; 3.178      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[2]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.058      ; 3.178      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[5]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.058      ; 3.178      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|force_reload                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.061      ; 3.181      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[1]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.061      ; 3.181      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[0]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.061      ; 3.181      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_is_running                                                                                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.061      ; 3.181      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[3]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.061      ; 3.181      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|control_register[2]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.061      ; 3.181      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.061      ; 3.181      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[16]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.177      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[31]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.177      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[17]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.177      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[18]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.177      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[19]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.177      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[20]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.177      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[21]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.177      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[22]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.177      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[23]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.177      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[24]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.177      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[25]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.177      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[26]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.177      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[27]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.177      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[28]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.177      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[29]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.177      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[30]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.057      ; 3.177      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|delayed_unxcounter_is_zeroxx0                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.061      ; 3.181      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[15]                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.058      ; 3.178      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[15]                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.058      ; 3.178      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.066      ; 3.186      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[27]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.066      ; 3.186      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.063      ; 3.183      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; clk_clk      ; clk_clk     ; 0.000        ; 0.064      ; 3.184      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; clk_clk      ; clk_clk     ; 0.000        ; 0.064      ; 3.184      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; clk_clk      ; clk_clk     ; 0.000        ; 0.064      ; 3.184      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; clk_clk      ; clk_clk     ; 0.000        ; 0.064      ; 3.184      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; clk_clk      ; clk_clk     ; 0.000        ; 0.064      ; 3.184      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; clk_clk      ; clk_clk     ; 0.000        ; 0.064      ; 3.184      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[0]                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.058      ; 3.178      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[0]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.058      ; 3.178      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[0]                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 3.174      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[19]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 3.174      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 3.174      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.063      ; 3.183      ;
; 2.976 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 3.174      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.056      ; 3.177      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.056      ; 3.177      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.056      ; 3.177      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.056      ; 3.177      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 3.175      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.054      ; 3.175      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 3.170      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 3.170      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|ien_AE                                                                                                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 3.170      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[2]                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 3.170      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 3.171      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[10]                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 3.171      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[10]                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 3.171      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[3]                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 3.170      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[11]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.051      ; 3.172      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[11]                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 3.170      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[11]                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 3.170      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[14]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.051      ; 3.172      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[14]                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.058      ; 3.179      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[7]                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.049      ; 3.170      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.052      ; 3.173      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[6]                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.052      ; 3.173      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.052      ; 3.173      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[5]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.056      ; 3.177      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[13]                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.058      ; 3.179      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[4]                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 3.171      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[4]                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 3.171      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.050      ; 3.171      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[12]                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.058      ; 3.179      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[12]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.059      ; 3.180      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[12]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.059      ; 3.180      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[8]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.061      ; 3.182      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[9]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.061      ; 3.182      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[5]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.061      ; 3.182      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[0]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.061      ; 3.182      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[1]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.061      ; 3.182      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[2]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.061      ; 3.182      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[3]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.061      ; 3.182      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[4]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.061      ; 3.182      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[7]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.059      ; 3.180      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[6]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.061      ; 3.182      ;
; 2.977 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[11]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.059      ; 3.180      ;
+-------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_clk'                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.592 ; 9.822        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                          ;
; 9.592 ; 9.822        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                ;
; 9.593 ; 9.823        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                         ;
; 9.593 ; 9.823        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                       ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                             ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                       ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                             ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                         ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                               ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_bytena_reg0                                                                                                                                                           ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                           ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                          ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                         ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                               ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                          ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                                ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                        ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                        ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                              ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                         ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                               ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_bytena_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                          ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_bytena_reg0                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.606 ; 49.822       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ;
; 49.606 ; 49.822       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                ;
; 49.606 ; 49.822       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                           ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                       ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                               ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                 ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                 ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                 ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                 ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                 ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                 ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                 ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                 ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                 ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                 ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                   ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                             ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                             ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                             ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                             ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                             ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                              ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                              ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                              ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                 ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                          ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                          ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                          ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                          ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                          ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                          ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                          ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                          ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                          ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                          ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                            ;
; 49.642 ; 49.826       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                            ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                         ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                            ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                            ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                            ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                            ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                               ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                               ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                 ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                 ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                 ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                 ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                   ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                       ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                       ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                       ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                       ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                       ;
; 49.643 ; 49.827       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.646 ; 49.830       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.918 ; 3.012 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.654 ; 6.721 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.104  ; 0.990  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.270 ; -1.399 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.365 ; 10.815 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.145 ; 8.598 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.566 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                                             ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                              ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                            ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                              ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                ;
; Synchronization Node    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 38.566                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk_clk                                                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.224       ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.342       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                         ;
; Synchronization Node    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                  ; 38.681                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk_clk                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk_clk                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.350       ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.331       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                ;
; Synchronization Node    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 38.691                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk_clk                                                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.350       ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.341       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                 ; 197.773                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk_clk                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.351       ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.422       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                 ; 198.012                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk_clk                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.351       ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.661       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_clk             ; 13.281 ; 0.000         ;
; altera_reserved_tck ; 23.139 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk_clk             ; 0.135 ; 0.000         ;
; altera_reserved_tck ; 0.187 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_clk             ; 17.124 ; 0.000         ;
; altera_reserved_tck ; 48.792 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.661 ; 0.000         ;
; clk_clk             ; 1.916 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clk_clk             ; 9.380  ; 0.000             ;
; altera_reserved_tck ; 49.485 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_clk'                                                                                                                                ;
+--------+------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.281 ; Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec_cpu:cpu|M_estatus_reg_pie   ; clk_clk      ; clk_clk     ; 20.000       ; -0.021     ; 6.705      ;
; 13.300 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|M_ienable_reg_irq1  ; clk_clk      ; clk_clk     ; 20.000       ; -0.032     ; 6.675      ;
; 13.300 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|M_ienable_reg_irq16 ; clk_clk      ; clk_clk     ; 20.000       ; -0.032     ; 6.675      ;
; 13.323 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|M_ienable_reg_irq1  ; clk_clk      ; clk_clk     ; 20.000       ; -0.032     ; 6.652      ;
; 13.323 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|M_ienable_reg_irq16 ; clk_clk      ; clk_clk     ; 20.000       ; -0.032     ; 6.652      ;
; 13.350 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|M_ienable_reg_irq1  ; clk_clk      ; clk_clk     ; 20.000       ; -0.037     ; 6.620      ;
; 13.350 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|M_ienable_reg_irq16 ; clk_clk      ; clk_clk     ; 20.000       ; -0.037     ; 6.620      ;
; 13.364 ; Quad_Dec_cpu:cpu|av_ld_or_div_done             ; Quad_Dec_cpu:cpu|M_bstatus_reg_pie   ; clk_clk      ; clk_clk     ; 20.000       ; -0.021     ; 6.622      ;
; 13.368 ; Quad_Dec_cpu:cpu|M_alu_result[12]              ; Quad_Dec_cpu:cpu|M_ienable_reg_irq1  ; clk_clk      ; clk_clk     ; 20.000       ; -0.037     ; 6.602      ;
; 13.368 ; Quad_Dec_cpu:cpu|M_alu_result[12]              ; Quad_Dec_cpu:cpu|M_ienable_reg_irq16 ; clk_clk      ; clk_clk     ; 20.000       ; -0.037     ; 6.602      ;
; 13.376 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|M_shift_rot_stall   ; clk_clk      ; clk_clk     ; 20.000       ; -0.036     ; 6.595      ;
; 13.399 ; Quad_Dec_cpu:cpu|M_ctrl_shift_rot              ; Quad_Dec_cpu:cpu|M_estatus_reg_pie   ; clk_clk      ; clk_clk     ; 20.000       ; -0.021     ; 6.587      ;
; 13.399 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|M_shift_rot_stall   ; clk_clk      ; clk_clk     ; 20.000       ; -0.036     ; 6.572      ;
; 13.406 ; Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec_cpu:cpu|M_ienable_reg_irq1  ; clk_clk      ; clk_clk     ; 20.000       ; -0.032     ; 6.569      ;
; 13.406 ; Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec_cpu:cpu|M_ienable_reg_irq16 ; clk_clk      ; clk_clk     ; 20.000       ; -0.032     ; 6.569      ;
; 13.426 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|M_shift_rot_stall   ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 6.540      ;
; 13.434 ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[11] ; Quad_Dec_cpu:cpu|M_estatus_reg_pie   ; clk_clk      ; clk_clk     ; 20.000       ; -0.025     ; 6.548      ;
; 13.444 ; Quad_Dec_cpu:cpu|M_alu_result[12]              ; Quad_Dec_cpu:cpu|M_shift_rot_stall   ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 6.522      ;
; 13.475 ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[3]  ; Quad_Dec_cpu:cpu|M_estatus_reg_pie   ; clk_clk      ; clk_clk     ; 20.000       ; -0.025     ; 6.507      ;
; 13.482 ; Quad_Dec_cpu:cpu|M_alu_result[3]               ; Quad_Dec_cpu:cpu|M_estatus_reg_pie   ; clk_clk      ; clk_clk     ; 20.000       ; -0.031     ; 6.494      ;
; 13.482 ; Quad_Dec_cpu:cpu|M_ctrl_shift_rot              ; Quad_Dec_cpu:cpu|M_bstatus_reg_pie   ; clk_clk      ; clk_clk     ; 20.000       ; -0.021     ; 6.504      ;
; 13.482 ; Quad_Dec_cpu:cpu|M_alu_result[8]               ; Quad_Dec_cpu:cpu|M_shift_rot_stall   ; clk_clk      ; clk_clk     ; 20.000       ; -0.036     ; 6.489      ;
; 13.517 ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[11] ; Quad_Dec_cpu:cpu|M_bstatus_reg_pie   ; clk_clk      ; clk_clk     ; 20.000       ; -0.025     ; 6.465      ;
; 13.529 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|W_wr_data[11]       ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.450      ;
; 13.529 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|M_st_data[3]        ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.450      ;
; 13.529 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|E_src2_prelim[3]    ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.450      ;
; 13.529 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|W_wr_data[3]        ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.450      ;
; 13.529 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|E_src2_prelim[11]   ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.450      ;
; 13.529 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|E_src2_imm[11]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.450      ;
; 13.531 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|E_src2_imm[29]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.448      ;
; 13.531 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|E_src2_imm[19]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.448      ;
; 13.531 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|E_src2_imm[20]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.448      ;
; 13.531 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|E_src2_imm[21]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.448      ;
; 13.531 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|E_src2_imm[22]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.448      ;
; 13.531 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|M_st_data[23]       ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.448      ;
; 13.531 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|E_src2_imm[23]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.448      ;
; 13.531 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|E_src2_imm[24]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.448      ;
; 13.531 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|E_src2_imm[26]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.448      ;
; 13.531 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|E_src2_imm[27]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.448      ;
; 13.531 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|E_src2_imm[28]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.448      ;
; 13.531 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|E_src2_imm[30]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.448      ;
; 13.545 ; Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec_cpu:cpu|M_ienable_reg_irq1  ; clk_clk      ; clk_clk     ; 20.000       ; -0.034     ; 6.428      ;
; 13.545 ; Quad_Dec_cpu:cpu|M_alu_result[13]              ; Quad_Dec_cpu:cpu|M_ienable_reg_irq16 ; clk_clk      ; clk_clk     ; 20.000       ; -0.034     ; 6.428      ;
; 13.552 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|M_alu_result[31]    ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 6.407      ;
; 13.552 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|M_alu_result[20]    ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 6.407      ;
; 13.552 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|M_st_data[20]       ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 6.407      ;
; 13.552 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|M_alu_result[21]    ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 6.407      ;
; 13.552 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|M_st_data[21]       ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 6.407      ;
; 13.552 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|M_alu_result[22]    ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 6.407      ;
; 13.552 ; Quad_Dec_cpu:cpu|M_alu_result[7]               ; Quad_Dec_cpu:cpu|M_st_data[22]       ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 6.407      ;
; 13.552 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|W_wr_data[11]       ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.427      ;
; 13.552 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|M_st_data[3]        ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.427      ;
; 13.552 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|E_src2_prelim[3]    ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.427      ;
; 13.552 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|W_wr_data[3]        ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.427      ;
; 13.552 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|E_src2_prelim[11]   ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.427      ;
; 13.552 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|E_src2_imm[11]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.427      ;
; 13.554 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|E_src2_imm[29]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.425      ;
; 13.554 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|E_src2_imm[19]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.425      ;
; 13.554 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|E_src2_imm[20]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.425      ;
; 13.554 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|E_src2_imm[21]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.425      ;
; 13.554 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|E_src2_imm[22]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.425      ;
; 13.554 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|M_st_data[23]       ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.425      ;
; 13.554 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|E_src2_imm[23]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.425      ;
; 13.554 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|E_src2_imm[24]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.425      ;
; 13.554 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|E_src2_imm[26]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.425      ;
; 13.554 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|E_src2_imm[27]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.425      ;
; 13.554 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|E_src2_imm[28]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.425      ;
; 13.554 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|E_src2_imm[30]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.028     ; 6.425      ;
; 13.558 ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[3]  ; Quad_Dec_cpu:cpu|M_bstatus_reg_pie   ; clk_clk      ; clk_clk     ; 20.000       ; -0.025     ; 6.424      ;
; 13.559 ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[2]  ; Quad_Dec_cpu:cpu|M_estatus_reg_pie   ; clk_clk      ; clk_clk     ; 20.000       ; -0.025     ; 6.423      ;
; 13.565 ; Quad_Dec_cpu:cpu|M_alu_result[3]               ; Quad_Dec_cpu:cpu|M_bstatus_reg_pie   ; clk_clk      ; clk_clk     ; 20.000       ; -0.031     ; 6.411      ;
; 13.573 ; Quad_Dec_cpu:cpu|M_alu_result[0]               ; Quad_Dec_cpu:cpu|M_estatus_reg_pie   ; clk_clk      ; clk_clk     ; 20.000       ; -0.037     ; 6.397      ;
; 13.575 ; Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec_cpu:cpu|M_ienable_reg_irq1  ; clk_clk      ; clk_clk     ; 20.000       ; -0.037     ; 6.395      ;
; 13.575 ; Quad_Dec_cpu:cpu|M_alu_result[11]              ; Quad_Dec_cpu:cpu|M_ienable_reg_irq16 ; clk_clk      ; clk_clk     ; 20.000       ; -0.037     ; 6.395      ;
; 13.575 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|M_alu_result[31]    ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 6.384      ;
; 13.575 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|M_alu_result[20]    ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 6.384      ;
; 13.575 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|M_st_data[20]       ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 6.384      ;
; 13.575 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|M_alu_result[21]    ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 6.384      ;
; 13.575 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|M_st_data[21]       ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 6.384      ;
; 13.575 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|M_alu_result[22]    ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 6.384      ;
; 13.575 ; Quad_Dec_cpu:cpu|M_alu_result[9]               ; Quad_Dec_cpu:cpu|M_st_data[22]       ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 6.384      ;
; 13.579 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|W_wr_data[11]       ; clk_clk      ; clk_clk     ; 20.000       ; -0.033     ; 6.395      ;
; 13.579 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|M_st_data[3]        ; clk_clk      ; clk_clk     ; 20.000       ; -0.033     ; 6.395      ;
; 13.579 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|E_src2_prelim[3]    ; clk_clk      ; clk_clk     ; 20.000       ; -0.033     ; 6.395      ;
; 13.579 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|W_wr_data[3]        ; clk_clk      ; clk_clk     ; 20.000       ; -0.033     ; 6.395      ;
; 13.579 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|E_src2_prelim[11]   ; clk_clk      ; clk_clk     ; 20.000       ; -0.033     ; 6.395      ;
; 13.579 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|E_src2_imm[11]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.033     ; 6.395      ;
; 13.581 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|E_src2_imm[29]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.033     ; 6.393      ;
; 13.581 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|E_src2_imm[19]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.033     ; 6.393      ;
; 13.581 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|E_src2_imm[20]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.033     ; 6.393      ;
; 13.581 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|E_src2_imm[21]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.033     ; 6.393      ;
; 13.581 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|E_src2_imm[22]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.033     ; 6.393      ;
; 13.581 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|M_st_data[23]       ; clk_clk      ; clk_clk     ; 20.000       ; -0.033     ; 6.393      ;
; 13.581 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|E_src2_imm[23]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.033     ; 6.393      ;
; 13.581 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|E_src2_imm[24]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.033     ; 6.393      ;
; 13.581 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|E_src2_imm[26]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.033     ; 6.393      ;
; 13.581 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|E_src2_imm[27]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.033     ; 6.393      ;
; 13.581 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|E_src2_imm[28]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.033     ; 6.393      ;
; 13.581 ; Quad_Dec_cpu:cpu|M_alu_result[10]              ; Quad_Dec_cpu:cpu|E_src2_imm[30]      ; clk_clk      ; clk_clk     ; 20.000       ; -0.033     ; 6.393      ;
; 13.596 ; Quad_Dec_cpu:cpu|M_alu_result[14]              ; Quad_Dec_cpu:cpu|M_estatus_reg_pie   ; clk_clk      ; clk_clk     ; 20.000       ; -0.026     ; 6.385      ;
+--------+------------------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 23.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -2.283     ; 4.578      ;
; 47.533 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 2.742      ;
; 47.656 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 2.618      ;
; 47.720 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 2.554      ;
; 47.827 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 2.448      ;
; 47.908 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 2.362      ;
; 48.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 1.773      ;
; 48.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 1.771      ;
; 48.515 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 1.752      ;
; 48.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 1.654      ;
; 48.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 1.586      ;
; 48.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.548      ;
; 48.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.502      ;
; 48.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.447      ;
; 48.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.427      ;
; 48.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                    ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.373      ;
; 48.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.357      ;
; 49.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.259      ;
; 49.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.247      ;
; 49.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                          ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 1.121      ;
; 49.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 1.037      ;
; 49.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                     ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 0.960      ;
; 49.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                       ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 0.943      ;
; 49.796 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                      ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 0.477      ;
; 76.899 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 5.008      ;
; 76.899 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 5.008      ;
; 76.899 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 5.008      ;
; 76.899 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 5.008      ;
; 76.899 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 5.008      ;
; 76.910 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 4.997      ;
; 76.910 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 4.997      ;
; 76.910 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 4.997      ;
; 76.910 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 4.997      ;
; 76.910 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 4.997      ;
; 76.948 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 4.966      ;
; 76.948 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 4.966      ;
; 76.948 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 4.966      ;
; 76.948 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 4.966      ;
; 76.948 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 4.966      ;
; 77.090 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.906      ; 4.823      ;
; 77.090 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.906      ; 4.823      ;
; 77.090 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.906      ; 4.823      ;
; 77.090 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.906      ; 4.823      ;
; 77.090 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.906      ; 4.823      ;
; 77.097 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.905      ; 4.815      ;
; 77.097 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.905      ; 4.815      ;
; 77.097 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.905      ; 4.815      ;
; 77.169 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.906      ; 4.744      ;
; 77.169 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.906      ; 4.744      ;
; 77.169 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.906      ; 4.744      ;
; 77.169 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.906      ; 4.744      ;
; 77.169 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.906      ; 4.744      ;
; 77.173 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 4.741      ;
; 77.173 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 4.741      ;
; 77.173 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 4.741      ;
; 77.173 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 4.741      ;
; 77.173 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 4.741      ;
; 77.427 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.905      ; 4.485      ;
; 77.700 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.901      ; 4.208      ;
; 77.700 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.901      ; 4.208      ;
; 77.749 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.905      ; 4.163      ;
; 78.253 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.658      ;
; 78.263 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.648      ;
; 78.267 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.644      ;
; 78.273 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.638      ;
; 78.273 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.638      ;
; 78.273 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.638      ;
; 78.278 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.633      ;
; 78.294 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 3.613      ;
; 78.298 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 3.609      ;
; 78.309 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 3.598      ;
; 78.320 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 3.587      ;
; 78.320 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 3.587      ;
; 78.326 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 3.581      ;
; 78.354 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.905      ; 3.558      ;
; 78.377 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.905      ; 3.535      ;
; 78.411 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.904      ; 3.500      ;
; 78.419 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 3.487      ;
; 78.419 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 3.487      ;
; 78.421 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 3.485      ;
; 78.424 ; altera_reserved_tms                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.899      ; 3.482      ;
; 78.548 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.905      ; 3.364      ;
; 78.597 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 3.304      ;
; 78.638 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.905      ; 3.274      ;
; 78.701 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.905      ; 3.211      ;
; 78.714 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.905      ; 3.198      ;
; 78.829 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 3.073      ;
; 79.007 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 2.894      ;
; 79.081 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.895      ; 2.821      ;
; 79.137 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 2.772      ;
; 79.213 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 2.688      ;
; 79.229 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.907      ; 2.685      ;
; 79.241 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.900      ; 2.666      ;
; 79.280 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 2.629      ;
; 79.281 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.894      ; 2.620      ;
; 79.287 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.901      ; 2.621      ;
; 79.297 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.902      ; 2.612      ;
; 79.305 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.897      ; 2.599      ;
; 79.354 ; altera_reserved_tdi                                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.896      ; 2.549      ;
; 79.431 ; altera_reserved_tdi                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 1.891      ; 2.467      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.135 ; Quad_Dec_cpu:cpu|i_readdata_d1[4]                                                                                                                                                         ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.224      ; 0.463      ;
; 0.135 ; Quad_Dec_cpu:cpu|i_readdata_d1[14]                                                                                                                                                        ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.224      ; 0.463      ;
; 0.139 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.224      ; 0.467      ;
; 0.140 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.224      ; 0.468      ;
; 0.142 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.224      ; 0.470      ;
; 0.143 ; Quad_Dec_cpu:cpu|i_readdata_d1[13]                                                                                                                                                        ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.224      ; 0.471      ;
; 0.145 ; Quad_Dec_cpu:cpu|i_readdata_d1[5]                                                                                                                                                         ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.221      ; 0.470      ;
; 0.145 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.224      ; 0.473      ;
; 0.146 ; Quad_Dec_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.219      ; 0.469      ;
; 0.148 ; Quad_Dec_cpu:cpu|i_readdata_d1[27]                                                                                                                                                        ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.220      ; 0.472      ;
; 0.148 ; Quad_Dec_cpu:cpu|i_readdata_d1[11]                                                                                                                                                        ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.224      ; 0.476      ;
; 0.148 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.224      ; 0.476      ;
; 0.149 ; Quad_Dec_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.219      ; 0.472      ;
; 0.149 ; Quad_Dec_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.219      ; 0.472      ;
; 0.149 ; Quad_Dec_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.219      ; 0.472      ;
; 0.151 ; Quad_Dec_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.219      ; 0.474      ;
; 0.151 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.222      ; 0.477      ;
; 0.153 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.222      ; 0.479      ;
; 0.154 ; Quad_Dec_cpu:cpu|i_readdata_d1[0]                                                                                                                                                         ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.216      ; 0.474      ;
; 0.154 ; Quad_Dec_cpu:cpu|i_readdata_d1[21]                                                                                                                                                        ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.222      ; 0.480      ;
; 0.154 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.222      ; 0.480      ;
; 0.155 ; Quad_Dec_cpu:cpu|i_readdata_d1[15]                                                                                                                                                        ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.221      ; 0.480      ;
; 0.155 ; Quad_Dec_cpu:cpu|i_readdata_d1[17]                                                                                                                                                        ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.230      ; 0.489      ;
; 0.155 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.222      ; 0.481      ;
; 0.156 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.222      ; 0.482      ;
; 0.158 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.222      ; 0.484      ;
; 0.160 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.224      ; 0.488      ;
; 0.161 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.224      ; 0.489      ;
; 0.163 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.224      ; 0.491      ;
; 0.167 ; Quad_Dec_cpu:cpu|i_readdata_d1[23]                                                                                                                                                        ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.232      ; 0.503      ;
; 0.167 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.222      ; 0.493      ;
; 0.168 ; Quad_Dec_cpu:cpu|i_readdata_d1[30]                                                                                                                                                        ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.221      ; 0.493      ;
; 0.168 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.222      ; 0.494      ;
; 0.169 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.222      ; 0.495      ;
; 0.175 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk_clk      ; clk_clk     ; 0.000        ; 0.222      ; 0.501      ;
; 0.176 ; Quad_Dec_cpu:cpu|ic_tag_wraddress[3]                                                                                                                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.219      ; 0.499      ;
; 0.186 ; Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                          ; Quad_Dec_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                          ; Quad_Dec_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                            ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                   ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                   ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|read                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                  ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|write                                                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                   ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_avalon_reg:the_Quad_Dec_cpu_nios2_avalon_reg|oci_single_step_mode                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                            ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_error                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                   ; Quad_Dec_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                    ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                    ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                    ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                    ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                    ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                    ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                    ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                    ; Quad_Dec_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                          ; Quad_Dec_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                          ; Quad_Dec_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                          ; Quad_Dec_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                          ; Quad_Dec_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                          ; Quad_Dec_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                           ; Quad_Dec_cpu:cpu|ic_fill_active                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_rd                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_ram_wr                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                        ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|jtag_rd                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_go                                               ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_go                                                                                          ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Quad_Dec_cpu:cpu|d_read~reg0                                                                                                                                                              ; Quad_Dec_cpu:cpu|d_read~reg0                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                           ; Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                         ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                     ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                         ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                      ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                      ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                         ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                         ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                              ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                              ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                              ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                  ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                             ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                     ; Quad_Dec_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                        ; Quad_Dec_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                        ; Quad_Dec_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_cpu:cpu|i_read~reg0                                                                                                                                                              ; Quad_Dec_cpu:cpu|i_read~reg0                                                                                                                                                                                                         ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                        ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                    ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                    ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                    ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                           ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                    ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|Quad_Dec_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                             ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                             ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                           ; Quad_Dec_jtag_uart:jtag_uart|ac                                                                                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                     ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                        ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                     ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                        ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]                                           ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:quadraturedecoder_avalon_slave_0_translator|wait_latency_counter[1]                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                        ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                        ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                        ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:quadraturedecoder_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                   ; clk_clk      ; clk_clk     ; 0.000        ; 0.036      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                   ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                  ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.205 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[30]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.239 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.358      ;
; 0.247 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.366      ;
; 0.247 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                               ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.366      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.374      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.379      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.381      ;
; 0.263 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.382      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.384      ;
; 0.265 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.384      ;
; 0.265 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.266 ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                      ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_clk'                                                                                                                                          ;
+--------+---------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.124 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[22]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.043     ; 2.840      ;
; 17.124 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[20]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.043     ; 2.840      ;
; 17.124 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[12]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.043     ; 2.840      ;
; 17.124 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[3]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.043     ; 2.840      ;
; 17.124 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[30]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.043     ; 2.840      ;
; 17.124 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[21]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.043     ; 2.840      ;
; 17.124 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[30]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.043     ; 2.840      ;
; 17.124 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[22]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.043     ; 2.840      ;
; 17.124 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[21]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.043     ; 2.840      ;
; 17.124 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[20]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.043     ; 2.840      ;
; 17.124 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[12]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.043     ; 2.840      ;
; 17.125 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[16]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.042     ; 2.840      ;
; 17.125 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[27]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.042     ; 2.840      ;
; 17.125 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[27]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.042     ; 2.840      ;
; 17.125 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[16]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.042     ; 2.840      ;
; 17.125 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[31] ; clk_clk      ; clk_clk     ; 20.000       ; -0.042     ; 2.840      ;
; 17.125 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[16] ; clk_clk      ; clk_clk     ; 20.000       ; -0.042     ; 2.840      ;
; 17.125 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[17] ; clk_clk      ; clk_clk     ; 20.000       ; -0.042     ; 2.840      ;
; 17.125 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[19] ; clk_clk      ; clk_clk     ; 20.000       ; -0.042     ; 2.840      ;
; 17.125 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[20] ; clk_clk      ; clk_clk     ; 20.000       ; -0.042     ; 2.840      ;
; 17.125 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[22] ; clk_clk      ; clk_clk     ; 20.000       ; -0.042     ; 2.840      ;
; 17.125 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[24] ; clk_clk      ; clk_clk     ; 20.000       ; -0.042     ; 2.840      ;
; 17.125 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[25] ; clk_clk      ; clk_clk     ; 20.000       ; -0.042     ; 2.840      ;
; 17.125 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[26] ; clk_clk      ; clk_clk     ; 20.000       ; -0.042     ; 2.840      ;
; 17.125 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[27] ; clk_clk      ; clk_clk     ; 20.000       ; -0.042     ; 2.840      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_iw[4]                       ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.838      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[19]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.838      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[18]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.838      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[17]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.835      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[26]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.838      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[24]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.838      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[23]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.835      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[7]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.838      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[14]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.835      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[13]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.835      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[11]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.835      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[31]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.838      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[29]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.838      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[2]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.838      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[0]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.838      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[2]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.838      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[11]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.835      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[14]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.835      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[0]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.838      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[23]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.835      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[19]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.838      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[18]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.838      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[17]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.835      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[13]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.835      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[31]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.838      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[29]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.838      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[24]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.838      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[26]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.838      ;
; 17.131 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[15]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.838      ;
; 17.133 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[10]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.833      ;
; 17.133 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[4]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.833      ;
; 17.133 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[1]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.833      ;
; 17.133 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[1]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.833      ;
; 17.133 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[4]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.833      ;
; 17.133 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[10]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.041     ; 2.833      ;
; 17.140 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_read~reg0                   ; clk_clk      ; clk_clk     ; 20.000       ; -0.040     ; 2.827      ;
; 17.141 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_ipending_reg_irq16          ; clk_clk      ; clk_clk     ; 20.000       ; -0.042     ; 2.824      ;
; 17.146 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[15]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.823      ;
; 17.146 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[5]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.823      ;
; 17.146 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[5]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.823      ;
; 17.166 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdatavalid_d1            ; clk_clk      ; clk_clk     ; 20.000       ; -0.040     ; 2.801      ;
; 17.166 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[28]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.040     ; 2.801      ;
; 17.166 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[28]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.040     ; 2.801      ;
; 17.167 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|i_readdata_d1[6]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.802      ;
; 17.167 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|d_readdata_d1[6]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.038     ; 2.802      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_extra_pc[12]                ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 2.611      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|D_pc[12]                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 2.611      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|F_pc[12]                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 2.611      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_alu_result[31]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 2.605      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_alu_result[29]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 2.610      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|W_wr_data[29]                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 2.610      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_st_data[5]                  ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 2.610      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_extra_pc[14]                ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 2.611      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_extra_pc[10]                ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 2.611      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_extra_pc[11]                ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 2.611      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_extra_pc[13]                ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 2.611      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_alu_result[17]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.052     ; 2.606      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_src2_prelim[17]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.052     ; 2.606      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|W_wr_data[17]                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.052     ; 2.606      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_alu_result[20]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 2.605      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_st_data[20]                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 2.605      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_alu_result[21]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 2.605      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_st_data[21]                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 2.605      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_alu_result[22]              ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 2.605      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_src2_prelim[22]             ; clk_clk      ; clk_clk     ; 20.000       ; -0.052     ; 2.606      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|W_wr_data[22]                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.052     ; 2.606      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_st_data[22]                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.053     ; 2.605      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_st_data[29]                 ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 2.610      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|M_pipe_flush_waddr[12]        ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 2.611      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_iw[18]                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 2.611      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_pc[12]                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 2.611      ;
; 17.349 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|av_ld_data_aligned_or_div[29] ; clk_clk      ; clk_clk     ; 20.000       ; -0.048     ; 2.610      ;
; 17.350 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_ctrl_alu_subtract           ; clk_clk      ; clk_clk     ; 20.000       ; -0.045     ; 2.612      ;
; 17.350 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|D_iw[21]                      ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 2.610      ;
; 17.350 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_cpu:cpu|E_src1_hazard_M               ; clk_clk      ; clk_clk     ; 20.000       ; -0.047     ; 2.610      ;
+--------+---------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 1.476      ;
; 49.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 1.136      ;
; 49.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 1.136      ;
; 98.160 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.805      ;
; 98.160 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.805      ;
; 98.160 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.805      ;
; 98.160 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.805      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.788      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.788      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.788      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.788      ;
; 98.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.788      ;
; 98.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.556      ;
; 98.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.527      ;
; 98.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.527      ;
; 98.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.527      ;
; 98.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.527      ;
; 98.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.510      ;
; 98.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.510      ;
; 98.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.510      ;
; 98.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.510      ;
; 98.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.510      ;
; 98.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.459      ;
; 98.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.362      ;
; 98.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.362      ;
; 98.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.362      ;
; 98.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.362      ;
; 98.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.362      ;
; 98.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.362      ;
; 98.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.362      ;
; 98.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.362      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.296      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.296      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.296      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.296      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.296      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.296      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.296      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.296      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.296      ;
; 98.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.296      ;
; 98.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.282      ;
; 98.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.179      ;
; 98.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.179      ;
; 98.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.179      ;
; 98.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.179      ;
; 98.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.179      ;
; 98.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.179      ;
; 98.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.179      ;
; 98.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.179      ;
; 98.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.179      ;
; 98.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.179      ;
; 98.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.179      ;
; 98.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.167      ;
; 98.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.167      ;
; 98.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.167      ;
; 98.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.167      ;
; 98.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.167      ;
; 98.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.167      ;
; 98.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.167      ;
; 98.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.167      ;
; 98.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.167      ;
; 98.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.154      ;
; 98.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.154      ;
; 98.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.154      ;
; 98.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.154      ;
; 98.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.154      ;
; 98.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.136      ;
; 98.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.136      ;
; 98.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.136      ;
; 98.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.136      ;
; 98.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.110      ;
; 98.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.110      ;
; 98.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.110      ;
; 98.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.110      ;
; 98.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.110      ;
; 98.950 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.021      ;
; 98.950 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.021      ;
; 98.950 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.021      ;
; 98.950 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.021      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.980      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.980      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.980      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.980      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.980      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.980      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.980      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.980      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.980      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.980      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.962      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.962      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.962      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.962      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.962      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.962      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.962      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.962      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.962      ;
; 99.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.962      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.783      ;
; 0.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.783      ;
; 0.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.783      ;
; 0.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.783      ;
; 0.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.783      ;
; 0.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.783      ;
; 0.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.783      ;
; 0.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.783      ;
; 0.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.783      ;
; 0.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.783      ;
; 0.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.783      ;
; 0.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.783      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.839      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.839      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.839      ;
; 0.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.844      ;
; 0.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.844      ;
; 0.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.844      ;
; 0.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.844      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.849      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.849      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.849      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.849      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.849      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.849      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.849      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.849      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.849      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.849      ;
; 0.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.858      ;
; 0.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.858      ;
; 0.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.858      ;
; 0.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.858      ;
; 0.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.858      ;
; 0.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.858      ;
; 0.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.858      ;
; 0.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.858      ;
; 0.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.858      ;
; 0.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.858      ;
; 0.751 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.871      ;
; 0.751 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.871      ;
; 0.751 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.871      ;
; 0.751 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.871      ;
; 0.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.977      ;
; 0.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.977      ;
; 0.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.977      ;
; 0.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.977      ;
; 0.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.977      ;
; 0.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.995      ;
; 0.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.995      ;
; 0.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.995      ;
; 0.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.995      ;
; 0.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.009      ;
; 0.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.009      ;
; 0.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.009      ;
; 0.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.009      ;
; 0.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.009      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.014      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.014      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.014      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.014      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.014      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.014      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.014      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.014      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.014      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.027      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.027      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.027      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.027      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.027      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.027      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.027      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.027      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.027      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.027      ;
; 0.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.027      ;
; 0.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.082      ;
; 1.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.133      ;
; 1.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.133      ;
; 1.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.133      ;
; 1.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.133      ;
; 1.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.133      ;
; 1.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.133      ;
; 1.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.133      ;
; 1.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.133      ;
; 1.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.133      ;
; 1.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.133      ;
; 1.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.186      ;
; 1.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.186      ;
; 1.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.186      ;
; 1.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.186      ;
; 1.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.186      ;
; 1.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.186      ;
; 1.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.186      ;
; 1.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.186      ;
; 1.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.310      ;
; 1.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.310      ;
; 1.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.310      ;
; 1.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.310      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_clk'                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.035      ; 2.035      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[7]                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.035      ; 2.035      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[12]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.040      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[12]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.041      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[7]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.041      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[11]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.041      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[15]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.041      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[13]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.041      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[14]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.041      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[8]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.041      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[9]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.041      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[1]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.041      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[3]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.041      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[6]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.041      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[7]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.041      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[11]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.041      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[12]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.041      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[13]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.041      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[14]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.041      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[9]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.040      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[5]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.040      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[0]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.040      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[1]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.040      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[2]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.040      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[3]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.040      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[4]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.040      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[7]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.040      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[6]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.040      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[11]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.040      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[10]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.040      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[15]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.040      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[13]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.040      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[14]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.040      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|internal_counter[8]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.040      ; 2.040      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.046      ; 2.046      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.043      ; 2.043      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[0]                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.035      ; 2.035      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[19]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.035      ; 2.035      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.035      ; 2.035      ;
; 1.916 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.043      ; 2.043      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.035      ; 2.036      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.035      ; 2.036      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; clk_clk      ; clk_clk     ; 0.000        ; 0.044      ; 2.045      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; clk_clk      ; clk_clk     ; 0.000        ; 0.044      ; 2.045      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; clk_clk      ; clk_clk     ; 0.000        ; 0.044      ; 2.045      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; clk_clk      ; clk_clk     ; 0.000        ; 0.044      ; 2.045      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; clk_clk      ; clk_clk     ; 0.000        ; 0.044      ; 2.045      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; clk_clk      ; clk_clk     ; 0.000        ; 0.044      ; 2.045      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[2]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.042      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.031      ; 2.032      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[10]                                                                    ; clk_clk      ; clk_clk     ; 0.000        ; 0.031      ; 2.032      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[10]                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.031      ; 2.032      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[3]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.042      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[11]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.032      ; 2.033      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[11]                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.030      ; 2.031      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[14]                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.032      ; 2.033      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[14]                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.039      ; 2.040      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[7]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.033      ; 2.034      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[6]                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.033      ; 2.034      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[6]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.033      ; 2.034      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[5]                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.035      ; 2.036      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[5]                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.035      ; 2.036      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[5]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 2.038      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[13]                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.039      ; 2.040      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[4]                                                                ; clk_clk      ; clk_clk     ; 0.000        ; 0.031      ; 2.032      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[4]                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.031      ; 2.032      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[4]                                                                                                                                               ; clk_clk      ; clk_clk     ; 0.000        ; 0.031      ; 2.032      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|readdata[12]                                                                                                                                              ; clk_clk      ; clk_clk     ; 0.000        ; 0.039      ; 2.040      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[8]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.042      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[9]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.042      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[5]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.042      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[0]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.042      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[1]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.042      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[2]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.042      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[3]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.042      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[4]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.042      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[6]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.042      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_l_register[10]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.041      ; 2.042      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[0]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.038      ; 2.039      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[15]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.038      ; 2.039      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[2]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.038      ; 2.039      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[4]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.031      ; 2.032      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[5]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.038      ; 2.039      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|period_h_register[10]                                                                                                                                     ; clk_clk      ; clk_clk     ; 0.000        ; 0.031      ; 2.032      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[8]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.030      ; 2.031      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[9]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.039      ; 2.040      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[16]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 2.038      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[0]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 2.038      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[31]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.039      ; 2.040      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[15]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.039      ; 2.040      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[25]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.030      ; 2.031      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[17]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 2.038      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[1]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 2.038      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[24]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.030      ; 2.031      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[12]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.039      ; 2.040      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[28]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.039      ; 2.040      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[4]                                                                                                                                       ; clk_clk      ; clk_clk     ; 0.000        ; 0.033      ; 2.034      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[20]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.037      ; 2.038      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[29]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.039      ; 2.040      ;
; 1.917 ; altera_reset_controller:rst_controller|r_sync_rst ; Quad_Dec_sys_clk_timer:sys_clk_timer|counter_snapshot[13]                                                                                                                                      ; clk_clk      ; clk_clk     ; 0.000        ; 0.039      ; 2.040      ;
+-------+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_clk'                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                       ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                             ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                       ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                             ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                       ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                             ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                               ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                               ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                               ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                         ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                               ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                          ;
; 9.380 ; 9.610        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_ocimem:the_Quad_Dec_cpu_nios2_ocimem|Quad_Dec_cpu_ociram_sp_ram_module:Quad_Dec_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ae81:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                       ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~porta_we_reg                                                                                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_r:the_Quad_Dec_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                             ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_jtag_uart:jtag_uart|Quad_Dec_jtag_uart_scfifo_w:the_Quad_Dec_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                   ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                         ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                               ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                          ;
; 9.381 ; 9.611        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                        ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                        ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_data_module:Quad_Dec_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                        ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_ic_tag_module:Quad_Dec_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_72h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                          ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_a_module:Quad_Dec_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_aog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                       ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_register_bank_b_module:Quad_Dec_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_bog1:auto_generated|ram_block1a0~portb_re_reg                                                                                                             ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                     ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                          ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                          ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_bytena_reg0                                                                                                                                                          ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                                                          ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                         ;
; 9.382 ; 9.612        ; 0.230          ; Low Pulse Width ; clk_clk ; Rise       ; Quad_Dec_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_0kc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.485 ; 49.701       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ;
; 49.485 ; 49.701       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; Quad_Dec_jtag_uart:jtag_uart|alt_jtag_atlantic:Quad_Dec_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                ;
; 49.485 ; 49.701       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                           ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                         ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                               ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                               ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                               ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                 ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                 ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                 ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                 ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                 ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                   ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                             ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                             ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                             ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                             ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                             ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                              ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                 ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                          ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                       ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                            ;
; 49.527 ; 49.711       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                            ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                    ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                   ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                   ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                    ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                    ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                    ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                    ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                      ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                      ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                      ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                      ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                 ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                 ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                 ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                 ;
; 49.528 ; 49.712       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.274 ; 1.452 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.717 ; 3.101 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Hold Times                                                                                    ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.130 ; 0.814  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.031 ; -0.277 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.377 ; 6.861 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.194 ; 5.679 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.114 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                                             ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                              ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                            ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                              ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                ;
; Synchronization Node    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 39.114                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk_clk                                                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.524       ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.590       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                         ;
; Synchronization Node    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                  ; 39.187                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk_clk                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk_clk                                                                                                                                                                                      ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.597       ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.590       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                ;
; Synchronization Node    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 39.188                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  clk_clk                                                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.597       ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_sysclk:the_Quad_Dec_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.591       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                 ; 198.637                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk_clk                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.598       ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.039       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                             ;
; Synchronization Node    ; Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                 ; 198.782                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                    ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  clk_clk                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_nios2_oci_debug:the_Quad_Dec_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.599       ;
;  Quad_Dec_cpu:cpu|Quad_Dec_cpu_nios2_oci:the_Quad_Dec_cpu_nios2_oci|Quad_Dec_cpu_jtag_debug_module_wrapper:the_Quad_Dec_cpu_jtag_debug_module_wrapper|Quad_Dec_cpu_jtag_debug_module_tck:the_Quad_Dec_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 99.183       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 8.335  ; 0.135 ; 15.194   ; 0.661   ; 9.380               ;
;  altera_reserved_tck ; 18.220 ; 0.187 ; 47.686   ; 0.661   ; 49.485              ;
;  clk_clk             ; 8.335  ; 0.135 ; 15.194   ; 1.916   ; 9.380               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_clk             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.946 ; 3.025 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.665 ; 6.798 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Hold Times                                                                                    ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.364 ; 1.243  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.031 ; -0.277 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.156 ; 11.780 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.194 ; 5.679 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------------------------+
; Input Transition Times                                                                ;
+------------------------------------+--------------+-----------------+-----------------+
; Pin                                ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------------------------------+--------------+-----------------+-----------------+
; quadraturedecoder_inputs_export[0] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; quadraturedecoder_inputs_export[1] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_clk                            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_reset_n                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+------------------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-08 V                   ; 2.33 V              ; -0.00528 V          ; 0.066 V                              ; 0.115 V                              ; 8.41e-10 s                  ; 1.83e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-08 V                  ; 2.33 V             ; -0.00528 V         ; 0.066 V                             ; 0.115 V                             ; 8.41e-10 s                 ; 1.83e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.33 V              ; 4.86e-06 V          ; 0.037 V                              ; 0.055 V                              ; 1.03e-09 s                  ; 2.37e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.33 V             ; 4.86e-06 V         ; 0.037 V                             ; 0.055 V                             ; 1.03e-09 s                 ; 2.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2235       ; 1          ; 35       ; 2        ;
; clk_clk             ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; clk_clk             ; false path ; false path ; 0        ; 0        ;
; clk_clk             ; clk_clk             ; 124725     ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2235       ; 1          ; 35       ; 2        ;
; clk_clk             ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; clk_clk             ; false path ; false path ; 0        ; 0        ;
; clk_clk             ; clk_clk             ; 124725     ; 0          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 116      ; 0        ; 3        ; 0        ;
; clk_clk             ; clk_clk             ; 952      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 116      ; 0        ; 3        ; 0        ;
; clk_clk             ; clk_clk             ; 952      ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri May 18 13:44:41 2018
Info: Command: quartus_sta esl_demonstrator -c esl_demonstrator
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Quad_Dec.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: 'Quad_Dec/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk_clk (Rise) to clk_clk (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 8.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.335               0.000 clk_clk 
    Info (332119):    18.220               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.285               0.000 clk_clk 
    Info (332119):     0.359               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.194               0.000 clk_clk 
    Info (332119):    47.686               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.228
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.228               0.000 altera_reserved_tck 
    Info (332119):     3.308               0.000 clk_clk 
Info (332146): Worst-case minimum pulse width slack is 9.575
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.575               0.000 clk_clk 
    Info (332119):    49.627               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.383 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk_clk (Rise) to clk_clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 9.436
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.436               0.000 clk_clk 
    Info (332119):    19.185               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.280
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.280               0.000 clk_clk 
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.691
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.691               0.000 clk_clk 
    Info (332119):    47.943               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.125               0.000 altera_reserved_tck 
    Info (332119):     2.976               0.000 clk_clk 
Info (332146): Worst-case minimum pulse width slack is 9.592
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.592               0.000 clk_clk 
    Info (332119):    49.606               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.566 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From clk_clk (Rise) to clk_clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 13.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.281               0.000 clk_clk 
    Info (332119):    23.139               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.135               0.000 clk_clk 
    Info (332119):     0.187               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 17.124
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.124               0.000 clk_clk 
    Info (332119):    48.792               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.661
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.661               0.000 altera_reserved_tck 
    Info (332119):     1.916               0.000 clk_clk 
Info (332146): Worst-case minimum pulse width slack is 9.380
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.380               0.000 clk_clk 
    Info (332119):    49.485               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.114 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 650 megabytes
    Info: Processing ended: Fri May 18 13:44:47 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


