
---------- Begin Simulation Statistics ----------
final_tick                               520619596500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74190                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684092                       # Number of bytes of host memory used
host_op_rate                                   136638                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1347.90                       # Real time elapsed on the host
host_tick_rate                              386245106                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184174809                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.520620                       # Number of seconds simulated
sim_ticks                                520619596500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.956964                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10560999                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565546                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1455                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562052                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 27                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             195                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              168                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570251                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2724                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           99                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184174809                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.412392                       # CPI: cycles per instruction
system.cpu.discardedOps                          4286                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44894887                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086309                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169090                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       820034804                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.096039                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                       1041239193                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640484     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082680      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336900     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174809                       # Class of committed instruction
system.cpu.tickCycles                       221204389                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5261467                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10525400                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           59                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           26                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5262605                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5259254                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10526664                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5259280                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 520619596500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                916                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5261012                       # Transaction distribution
system.membus.trans_dist::CleanEvict              442                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263030                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263030                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           916                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15789346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15789346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673597312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673597312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263946                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263946    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263946                       # Request fanout histogram
system.membus.respLayer1.occupancy        27685524250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31570105000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 520619596500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1006                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10523074                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          219                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5259947                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5263053                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5263053                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           649                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          357                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15789206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15790723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        55552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673630144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673685696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10520635                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336704832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15784694                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333194                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471359                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10525355     66.68%     66.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5259313     33.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     26      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15784694                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10525612000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7895117495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            973999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 520619596500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   42                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   65                       # number of demand (read+write) hits
system.l2.demand_hits::total                      107                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  42                       # number of overall hits
system.l2.overall_hits::.cpu.data                  65                       # number of overall hits
system.l2.overall_hits::total                     107                       # number of overall hits
system.l2.demand_misses::.cpu.inst                607                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263345                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263952                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               607                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263345                       # number of overall misses
system.l2.overall_misses::total               5263952                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     46947000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 431023124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     431070071000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     46947000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 431023124000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    431070071000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              649                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5263410                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5264059                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             649                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5263410                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5264059                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.935285                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999988                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999980                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.935285                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999988                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999980                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77342.668863                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81891.482318                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81890.957782                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77342.668863                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81891.482318                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81890.957782                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5261013                       # number of writebacks
system.l2.writebacks::total                   5261013                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263340                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263946                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263340                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263946                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40804000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 378389398500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 378430202500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40804000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 378389398500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 378430202500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.933744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999979                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.933744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999979                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71891.498269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71890.973521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71891.498269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71890.973521                       # average overall mshr miss latency
system.l2.replacements                       10520635                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5262061                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5262061                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5262061                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5262061                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          214                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              214                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          214                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          214                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          100                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           100                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    23                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5263030                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263030                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 430995380000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  430995380000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5263053                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5263053                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81891.112154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81891.112154                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263030                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263030                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 378365080000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 378365080000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71891.112154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71891.112154                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          607                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              607                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     46947000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46947000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          649                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            649                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.935285                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.935285                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77342.668863                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77342.668863                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          606                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          606                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40804000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40804000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.933744                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.933744                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            42                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                42                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     27744000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     27744000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.882353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.882353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88076.190476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88076.190476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          310                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          310                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     24318500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     24318500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.868347                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.868347                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78446.774194                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78446.774194                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 520619596500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.621141                       # Cycle average of tags in use
system.l2.tags.total_refs                    10526499                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10522683                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000363                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1018.227451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.967448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1027.426242                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.497181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.501673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999327                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1833                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  94735523                       # Number of tag accesses
system.l2.tags.data_accesses                 94735523                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 520619596500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          38784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336853760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336892544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        38784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336704768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336704768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         5263340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5263946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5261012                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5261012                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             74496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         647024742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             647099238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        74496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            74496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      646738560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            646738560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      646738560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            74496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        647024742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1293837797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5261012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001190120500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328799                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328799                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15586275                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4939392                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263946                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5261012                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263946                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5261012                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           328989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328719                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  65174190000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26319730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            163873177500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12381.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31131.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4836270                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4887079                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263946                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5261012                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5262949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       801576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    840.336377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   713.205044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   316.793439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17371      2.17%      2.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        88002     10.98%     13.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18424      2.30%     15.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17885      2.23%     17.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14530      1.81%     19.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16119      2.01%     21.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        49563      6.18%     27.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        59696      7.45%     35.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       519986     64.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       801576                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       328799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.009571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.999425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.777311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        328798    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328799                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000559                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.037521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328710     99.97%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               67      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328799                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336892544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336702784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336892544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336704768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       647.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       646.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    647.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    646.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  520619511000                       # Total gap between requests
system.mem_ctrls.avgGap                      49465.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        38784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336853760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336702784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 74495.851214083144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 647024741.797248125076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 646734748.871482372284                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          606                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263340                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5261012                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     15930500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 163857247000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12765277765500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26287.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31131.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2426392.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2861312160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1520823480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18789338400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13728913200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41096674320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     123654370440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      95787929280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       297439361280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        571.318028                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 245266971500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17384380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 257968245000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2861954760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1521157440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18795236040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13733407620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41096674320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     123665501970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      95778555360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       297452487510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        571.343241                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 245241326500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17384380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 257993890000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    520619596500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 520619596500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31869704                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31869704                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31869704                       # number of overall hits
system.cpu.icache.overall_hits::total        31869704                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          649                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            649                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          649                       # number of overall misses
system.cpu.icache.overall_misses::total           649                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49035500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49035500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49035500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49035500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31870353                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31870353                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31870353                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31870353                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75555.469954                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75555.469954                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75555.469954                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75555.469954                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          219                       # number of writebacks
system.cpu.icache.writebacks::total               219                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          649                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          649                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          649                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          649                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     48386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     48386500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48386500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74555.469954                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74555.469954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74555.469954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74555.469954                       # average overall mshr miss latency
system.cpu.icache.replacements                    219                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31869704                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31869704                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          649                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           649                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49035500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49035500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31870353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31870353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75555.469954                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75555.469954                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          649                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          649                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     48386500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48386500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74555.469954                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74555.469954                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 520619596500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           384.661864                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31870353                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               649                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          49106.861325                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   384.661864                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.751293                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.751293                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63741355                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63741355                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 520619596500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 520619596500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 520619596500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     75856797                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75856797                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75856828                       # number of overall hits
system.cpu.dcache.overall_hits::total        75856828                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10523828                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10523828                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10523868                       # number of overall misses
system.cpu.dcache.overall_misses::total      10523868                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 890734941000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 890734941000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 890734941000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 890734941000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380625                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380625                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380696                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380696                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121831                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121831                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121831                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121831                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84639.823171                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84639.823171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84639.501465                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84639.501465                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          388                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           97                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5262061                       # number of writebacks
system.cpu.dcache.writebacks::total           5262061                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260451                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260451                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260451                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260451                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5263377                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5263377                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5263410                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5263410                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 438915967000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 438915967000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 438918946500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 438918946500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060932                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060932                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060933                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060933                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83390.562181                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83390.562181                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83390.605425                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83390.605425                       # average overall mshr miss latency
system.cpu.dcache.replacements                5262386                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043716                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043716                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          343                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           343                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     27564000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27564000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80361.516035                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80361.516035                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          324                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          324                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25763000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25763000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79515.432099                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79515.432099                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73813081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73813081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10523485                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10523485                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 890707377000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 890707377000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336566                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336566                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 84639.962617                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84639.962617                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260432                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260432                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5263053                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5263053                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 438890204000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 438890204000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83390.800739                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83390.800739                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           40                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.563380                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.563380                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2979500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2979500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.464789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.464789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 90287.878788                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90287.878788                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 520619596500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.588928                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81120306                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5263410                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.412120                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.588928                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999599                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999599                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          916                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         178024938                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        178024938                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 520619596500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 520619596500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
