/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 12.2.0-14+deb12u1 -fPIC -Os) */

(* top =  1  *)
(* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:4.1-200.10" *)
module AL4S3B_FPGA_Top(\io_pad(0) , \io_pad(1) , \io_pad(2) , \io_pad(3) , \io_pad(4) , \io_pad(5) , \io_pad(6) , \io_pad(7) , \io_pad(8) , \io_pad(9) , \io_pad(10) , \io_pad(11) , \io_pad(12) , \io_pad(13) , \io_pad(14) , \io_pad(15) , \io_pad(16) , \io_pad(17) , \io_pad(18) , \io_pad(19) , \io_pad(20) , \io_pad(21) , \io_pad(22) , \io_pad(23) , \io_pad(24) , \io_pad(25) , \io_pad(26) , \io_pad(27) , \io_pad(28) , \io_pad(29) , \io_pad(30) , \io_pad(31) );
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:53.17-53.26" *)
  wire \Device_ID(0) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:53.17-53.26" *)
  wire \Device_ID(1) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:34.17-34.25" *)
  (* unused_bits = "0" *)
  wire Sys_Clk1;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:35.17-35.29" *)
  (* unused_bits = "0" *)
  wire Sys_Clk1_Rst;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:46.17-46.23" *)
  wire WB_RST;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.24" *)
  (* unused_bits = "0" *)
  wire \WBs_ADR(0) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.24" *)
  (* unused_bits = "0" *)
  wire \WBs_ADR(1) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.24" *)
  wire \WBs_ADR(10) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.24" *)
  wire \WBs_ADR(11) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.24" *)
  wire \WBs_ADR(12) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.24" *)
  wire \WBs_ADR(13) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.24" *)
  wire \WBs_ADR(14) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.24" *)
  wire \WBs_ADR(15) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.24" *)
  wire \WBs_ADR(16) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.24" *)
  wire \WBs_ADR(2) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.24" *)
  wire \WBs_ADR(3) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.24" *)
  wire \WBs_ADR(4) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.24" *)
  wire \WBs_ADR(5) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.24" *)
  wire \WBs_ADR(6) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.24" *)
  wire \WBs_ADR(7) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.24" *)
  wire \WBs_ADR(8) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:38.17-38.24" *)
  wire \WBs_ADR(9) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:40.17-40.29" *)
  wire \WBs_BYTE_STB(0) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:40.17-40.29" *)
  wire \WBs_BYTE_STB(1) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:40.17-40.29" *)
  wire \WBs_BYTE_STB(2) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:40.17-40.29" *)
  wire \WBs_BYTE_STB(3) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(0) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(1) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(10) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(11) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(12) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(13) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(14) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(15) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(16) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(17) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(18) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(19) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(2) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(20) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(21) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(22) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(23) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(24) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(25) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(26) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(27) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(28) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(29) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(3) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(30) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(31) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(4) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(5) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(6) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(7) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(8) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:47.17-47.27" *)
  wire \WBs_RD_DAT(9) ;
  wire WBs_RD_DAT_LUT2_O_4_I0;
  wire WBs_RD_DAT_LUT3_O_10_I0;
  wire WBs_RD_DAT_LUT3_O_11_I0;
  wire WBs_RD_DAT_LUT3_O_12_I0;
  wire WBs_RD_DAT_LUT3_O_13_I0;
  wire WBs_RD_DAT_LUT3_O_14_I0;
  wire WBs_RD_DAT_LUT3_O_15_I0;
  wire WBs_RD_DAT_LUT3_O_16_I0;
  wire WBs_RD_DAT_LUT3_O_17_I0;
  wire WBs_RD_DAT_LUT3_O_18_I0;
  wire WBs_RD_DAT_LUT3_O_19_I0;
  wire WBs_RD_DAT_LUT3_O_1_I0;
  wire WBs_RD_DAT_LUT3_O_20_I0;
  wire WBs_RD_DAT_LUT3_O_21_I0;
  wire WBs_RD_DAT_LUT3_O_22_I0;
  wire WBs_RD_DAT_LUT3_O_3_I0;
  wire WBs_RD_DAT_LUT3_O_4_I0;
  wire WBs_RD_DAT_LUT3_O_5_I0;
  wire WBs_RD_DAT_LUT3_O_6_I0;
  wire WBs_RD_DAT_LUT3_O_7_I0;
  wire WBs_RD_DAT_LUT3_O_8_I0;
  wire WBs_RD_DAT_LUT3_O_9_I0;
  wire WBs_RD_DAT_LUT3_O_I0;
  wire WBs_RD_DAT_LUT3_O_I1;
  wire WBs_RD_DAT_LUT3_O_I2;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(0) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(1) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(10) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(11) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(12) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(13) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(14) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(15) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(16) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(17) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(18) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(19) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(2) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(20) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(21) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(22) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(23) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(24) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(25) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(26) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(27) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(28) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(29) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(3) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(30) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(31) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(4) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(5) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(6) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(7) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(8) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:44.17-44.27" *)
  wire \WBs_WR_DAT(9) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(0) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(1) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(10) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(11) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(12) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(13) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(14) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(15) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(16) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(17) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(18) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(19) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(2) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(20) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(21) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(22) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(23) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(24) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(25) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(26) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(27) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(28) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(29) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(3) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(30) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(31) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(4) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(5) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(6) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(7) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(8) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:22.26-22.32" *)
  inout \io_pad(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP CLK_IP_i" *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:73.33-73.41" *)
  wire \u_AL4S3B_FPGA_IP.CLK_IP_i ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(0) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(1) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(10) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(11) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(12) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(13) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(14) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(15) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(16) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(17) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(18) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(19) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(2) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(20) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(21) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(22) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(23) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(24) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(25) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(26) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(27) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(28) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(29) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(3) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(30) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(31) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(4) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(5) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(6) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(7) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(8) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.32" *)
  wire \u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP RST_IP_i" *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:74.33-74.41" *)
  wire \u_AL4S3B_FPGA_IP.RST_IP_i ;
  (* hdlname = "u_AL4S3B_FPGA_IP WB_CLK" *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:84.33-84.39" *)
  wire \u_AL4S3B_FPGA_IP.WB_CLK ;
  (* hdlname = "u_AL4S3B_FPGA_IP WB_RST" *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:85.33-85.39" *)
  wire \u_AL4S3B_FPGA_IP.WB_RST ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK" *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:87.33-87.40" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK_ONION_GPIOCTRL" *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:98.17-98.39" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_ONION_GPIOCTRL ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK_QL_Reserved" *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:99.17-99.36" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_CYC" *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:78.33-78.40" *)
  wire \u_AL4S3B_FPGA_IP.WBs_CYC ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(0) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(1) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(10) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(11) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(12) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(13) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(14) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(15) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(16) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(17) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(18) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(19) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(2) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(20) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(21) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(22) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(23) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(24) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(25) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(26) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(27) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(28) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(29) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(3) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(30) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(31) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(4) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(5) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(6) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(7) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(8) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:101.17-101.41" *)
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_RD" *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:81.33-81.39" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_STB" *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:82.33-82.40" *)
  wire \u_AL4S3B_FPGA_IP.WBs_STB ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_WE" *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:80.33-80.39" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WE ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(0) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(1) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(10) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(11) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(12) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(13) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(14) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(15) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(16) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(17) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(18) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(19) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(2) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(20) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(21) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(22) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(23) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(24) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(25) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(26) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(27) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(28) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(29) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(3) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(30) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(31) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(4) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(5) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(6) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(7) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(8) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:61.17-61.24|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(9) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23_D ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23_D_LUT3_O_I0 ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31_D ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31_D_LUT3_O_I0 ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9_D ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9_D_LUT3_O_I0 ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_D_LUT3_O_I0 ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(0) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(1) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(10) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(11) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(12) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(13) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(14) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(15) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(16) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(17) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(18) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(19) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(2) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(20) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(21) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(22) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(23) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(24) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(25) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(26) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(27) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(28) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(29) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(3) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(30) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(31) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(4) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(5) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(6) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(7) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(8) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:60.17-60.25|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(9) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23_D ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23_D_LUT3_O_I0 ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31_D ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31_D_LUT3_O_I0 ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8_D ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9_D ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9_D_LUT3_O_I0 ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_D_LUT3_O_I0 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_ONION_GPIOCTRL WBs_ACK_o_nxt" *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:65.17-65.30|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_nxt ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_nxt_LUT2_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ADR_i_LUT2_I0_1_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ADR_i_LUT2_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ADR_i_LUT3_I0_1_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ADR_i_LUT3_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7_I2_LUT3_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I2 ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:90.32-90.44|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:182.5-194.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:90.32-90.44|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:182.5-194.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:90.32-90.44|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:182.5-194.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:91.32-91.48|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:182.5-194.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:91.32-91.48|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:182.5-194.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:91.32-91.48|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:182.5-194.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1 ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved Default_State" *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:87.32-87.45|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:182.5-194.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved Default_State_nxt" *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:88.32-88.49|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:182.5-194.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O_I1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2_O ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:110.1-125.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:182.5-194.6" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1 ;
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:64.32-64.53" *)
  wire u_gclkbuff_reset_A;
  logic_1 _00_ (
    .a(\Device_ID(0) )
  );
  logic_0 _01_ (
    .a(\Device_ID(1) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _02_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(0) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(0) ),
    .P(\io_pad(0) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(0) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _03_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(10) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(10) ),
    .P(\io_pad(10) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(10) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _04_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(11) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(11) ),
    .P(\io_pad(11) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(11) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _05_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(12) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(12) ),
    .P(\io_pad(12) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(12) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _06_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(13) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(13) ),
    .P(\io_pad(13) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(13) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _07_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(14) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(14) ),
    .P(\io_pad(14) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(14) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _08_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(15) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(15) ),
    .P(\io_pad(15) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(15) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _09_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(16) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(16) ),
    .P(\io_pad(16) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(16) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _10_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(17) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(17) ),
    .P(\io_pad(17) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(17) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _11_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(18) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(18) ),
    .P(\io_pad(18) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(18) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _12_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(19) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(19) ),
    .P(\io_pad(19) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(19) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _13_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(1) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(1) ),
    .P(\io_pad(1) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(1) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _14_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(20) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(20) ),
    .P(\io_pad(20) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(20) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _15_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(21) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(21) ),
    .P(\io_pad(21) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(21) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _16_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(22) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(22) ),
    .P(\io_pad(22) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(22) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _17_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(23) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(23) ),
    .P(\io_pad(23) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(23) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _18_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(24) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(24) ),
    .P(\io_pad(24) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(24) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _19_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(25) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(25) ),
    .P(\io_pad(25) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(25) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _20_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(26) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(26) ),
    .P(\io_pad(26) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(26) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _21_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(27) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(27) ),
    .P(\io_pad(27) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(27) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _22_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(28) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(28) ),
    .P(\io_pad(28) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(28) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _23_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(29) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(29) ),
    .P(\io_pad(29) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(29) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _24_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(2) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(2) ),
    .P(\io_pad(2) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(2) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _25_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(30) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(30) ),
    .P(\io_pad(30) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(30) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _26_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(31) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(31) ),
    .P(\io_pad(31) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(31) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _27_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(3) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(3) ),
    .P(\io_pad(3) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(3) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _28_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(4) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(4) ),
    .P(\io_pad(4) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(4) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _29_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(5) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(5) ),
    .P(\io_pad(5) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(5) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _30_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(6) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(6) ),
    .P(\io_pad(6) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(6) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _31_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(7) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(7) ),
    .P(\io_pad(7) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(7) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _32_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(8) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(8) ),
    .P(\io_pad(8) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(8) )
  );
  (* keep = 32'd1 *)
  bipad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _33_ (
    .A(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(9) ),
    .EN(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(9) ),
    .P(\io_pad(9) ),
    .Q(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) WB_RST_LUT2_I0 (
    .I0(WB_RST),
    .I1(\u_AL4S3B_FPGA_IP.RST_IP_i ),
    .O(u_gclkbuff_reset_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(24) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .O(\WBs_RD_DAT(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT2_O_1 (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(14) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .O(\WBs_RD_DAT(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT2_O_2 (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(12) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .O(\WBs_RD_DAT(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT2_O_3 (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(10) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .O(\WBs_RD_DAT(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) WBs_RD_DAT_LUT2_O_4 (
    .I0(WBs_RD_DAT_LUT2_O_4_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .O(\WBs_RD_DAT(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT2_O_4_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(8) ),
    .O(WBs_RD_DAT_LUT2_O_4_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT2_O_5 (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(6) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .O(\WBs_RD_DAT(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT2_O_6 (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(4) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .O(\WBs_RD_DAT(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT2_O_7 (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .O(\WBs_RD_DAT(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT2_O_8 (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .O(\WBs_RD_DAT(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O (
    .I0(WBs_RD_DAT_LUT3_O_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_1 (
    .I0(WBs_RD_DAT_LUT3_O_1_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_10 (
    .I0(WBs_RD_DAT_LUT3_O_10_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT3_O_10_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(20) ),
    .O(WBs_RD_DAT_LUT3_O_10_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_11 (
    .I0(WBs_RD_DAT_LUT3_O_11_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT3_O_11_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(19) ),
    .O(WBs_RD_DAT_LUT3_O_11_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_12 (
    .I0(WBs_RD_DAT_LUT3_O_12_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT3_O_12_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(18) ),
    .O(WBs_RD_DAT_LUT3_O_12_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_13 (
    .I0(WBs_RD_DAT_LUT3_O_13_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT3_O_13_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(17) ),
    .O(WBs_RD_DAT_LUT3_O_13_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) WBs_RD_DAT_LUT3_O_14 (
    .I0(WBs_RD_DAT_LUT3_O_14_I0),
    .I1(WBs_RD_DAT_LUT3_O_I2),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .O(\WBs_RD_DAT(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) WBs_RD_DAT_LUT3_O_14_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(16) ),
    .O(WBs_RD_DAT_LUT3_O_14_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_15 (
    .I0(WBs_RD_DAT_LUT3_O_15_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT3_O_15_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(15) ),
    .O(WBs_RD_DAT_LUT3_O_15_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_16 (
    .I0(WBs_RD_DAT_LUT3_O_16_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT3_O_16_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(13) ),
    .O(WBs_RD_DAT_LUT3_O_16_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_17 (
    .I0(WBs_RD_DAT_LUT3_O_17_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT3_O_17_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(11) ),
    .O(WBs_RD_DAT_LUT3_O_17_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_18 (
    .I0(WBs_RD_DAT_LUT3_O_18_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT3_O_18_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(9) ),
    .O(WBs_RD_DAT_LUT3_O_18_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_19 (
    .I0(WBs_RD_DAT_LUT3_O_19_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT3_O_19_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(7) ),
    .O(WBs_RD_DAT_LUT3_O_19_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_1_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(30) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .O(WBs_RD_DAT_LUT3_O_1_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT3_O_2 (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(29) ),
    .O(\WBs_RD_DAT(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_20 (
    .I0(WBs_RD_DAT_LUT3_O_20_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT3_O_20_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(5) ),
    .O(WBs_RD_DAT_LUT3_O_20_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_21 (
    .I0(WBs_RD_DAT_LUT3_O_21_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT3_O_21_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(3) ),
    .O(WBs_RD_DAT_LUT3_O_21_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_22 (
    .I0(WBs_RD_DAT_LUT3_O_22_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT3_O_22_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(2) ),
    .O(WBs_RD_DAT_LUT3_O_22_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_3 (
    .I0(WBs_RD_DAT_LUT3_O_3_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT3_O_3_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(28) ),
    .O(WBs_RD_DAT_LUT3_O_3_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_4 (
    .I0(WBs_RD_DAT_LUT3_O_4_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT3_O_4_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(27) ),
    .O(WBs_RD_DAT_LUT3_O_4_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_5 (
    .I0(WBs_RD_DAT_LUT3_O_5_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_5_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(26) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .O(WBs_RD_DAT_LUT3_O_5_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_6 (
    .I0(WBs_RD_DAT_LUT3_O_6_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT3_O_6_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(25) ),
    .O(WBs_RD_DAT_LUT3_O_6_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_7 (
    .I0(WBs_RD_DAT_LUT3_O_7_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT3_O_7_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(23) ),
    .O(WBs_RD_DAT_LUT3_O_7_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_8 (
    .I0(WBs_RD_DAT_LUT3_O_8_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT3_O_8_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(22) ),
    .O(WBs_RD_DAT_LUT3_O_8_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) WBs_RD_DAT_LUT3_O_9 (
    .I0(WBs_RD_DAT_LUT3_O_9_I0),
    .I1(WBs_RD_DAT_LUT3_O_I1),
    .I2(WBs_RD_DAT_LUT3_O_I2),
    .O(\WBs_RD_DAT(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) WBs_RD_DAT_LUT3_O_9_I0_LUT2_O (
    .I0(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(21) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .O(WBs_RD_DAT_LUT3_O_9_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h051)
  ) WBs_RD_DAT_LUT3_O_I0_LUT3_O (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(31) ),
    .O(WBs_RD_DAT_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_STB ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_CYC ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.WBs_CYC_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_CYC ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_STB ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_ACK_ONION_GPIOCTRL ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_nxt_LUT2_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(31) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(31) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(31) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(31) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_1  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(30) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(30) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(30) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(30) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_10  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(21) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(21) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(21) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(21) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_11  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(20) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(20) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(20) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(20) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_12  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(19) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(19) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(19) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(19) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_13  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(18) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(18) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(18) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(18) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_14  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(17) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(17) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(17) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(17) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_15  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(16) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(16) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(16) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(16) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_16  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(15) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(15) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(15) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(15) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_17  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(14) ),
    .B(\Device_ID(1) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(14) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(14) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(14) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_18  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(13) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(13) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(13) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(13) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_19  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(12) ),
    .B(\Device_ID(1) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(12) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(12) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(12) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_2  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(29) ),
    .B(\Device_ID(1) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(29) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(29) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(29) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_20  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(11) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(11) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(11) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(11) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_21  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(10) ),
    .B(\Device_ID(1) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(10) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(10) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(10) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_22  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(9) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(9) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(9) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(9) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_23  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(8) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(8) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(8) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(8) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_24  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(7) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(7) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(7) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(7) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_25  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(6) ),
    .B(\Device_ID(1) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(6) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(6) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(6) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_26  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(5) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(5) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(5) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(5) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_27  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(4) ),
    .B(\Device_ID(1) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(4) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(4) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(4) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_28  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(3) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(3) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(3) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(3) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_29  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(2) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(2) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(2) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(2) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_3  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(28) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(28) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(28) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(28) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_30  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(1) ),
    .B(\Device_ID(1) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(1) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(1) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(1) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_31  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(0) ),
    .B(\Device_ID(1) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(0) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(0) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(0) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_4  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(27) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(27) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(27) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(27) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_5  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(26) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(26) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(26) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(26) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_6  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(25) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(25) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(25) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(25) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_7  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(24) ),
    .B(\Device_ID(1) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(24) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(24) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(24) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_8  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(23) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(23) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(23) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(23) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL_mux4x0_Q_9  (
    .A(\u_AL4S3B_FPGA_IP.FPGA_IP_GPIO_io(22) ),
    .B(\Device_ID(0) ),
    .C(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(22) ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(22) ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_DAT_o_ONION_GPIOCTRL(22) ),
    .S0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O ),
    .S1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(21) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(21) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(20) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(20) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(19) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(19) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(18) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(18) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(17) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(17) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(16) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(16) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(15) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(15) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(14) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(14) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(13) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(13) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(12) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(12) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(30) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(30) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(11) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(11) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(10) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(10) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(9) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(9) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(8) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(8) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(7) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(7) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(6) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(29) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(29) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(28) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(28) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(27) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(27) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(26) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(26) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(25) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(25) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(24) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(24) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(23) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(23) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(22) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(22) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(31) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE(31) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(21) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(21) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(20) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(20) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(19) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(19) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(18) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(18) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(17) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(17) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(16) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(16) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(15) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(15) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(14) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(14) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(13) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(13) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(12) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(12) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(30) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(30) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(11) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(11) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(10) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(10) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(9) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(9) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(8) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(8) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(7) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(7) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(6) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(5) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(4) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(4) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(2) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(29) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(29) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(1) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(28) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(28) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(27) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(27) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(26) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(26) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(25) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(25) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(24) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(24) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(23) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(23) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9_D ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(22) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(22) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_D_LUT3_O_I0 ),
    .I1(\WBs_WR_DAT(31) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out(31) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89.1-128.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:144.5-161.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_nxt ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_ACK_ONION_GPIOCTRL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_nxt_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_nxt_LUT2_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_nxt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ADR_i_LUT2_I0  (
    .I0(\WBs_ADR(4) ),
    .I1(\WBs_ADR(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ADR_i_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ADR_i_LUT2_I0_1  (
    .I0(\WBs_ADR(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ADR_i_LUT2_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ADR_i_LUT2_I0_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ADR_i_LUT3_I0  (
    .I0(\WBs_ADR(3) ),
    .I1(\WBs_ADR(8) ),
    .I2(\WBs_ADR(9) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ADR_i_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ADR_i_LUT3_I0_1  (
    .I0(\WBs_ADR(7) ),
    .I1(\WBs_ADR(6) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ADR_i_LUT3_I0_O ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ADR_i_LUT3_I0_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ADR_i_LUT3_I2  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ADR_i_LUT3_I0_1_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ADR_i_LUT2_I0_O ),
    .I2(\WBs_ADR(2) ),
    .O(WBs_RD_DAT_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_WE ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ACK_o_nxt_LUT2_O_I0 ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2 ),
    .I3(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("0"),
    .INIT(9'h001)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2_LUT3_O  (
    .I0(\WBs_ADR(16) ),
    .I1(\WBs_ADR(15) ),
    .I2(\WBs_ADR(14) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2  (
    .I0(\WBs_ADR(14) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_I1_LUT2_O  (
    .I0(\WBs_ADR(16) ),
    .I1(\WBs_ADR(15) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h02a)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ADR_i_LUT3_I0_1_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_ADR_i_LUT2_I0_1_O ),
    .O(WBs_RD_DAT_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)"),
    .INIT(16'h0002)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT4_O  (
    .I0(\WBs_ADR(12) ),
    .I1(\WBs_ADR(11) ),
    .I2(\WBs_ADR(10) ),
    .I3(\WBs_ADR(13) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1  (
    .I0(\WBs_BYTE_STB(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_1  (
    .I0(\WBs_BYTE_STB(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_9_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_2  (
    .I0(\WBs_BYTE_STB(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_23_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_3  (
    .I0(\WBs_BYTE_STB(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_OE_dffc_Q_31_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_4  (
    .I0(\WBs_BYTE_STB(3) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_5  (
    .I0(\WBs_BYTE_STB(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_9_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_6  (
    .I0(\WBs_BYTE_STB(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_23_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7  (
    .I0(\WBs_BYTE_STB(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.GPIO_out_dffc_Q_31_D_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7_I2_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7_I2_LUT3_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I2 ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7_I2_LUT3_O_I0_LUT2_O  (
    .I0(\WBs_ADR(2) ),
    .I1(\WBs_ADR(3) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7_I2_LUT3_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_7_I2 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)"),
    .INIT(16'h0080)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0 ),
    .I1(\WBs_ADR(3) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I2 ),
    .I3(\WBs_ADR(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT2_O  (
    .I0(\WBs_ADR(4) ),
    .I1(\WBs_ADR(5) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0f7)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0 ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I2 ),
    .I2(\WBs_ADR(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I0_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)"),
    .INIT(16'h0001)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I2_LUT4_O  (
    .I0(\WBs_ADR(9) ),
    .I1(\WBs_ADR(8) ),
    .I2(\WBs_ADR(7) ),
    .I3(\WBs_ADR(6) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_O_LUT3_I1_I2_LUT4_O_I2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:110.1-125.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:182.5-194.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) ),
    .PRE(\u_AL4S3B_FPGA_IP.WB_RST ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:110.1-125.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:182.5-194.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) ),
    .PRE(\u_AL4S3B_FPGA_IP.WB_RST ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:110.1-125.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:182.5-194.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60" *)
  dffp \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ),
    .PRE(\u_AL4S3B_FPGA_IP.WB_RST ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'hd)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1 ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)+(I0*~I1)+(~I0*I1)"),
    .INIT(4'h7)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_1  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0a9)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(I0*I1*~I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0d7)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:110.1-125.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:182.5-194.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt ),
    .Q(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*~I1*I2)"),
    .INIT(9'h04e)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_ACK ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.WBs_ACK_ONION_GPIOCTRL ),
    .I1(\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ),
    .O(\u_AL4S3B_FPGA_IP.WBs_ACK )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_WE_i_LUT4_I0_I3_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:80.5-102.6|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:110.1-125.4|/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:182.5-194.6|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60" *)
  dffc \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q  (
    .CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .CLR(\u_AL4S3B_FPGA_IP.WB_RST ),
    .D(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D ),
    .Q(\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ae)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT3_I2_O ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1 ),
    .I2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O  (
    .I0(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .I1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ),
    .O(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:66.10-66.76" *)
  gclkbuff u_gclkbuff_clock (
    .A(\u_AL4S3B_FPGA_IP.CLK_IP_i ),
    .Z(\u_AL4S3B_FPGA_IP.WB_CLK )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:64.10-64.74" *)
  gclkbuff u_gclkbuff_reset (
    .A(u_gclkbuff_reset_A),
    .Z(\u_AL4S3B_FPGA_IP.WB_RST )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:107.5-195.6" *)
  qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
    .Device_ID({ \Device_ID(0) , \Device_ID(0) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(0)  }),
    .Device_ID_4S(\Device_ID(1) ),
    .Device_ID_6S(\Device_ID(1) ),
    .FBIO_In(),
    .FBIO_In_En(),
    .FBIO_Out(),
    .FBIO_Out_En(),
    .FB_Busy(\Device_ID(1) ),
    .FB_BusyS(\Device_ID(1) ),
    .FB_Int_Clr({ \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1)  }),
    .FB_PKfbData({ \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1)  }),
    .FB_PKfbData_19S(\Device_ID(1) ),
    .FB_PKfbData_21S(\Device_ID(1) ),
    .FB_PKfbData_31S(\Device_ID(1) ),
    .FB_PKfbData_6S(\Device_ID(1) ),
    .FB_PKfbData_9S(\Device_ID(1) ),
    .FB_PKfbEOF(\Device_ID(1) ),
    .FB_PKfbOverflow(),
    .FB_PKfbPush({ \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1)  }),
    .FB_PKfbPush_1S(\Device_ID(1) ),
    .FB_PKfbSOF(\Device_ID(1) ),
    .FB_Start(),
    .FB_msg_out({ \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1)  }),
    .SDMA_Active(),
    .SDMA_Done(),
    .SDMA_Req({ \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1)  }),
    .SDMA_Sreq({ \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1)  }),
    .SFBIO(),
    .SPIm_PEnable(\Device_ID(1) ),
    .SPIm_PReady(),
    .SPIm_PSlvErr(),
    .SPIm_PWdata({ \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1)  }),
    .SPIm_PWdata_0S(\Device_ID(1) ),
    .SPIm_PWdata_11S(\Device_ID(1) ),
    .SPIm_PWdata_14S(\Device_ID(1) ),
    .SPIm_PWdata_24S(\Device_ID(1) ),
    .SPIm_PWdata_26S(\Device_ID(1) ),
    .SPIm_PWrite(\Device_ID(1) ),
    .SPIm_Paddr({ \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1) , \Device_ID(1)  }),
    .SPIm_Paddr_6S(\Device_ID(1) ),
    .SPIm_Paddr_8S(\Device_ID(1) ),
    .SPIm_Prdata(),
    .Sensor_Int(),
    .Sys_Clk0(\u_AL4S3B_FPGA_IP.CLK_IP_i ),
    .Sys_Clk0_Rst(\u_AL4S3B_FPGA_IP.RST_IP_i ),
    .Sys_Clk1(Sys_Clk1),
    .Sys_Clk1_Rst(Sys_Clk1_Rst),
    .Sys_PKfb_Clk(\Device_ID(1) ),
    .Sys_PKfb_ClkS(\Device_ID(1) ),
    .Sys_PKfb_Rst(),
    .Sys_PSel(\Device_ID(1) ),
    .Sys_Pclk(),
    .Sys_Pclk_Rst(),
    .TimeStamp(),
    .WB_CLK(\u_AL4S3B_FPGA_IP.WB_CLK ),
    .WB_CLKS(\Device_ID(1) ),
    .WB_RST(WB_RST),
    .WBs_ACK(\u_AL4S3B_FPGA_IP.WBs_ACK ),
    .WBs_ADR({ \WBs_ADR(16) , \WBs_ADR(15) , \WBs_ADR(14) , \WBs_ADR(13) , \WBs_ADR(12) , \WBs_ADR(11) , \WBs_ADR(10) , \WBs_ADR(9) , \WBs_ADR(8) , \WBs_ADR(7) , \WBs_ADR(6) , \WBs_ADR(5) , \WBs_ADR(4) , \WBs_ADR(3) , \WBs_ADR(2) , \WBs_ADR(1) , \WBs_ADR(0)  }),
    .WBs_BYTE_STB({ \WBs_BYTE_STB(3) , \WBs_BYTE_STB(2) , \WBs_BYTE_STB(1) , \WBs_BYTE_STB(0)  }),
    .WBs_CYC(\u_AL4S3B_FPGA_IP.WBs_CYC ),
    .WBs_RD(\u_AL4S3B_FPGA_IP.WBs_RD ),
    .WBs_RD_DAT({ \WBs_RD_DAT(31) , \WBs_RD_DAT(30) , \WBs_RD_DAT(29) , \WBs_RD_DAT(28) , \WBs_RD_DAT(27) , \WBs_RD_DAT(26) , \WBs_RD_DAT(25) , \WBs_RD_DAT(24) , \WBs_RD_DAT(23) , \WBs_RD_DAT(22) , \WBs_RD_DAT(21) , \WBs_RD_DAT(20) , \WBs_RD_DAT(19) , \WBs_RD_DAT(18) , \WBs_RD_DAT(17) , \WBs_RD_DAT(16) , \WBs_RD_DAT(15) , \WBs_RD_DAT(14) , \WBs_RD_DAT(13) , \WBs_RD_DAT(12) , \WBs_RD_DAT(11) , \WBs_RD_DAT(10) , \WBs_RD_DAT(9) , \WBs_RD_DAT(8) , \WBs_RD_DAT(7) , \WBs_RD_DAT(6) , \WBs_RD_DAT(5) , \WBs_RD_DAT(4) , \WBs_RD_DAT(3) , \WBs_RD_DAT(2) , \WBs_RD_DAT(1) , \WBs_RD_DAT(0)  }),
    .WBs_STB(\u_AL4S3B_FPGA_IP.WBs_STB ),
    .WBs_WE(\u_AL4S3B_FPGA_IP.WBs_WE ),
    .WBs_WR_DAT({ \WBs_WR_DAT(31) , \WBs_WR_DAT(30) , \WBs_WR_DAT(29) , \WBs_WR_DAT(28) , \WBs_WR_DAT(27) , \WBs_WR_DAT(26) , \WBs_WR_DAT(25) , \WBs_WR_DAT(24) , \WBs_WR_DAT(23) , \WBs_WR_DAT(22) , \WBs_WR_DAT(21) , \WBs_WR_DAT(20) , \WBs_WR_DAT(19) , \WBs_WR_DAT(18) , \WBs_WR_DAT(17) , \WBs_WR_DAT(16) , \WBs_WR_DAT(15) , \WBs_WR_DAT(14) , \WBs_WR_DAT(13) , \WBs_WR_DAT(12) , \WBs_WR_DAT(11) , \WBs_WR_DAT(10) , \WBs_WR_DAT(9) , \WBs_WR_DAT(8) , \WBs_WR_DAT(7) , \WBs_WR_DAT(6) , \WBs_WR_DAT(5) , \WBs_WR_DAT(4) , \WBs_WR_DAT(3) , \WBs_WR_DAT(2) , \WBs_WR_DAT(1) , \WBs_WR_DAT(0)  })
  );
endmodule
