
TKHTN_don_nhiem2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000070fc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  08007210  08007210  00017210  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007634  08007634  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08007634  08007634  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007634  08007634  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007634  08007634  00017634  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007638  08007638  00017638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800763c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  200001dc  08007818  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000036c  08007818  0002036c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e888  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000251d  00000000  00000000  0002ea8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc8  00000000  00000000  00030fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ce0  00000000  00000000  00031d78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018eb7  00000000  00000000  00032a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e2ee  00000000  00000000  0004b90f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c210  00000000  00000000  00059bfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e5e0d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049d8  00000000  00000000  000e5e60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	080071f4 	.word	0x080071f4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	080071f4 	.word	0x080071f4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <DS18B20_DelayInit>:
#include "DS18B20.h"
//************************** Low Level Layer ********************************************************//
#include "delay_timer.h"

static void DS18B20_DelayInit(DS18B20_Name* DS18B20)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	DELAY_TIM_Init(DS18B20->Timer);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4618      	mov	r0, r3
 8000f52:	f000 fa95 	bl	8001480 <DELAY_TIM_Init>
}
 8000f56:	bf00      	nop
 8000f58:	3708      	adds	r7, #8
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}

08000f5e <DS18B20_DelayUs>:
static void DS18B20_DelayUs(DS18B20_Name* DS18B20, uint16_t Time)
{
 8000f5e:	b580      	push	{r7, lr}
 8000f60:	b082      	sub	sp, #8
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	6078      	str	r0, [r7, #4]
 8000f66:	460b      	mov	r3, r1
 8000f68:	807b      	strh	r3, [r7, #2]
	DELAY_TIM_Us(DS18B20->Timer, Time);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	887a      	ldrh	r2, [r7, #2]
 8000f70:	4611      	mov	r1, r2
 8000f72:	4618      	mov	r0, r3
 8000f74:	f000 fa8f 	bl	8001496 <DELAY_TIM_Us>
}
 8000f78:	bf00      	nop
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <DS18B20_DelayMs>:
static void DS18B20_DelayMs(DS18B20_Name* DS18B20, uint16_t Time)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	460b      	mov	r3, r1
 8000f8a:	807b      	strh	r3, [r7, #2]
	DELAY_TIM_Ms(DS18B20->Timer, Time);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	887a      	ldrh	r2, [r7, #2]
 8000f92:	4611      	mov	r1, r2
 8000f94:	4618      	mov	r0, r3
 8000f96:	f000 fa95 	bl	80014c4 <DELAY_TIM_Ms>
}
 8000f9a:	bf00      	nop
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <DS18B20_SetPinOut>:

static void DS18B20_SetPinOut(DS18B20_Name* DS18B20)
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b086      	sub	sp, #24
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000faa:	f107 0308 	add.w	r3, r7, #8
 8000fae:	2200      	movs	r2, #0
 8000fb0:	601a      	str	r2, [r3, #0]
 8000fb2:	605a      	str	r2, [r3, #4]
 8000fb4:	609a      	str	r2, [r3, #8]
 8000fb6:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = DS18B20->Pin;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	889b      	ldrh	r3, [r3, #4]
 8000fbc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(DS18B20->PORT, &GPIO_InitStruct);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	689b      	ldr	r3, [r3, #8]
 8000fca:	f107 0208 	add.w	r2, r7, #8
 8000fce:	4611      	mov	r1, r2
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f001 f991 	bl	80022f8 <HAL_GPIO_Init>
}
 8000fd6:	bf00      	nop
 8000fd8:	3718      	adds	r7, #24
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <DS18B20_SetPinIn>:
static void DS18B20_SetPinIn(DS18B20_Name* DS18B20)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b086      	sub	sp, #24
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe6:	f107 0308 	add.w	r3, r7, #8
 8000fea:	2200      	movs	r2, #0
 8000fec:	601a      	str	r2, [r3, #0]
 8000fee:	605a      	str	r2, [r3, #4]
 8000ff0:	609a      	str	r2, [r3, #8]
 8000ff2:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = DS18B20->Pin;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	889b      	ldrh	r3, [r3, #4]
 8000ff8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ffe:	2301      	movs	r3, #1
 8001000:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(DS18B20->PORT, &GPIO_InitStruct);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	689b      	ldr	r3, [r3, #8]
 8001006:	f107 0208 	add.w	r2, r7, #8
 800100a:	4611      	mov	r1, r2
 800100c:	4618      	mov	r0, r3
 800100e:	f001 f973 	bl	80022f8 <HAL_GPIO_Init>
}
 8001012:	bf00      	nop
 8001014:	3718      	adds	r7, #24
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}

0800101a <DS18B20_WritePin>:
static void DS18B20_WritePin(DS18B20_Name* DS18B20, uint8_t Value)
{
 800101a:	b580      	push	{r7, lr}
 800101c:	b082      	sub	sp, #8
 800101e:	af00      	add	r7, sp, #0
 8001020:	6078      	str	r0, [r7, #4]
 8001022:	460b      	mov	r3, r1
 8001024:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(DS18B20->PORT, DS18B20->Pin, Value);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6898      	ldr	r0, [r3, #8]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	889b      	ldrh	r3, [r3, #4]
 800102e:	78fa      	ldrb	r2, [r7, #3]
 8001030:	4619      	mov	r1, r3
 8001032:	f001 fafc 	bl	800262e <HAL_GPIO_WritePin>
}
 8001036:	bf00      	nop
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}

0800103e <DS18B20_ReadPin>:
static uint8_t DS18B20_ReadPin(DS18B20_Name* DS18B20)
{
 800103e:	b580      	push	{r7, lr}
 8001040:	b082      	sub	sp, #8
 8001042:	af00      	add	r7, sp, #0
 8001044:	6078      	str	r0, [r7, #4]
	return  HAL_GPIO_ReadPin(DS18B20->PORT, DS18B20->Pin);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	689a      	ldr	r2, [r3, #8]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	889b      	ldrh	r3, [r3, #4]
 800104e:	4619      	mov	r1, r3
 8001050:	4610      	mov	r0, r2
 8001052:	f001 fad5 	bl	8002600 <HAL_GPIO_ReadPin>
 8001056:	4603      	mov	r3, r0
}
 8001058:	4618      	mov	r0, r3
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <DS18B20_Start>:
//********************************* Middle level Layer ****************************************************//
static uint8_t DS18B20_Start(DS18B20_Name* DS18B20)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
	uint8_t Response = 0;
 8001068:	2300      	movs	r3, #0
 800106a:	73fb      	strb	r3, [r7, #15]
	DS18B20_SetPinOut(DS18B20);
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f7ff ff98 	bl	8000fa2 <DS18B20_SetPinOut>
	DS18B20_WritePin(DS18B20, 0);
 8001072:	2100      	movs	r1, #0
 8001074:	6878      	ldr	r0, [r7, #4]
 8001076:	f7ff ffd0 	bl	800101a <DS18B20_WritePin>
	DS18B20_DelayUs(DS18B20, 480);
 800107a:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f7ff ff6d 	bl	8000f5e <DS18B20_DelayUs>
	DS18B20_SetPinIn(DS18B20);
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f7ff ffaa 	bl	8000fde <DS18B20_SetPinIn>
	DS18B20_DelayUs(DS18B20, 80);
 800108a:	2150      	movs	r1, #80	; 0x50
 800108c:	6878      	ldr	r0, [r7, #4]
 800108e:	f7ff ff66 	bl	8000f5e <DS18B20_DelayUs>
	if (!(DS18B20_ReadPin(DS18B20))) Response = 1;
 8001092:	6878      	ldr	r0, [r7, #4]
 8001094:	f7ff ffd3 	bl	800103e <DS18B20_ReadPin>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d102      	bne.n	80010a4 <DS18B20_Start+0x44>
 800109e:	2301      	movs	r3, #1
 80010a0:	73fb      	strb	r3, [r7, #15]
 80010a2:	e001      	b.n	80010a8 <DS18B20_Start+0x48>
	else Response = 0;
 80010a4:	2300      	movs	r3, #0
 80010a6:	73fb      	strb	r3, [r7, #15]
	DS18B20_DelayUs(DS18B20, 400); // 480 us delay totally.
 80010a8:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f7ff ff56 	bl	8000f5e <DS18B20_DelayUs>

	return Response;
 80010b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <DS18B20_Write>:
static void DS18B20_Write(DS18B20_Name* DS18B20, uint8_t Data)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	460b      	mov	r3, r1
 80010c6:	70fb      	strb	r3, [r7, #3]
	DS18B20_SetPinOut(DS18B20);
 80010c8:	6878      	ldr	r0, [r7, #4]
 80010ca:	f7ff ff6a 	bl	8000fa2 <DS18B20_SetPinOut>
	for(int i = 0; i<8; i++)
 80010ce:	2300      	movs	r3, #0
 80010d0:	60fb      	str	r3, [r7, #12]
 80010d2:	e02b      	b.n	800112c <DS18B20_Write+0x70>
	{
		if((Data&(1<<i))!=0)
 80010d4:	78fa      	ldrb	r2, [r7, #3]
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	fa42 f303 	asr.w	r3, r2, r3
 80010dc:	f003 0301 	and.w	r3, r3, #1
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d012      	beq.n	800110a <DS18B20_Write+0x4e>
		{
			DS18B20_SetPinOut(DS18B20);
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f7ff ff5c 	bl	8000fa2 <DS18B20_SetPinOut>
			DS18B20_WritePin(DS18B20, 0);
 80010ea:	2100      	movs	r1, #0
 80010ec:	6878      	ldr	r0, [r7, #4]
 80010ee:	f7ff ff94 	bl	800101a <DS18B20_WritePin>
			DS18B20_DelayUs(DS18B20, 1);
 80010f2:	2101      	movs	r1, #1
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f7ff ff32 	bl	8000f5e <DS18B20_DelayUs>
			DS18B20_SetPinIn(DS18B20);
 80010fa:	6878      	ldr	r0, [r7, #4]
 80010fc:	f7ff ff6f 	bl	8000fde <DS18B20_SetPinIn>
			DS18B20_DelayUs(DS18B20, 50);
 8001100:	2132      	movs	r1, #50	; 0x32
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f7ff ff2b 	bl	8000f5e <DS18B20_DelayUs>
 8001108:	e00d      	b.n	8001126 <DS18B20_Write+0x6a>
		}
		else
		{
			DS18B20_SetPinOut(DS18B20);
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	f7ff ff49 	bl	8000fa2 <DS18B20_SetPinOut>
			DS18B20_WritePin(DS18B20, 0);
 8001110:	2100      	movs	r1, #0
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f7ff ff81 	bl	800101a <DS18B20_WritePin>
			DS18B20_DelayUs(DS18B20, 50);
 8001118:	2132      	movs	r1, #50	; 0x32
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f7ff ff1f 	bl	8000f5e <DS18B20_DelayUs>
			DS18B20_SetPinIn(DS18B20);
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f7ff ff5c 	bl	8000fde <DS18B20_SetPinIn>
	for(int i = 0; i<8; i++)
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	3301      	adds	r3, #1
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	2b07      	cmp	r3, #7
 8001130:	ddd0      	ble.n	80010d4 <DS18B20_Write+0x18>
		}
	}
}
 8001132:	bf00      	nop
 8001134:	bf00      	nop
 8001136:	3710      	adds	r7, #16
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}

0800113c <DS18B20_Read>:
static uint8_t DS18B20_Read(DS18B20_Name* DS18B20)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
	uint8_t Value = 0;
 8001144:	2300      	movs	r3, #0
 8001146:	73fb      	strb	r3, [r7, #15]
	DS18B20_SetPinIn(DS18B20);
 8001148:	6878      	ldr	r0, [r7, #4]
 800114a:	f7ff ff48 	bl	8000fde <DS18B20_SetPinIn>
	for(int i = 0; i<8; i++)
 800114e:	2300      	movs	r3, #0
 8001150:	60bb      	str	r3, [r7, #8]
 8001152:	e024      	b.n	800119e <DS18B20_Read+0x62>
	{
		DS18B20_SetPinOut(DS18B20);
 8001154:	6878      	ldr	r0, [r7, #4]
 8001156:	f7ff ff24 	bl	8000fa2 <DS18B20_SetPinOut>
		DS18B20_WritePin(DS18B20, 0);
 800115a:	2100      	movs	r1, #0
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f7ff ff5c 	bl	800101a <DS18B20_WritePin>
		DS18B20_DelayUs(DS18B20, 1);
 8001162:	2101      	movs	r1, #1
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	f7ff fefa 	bl	8000f5e <DS18B20_DelayUs>
		DS18B20_SetPinIn(DS18B20);
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	f7ff ff37 	bl	8000fde <DS18B20_SetPinIn>
		if(DS18B20_ReadPin(DS18B20))
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f7ff ff64 	bl	800103e <DS18B20_ReadPin>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d009      	beq.n	8001190 <DS18B20_Read+0x54>
		{
			Value |= 1<<i;
 800117c:	2201      	movs	r2, #1
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	fa02 f303 	lsl.w	r3, r2, r3
 8001184:	b25a      	sxtb	r2, r3
 8001186:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800118a:	4313      	orrs	r3, r2
 800118c:	b25b      	sxtb	r3, r3
 800118e:	73fb      	strb	r3, [r7, #15]
		}
		DS18B20_DelayUs(DS18B20, 50);
 8001190:	2132      	movs	r1, #50	; 0x32
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff fee3 	bl	8000f5e <DS18B20_DelayUs>
	for(int i = 0; i<8; i++)
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	3301      	adds	r3, #1
 800119c:	60bb      	str	r3, [r7, #8]
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	2b07      	cmp	r3, #7
 80011a2:	ddd7      	ble.n	8001154 <DS18B20_Read+0x18>
	}
	return Value;
 80011a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}

080011ae <DS18B20_Init>:

//************************** High Level Layer ********************************************************//
void DS18B20_Init(DS18B20_Name* DS18B20, TIM_HandleTypeDef* Timer, GPIO_TypeDef* DS_PORT, uint16_t DS_Pin)
{
 80011ae:	b580      	push	{r7, lr}
 80011b0:	b084      	sub	sp, #16
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	60f8      	str	r0, [r7, #12]
 80011b6:	60b9      	str	r1, [r7, #8]
 80011b8:	607a      	str	r2, [r7, #4]
 80011ba:	807b      	strh	r3, [r7, #2]
	DS18B20->PORT = DS_PORT;
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	609a      	str	r2, [r3, #8]
	DS18B20->Pin = DS_Pin;
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	887a      	ldrh	r2, [r7, #2]
 80011c6:	809a      	strh	r2, [r3, #4]
	DS18B20->Timer = Timer;
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	68ba      	ldr	r2, [r7, #8]
 80011cc:	601a      	str	r2, [r3, #0]
	DS18B20_DelayInit(DS18B20);
 80011ce:	68f8      	ldr	r0, [r7, #12]
 80011d0:	f7ff feb8 	bl	8000f44 <DS18B20_DelayInit>
}
 80011d4:	bf00      	nop
 80011d6:	3710      	adds	r7, #16
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}

080011dc <DS18B20_ReadTemp>:

float DS18B20_ReadTemp(DS18B20_Name* DS18B20)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
	uint8_t Temp1, Temp2;
	float Temp;
	DS18B20_Start(DS18B20);
 80011e4:	6878      	ldr	r0, [r7, #4]
 80011e6:	f7ff ff3b 	bl	8001060 <DS18B20_Start>
	DS18B20_DelayMs(DS18B20, 1);
 80011ea:	2101      	movs	r1, #1
 80011ec:	6878      	ldr	r0, [r7, #4]
 80011ee:	f7ff fec7 	bl	8000f80 <DS18B20_DelayMs>
	DS18B20_Write(DS18B20, DS18B20_SKIPROM);
 80011f2:	21cc      	movs	r1, #204	; 0xcc
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f7ff ff61 	bl	80010bc <DS18B20_Write>
	DS18B20_Write(DS18B20, DS18B20_CONVERT);
 80011fa:	2144      	movs	r1, #68	; 0x44
 80011fc:	6878      	ldr	r0, [r7, #4]
 80011fe:	f7ff ff5d 	bl	80010bc <DS18B20_Write>
	DS18B20_DelayMs(DS18B20, 200);
 8001202:	21c8      	movs	r1, #200	; 0xc8
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f7ff febb 	bl	8000f80 <DS18B20_DelayMs>
	DS18B20_Start(DS18B20);
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f7ff ff28 	bl	8001060 <DS18B20_Start>
	DS18B20_DelayMs(DS18B20, 1);
 8001210:	2101      	movs	r1, #1
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff feb4 	bl	8000f80 <DS18B20_DelayMs>
	DS18B20_Write(DS18B20, DS18B20_SKIPROM);
 8001218:	21cc      	movs	r1, #204	; 0xcc
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f7ff ff4e 	bl	80010bc <DS18B20_Write>
	DS18B20_Write(DS18B20, DS18B20_READSCRAT);
 8001220:	21be      	movs	r1, #190	; 0xbe
 8001222:	6878      	ldr	r0, [r7, #4]
 8001224:	f7ff ff4a 	bl	80010bc <DS18B20_Write>
	Temp1 = DS18B20_Read(DS18B20);
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	f7ff ff87 	bl	800113c <DS18B20_Read>
 800122e:	4603      	mov	r3, r0
 8001230:	73fb      	strb	r3, [r7, #15]
	Temp2 = DS18B20_Read(DS18B20);
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f7ff ff82 	bl	800113c <DS18B20_Read>
 8001238:	4603      	mov	r3, r0
 800123a:	73bb      	strb	r3, [r7, #14]
	Temp = (Temp2<<8)|Temp1;
 800123c:	7bbb      	ldrb	r3, [r7, #14]
 800123e:	021a      	lsls	r2, r3, #8
 8001240:	7bfb      	ldrb	r3, [r7, #15]
 8001242:	4313      	orrs	r3, r2
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff fcd9 	bl	8000bfc <__aeabi_i2f>
 800124a:	4603      	mov	r3, r0
 800124c:	60bb      	str	r3, [r7, #8]
	DS18B20->Temp = (float)(Temp/16);
 800124e:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 8001252:	68b8      	ldr	r0, [r7, #8]
 8001254:	f7ff fdda 	bl	8000e0c <__aeabi_fdiv>
 8001258:	4603      	mov	r3, r0
 800125a:	461a      	mov	r2, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	60da      	str	r2, [r3, #12]
	return DS18B20->Temp;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	68db      	ldr	r3, [r3, #12]
}
 8001264:	4618      	mov	r0, r3
 8001266:	3710      	adds	r7, #16
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <Motor_Init_PWM>:
  * 		frequency: frequency of PWM
  * @retval None
  */

void Motor_Init_PWM(Motor_Name* Motor, TIM_HandleTypeDef* Timer, uint32_t Channel, 	uint32_t frequency, uint8_t duty)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	60f8      	str	r0, [r7, #12]
 8001274:	60b9      	str	r1, [r7, #8]
 8001276:	607a      	str	r2, [r7, #4]
 8001278:	603b      	str	r3, [r7, #0]
	Motor->Timer_PWM = Timer;
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	68ba      	ldr	r2, [r7, #8]
 800127e:	601a      	str	r2, [r3, #0]
	Motor->Channel_PWM = Channel;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	687a      	ldr	r2, [r7, #4]
 8001284:	605a      	str	r2, [r3, #4]
	//Start Timer
	HAL_TIM_PWM_Start(Timer, Channel);
 8001286:	6879      	ldr	r1, [r7, #4]
 8001288:	68b8      	ldr	r0, [r7, #8]
 800128a:	f001 ff05 	bl	8003098 <HAL_TIM_PWM_Start>
	Motor_Set_Duty(Motor, duty);
 800128e:	7e3b      	ldrb	r3, [r7, #24]
 8001290:	4619      	mov	r1, r3
 8001292:	68f8      	ldr	r0, [r7, #12]
 8001294:	f000 f81c 	bl	80012d0 <Motor_Set_Duty>
	Motor_Set_Frequency(Motor, frequency);
 8001298:	6839      	ldr	r1, [r7, #0]
 800129a:	68f8      	ldr	r0, [r7, #12]
 800129c:	f000 f862 	bl	8001364 <Motor_Set_Frequency>
}
 80012a0:	bf00      	nop
 80012a2:	3710      	adds	r7, #16
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <Motor_Init_Encoder>:
  * @param	Timer,channel for Encoder
  *
  * @retval None
  */
void Motor_Init_Encoder(Motor_Name* Motor, TIM_HandleTypeDef* Timer, uint32_t Channel)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	60f8      	str	r0, [r7, #12]
 80012b0:	60b9      	str	r1, [r7, #8]
 80012b2:	607a      	str	r2, [r7, #4]
	Motor->Timer_Encoder = Timer;
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	68ba      	ldr	r2, [r7, #8]
 80012b8:	609a      	str	r2, [r3, #8]
	Motor->Channel_Encoder = Channel;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	60da      	str	r2, [r3, #12]
	HAL_TIM_Encoder_Start(Timer, Channel);
 80012c0:	6879      	ldr	r1, [r7, #4]
 80012c2:	68b8      	ldr	r0, [r7, #8]
 80012c4:	f002 f82c 	bl	8003320 <HAL_TIM_Encoder_Start>
}
 80012c8:	bf00      	nop
 80012ca:	3710      	adds	r7, #16
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <Motor_Set_Duty>:
  * @brief Set duty cycle for PWM
  * @param Duty(%) 0 -> 100. % High voltage
  * @retval None
  */
void Motor_Set_Duty(Motor_Name* Motor,uint8_t duty)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	460b      	mov	r3, r1
 80012da:	70fb      	strb	r3, [r7, #3]
	if(duty > DUTY_MAX)
 80012dc:	78fb      	ldrb	r3, [r7, #3]
 80012de:	2b64      	cmp	r3, #100	; 0x64
 80012e0:	d901      	bls.n	80012e6 <Motor_Set_Duty+0x16>
		duty = DUTY_MAX;
 80012e2:	2364      	movs	r3, #100	; 0x64
 80012e4:	70fb      	strb	r3, [r7, #3]
	if(duty <= DUTY_MIN)
 80012e6:	78fb      	ldrb	r3, [r7, #3]
 80012e8:	2b0a      	cmp	r3, #10
 80012ea:	d801      	bhi.n	80012f0 <Motor_Set_Duty+0x20>
		duty = 0;
 80012ec:	2300      	movs	r3, #0
 80012ee:	70fb      	strb	r3, [r7, #3]

	Motor->duty = duty;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	78fa      	ldrb	r2, [r7, #3]
 80012f4:	751a      	strb	r2, [r3, #20]
	uint16_t compare = (Motor->Timer_PWM->Init.Period + 1) * duty / 100;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	3301      	adds	r3, #1
 80012fe:	78fa      	ldrb	r2, [r7, #3]
 8001300:	fb02 f303 	mul.w	r3, r2, r3
 8001304:	4a16      	ldr	r2, [pc, #88]	; (8001360 <Motor_Set_Duty+0x90>)
 8001306:	fba2 2303 	umull	r2, r3, r2, r3
 800130a:	095b      	lsrs	r3, r3, #5
 800130c:	81fb      	strh	r3, [r7, #14]
	__HAL_TIM_SET_COMPARE(Motor->Timer_PWM, Motor->Channel_PWM, compare);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d105      	bne.n	8001322 <Motor_Set_Duty+0x52>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	89fa      	ldrh	r2, [r7, #14]
 800131e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001320:	e018      	b.n	8001354 <Motor_Set_Duty+0x84>
	__HAL_TIM_SET_COMPARE(Motor->Timer_PWM, Motor->Channel_PWM, compare);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	2b04      	cmp	r3, #4
 8001328:	d105      	bne.n	8001336 <Motor_Set_Duty+0x66>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	89fb      	ldrh	r3, [r7, #14]
 8001332:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001334:	e00e      	b.n	8001354 <Motor_Set_Duty+0x84>
	__HAL_TIM_SET_COMPARE(Motor->Timer_PWM, Motor->Channel_PWM, compare);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	2b08      	cmp	r3, #8
 800133c:	d105      	bne.n	800134a <Motor_Set_Duty+0x7a>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	89fb      	ldrh	r3, [r7, #14]
 8001346:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8001348:	e004      	b.n	8001354 <Motor_Set_Duty+0x84>
	__HAL_TIM_SET_COMPARE(Motor->Timer_PWM, Motor->Channel_PWM, compare);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	681a      	ldr	r2, [r3, #0]
 8001350:	89fb      	ldrh	r3, [r7, #14]
 8001352:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001354:	bf00      	nop
 8001356:	3714      	adds	r7, #20
 8001358:	46bd      	mov	sp, r7
 800135a:	bc80      	pop	{r7}
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	51eb851f 	.word	0x51eb851f

08001364 <Motor_Set_Frequency>:
  * @brief Set frequency for PWM
  * @param frequency(Hz); should  2 < f < 10000
  * @retval None
  */
void Motor_Set_Frequency(Motor_Name* Motor, uint32_t frequency)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	6039      	str	r1, [r7, #0]
	// frequency = f_timer / [(Period + 1) * (Psc + 1)]
	// -> Psc = f_timer / ((period + 1)*frequency) - 1;
	Motor->frequency = frequency;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	683a      	ldr	r2, [r7, #0]
 8001372:	611a      	str	r2, [r3, #16]
	uint32_t period = Motor->Timer_PWM->Init.Period;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	68db      	ldr	r3, [r3, #12]
 800137a:	60fb      	str	r3, [r7, #12]
	uint32_t f_timer = HAL_RCC_GetHCLKFreq();
 800137c:	f001 fd52 	bl	8002e24 <HAL_RCC_GetHCLKFreq>
 8001380:	60b8      	str	r0, [r7, #8]
	TIM2->PSC = f_timer / ((period + 1) * frequency) - 1;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	3301      	adds	r3, #1
 8001386:	683a      	ldr	r2, [r7, #0]
 8001388:	fb02 f303 	mul.w	r3, r2, r3
 800138c:	68ba      	ldr	r2, [r7, #8]
 800138e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001392:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001396:	3b01      	subs	r3, #1
 8001398:	6293      	str	r3, [r2, #40]	; 0x28
}
 800139a:	bf00      	nop
 800139c:	3710      	adds	r7, #16
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
	...

080013a4 <Motor_Get_Speed>:
  * @brief read speed
  * @param
  * @retval None
  */
uint16_t Motor_Get_Speed(Motor_Name* Motor)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
	Motor->speed = speed;
 80013ac:	4b05      	ldr	r3, [pc, #20]	; (80013c4 <Motor_Get_Speed+0x20>)
 80013ae:	881a      	ldrh	r2, [r3, #0]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	82da      	strh	r2, [r3, #22]
	return speed;
 80013b4:	4b03      	ldr	r3, [pc, #12]	; (80013c4 <Motor_Get_Speed+0x20>)
 80013b6:	881b      	ldrh	r3, [r3, #0]
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	370c      	adds	r7, #12
 80013bc:	46bd      	mov	sp, r7
 80013be:	bc80      	pop	{r7}
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	20000200 	.word	0x20000200

080013c8 <HAL_SYSTICK_Callback>:
  * @brief update speed for motor through encoder
  * @param
  * @retval None
  */
void HAL_SYSTICK_Callback(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
	if(idx == SAMPLING_TIME)	//update speed after every sampling time
 80013cc:	4b12      	ldr	r3, [pc, #72]	; (8001418 <HAL_SYSTICK_Callback+0x50>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2b64      	cmp	r3, #100	; 0x64
 80013d2:	d119      	bne.n	8001408 <HAL_SYSTICK_Callback+0x40>
	{
		pre_counter = __HAL_TIM_GET_COUNTER(Motor.Timer_Encoder);
 80013d4:	4b11      	ldr	r3, [pc, #68]	; (800141c <HAL_SYSTICK_Callback+0x54>)
 80013d6:	689b      	ldr	r3, [r3, #8]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013dc:	b29a      	uxth	r2, r3
 80013de:	4b10      	ldr	r3, [pc, #64]	; (8001420 <HAL_SYSTICK_Callback+0x58>)
 80013e0:	801a      	strh	r2, [r3, #0]
		speed = caculate_speed(pre_counter, old_counter);
 80013e2:	4b0f      	ldr	r3, [pc, #60]	; (8001420 <HAL_SYSTICK_Callback+0x58>)
 80013e4:	881b      	ldrh	r3, [r3, #0]
 80013e6:	4a0f      	ldr	r2, [pc, #60]	; (8001424 <HAL_SYSTICK_Callback+0x5c>)
 80013e8:	8812      	ldrh	r2, [r2, #0]
 80013ea:	4611      	mov	r1, r2
 80013ec:	4618      	mov	r0, r3
 80013ee:	f000 f81d 	bl	800142c <caculate_speed>
 80013f2:	4603      	mov	r3, r0
 80013f4:	461a      	mov	r2, r3
 80013f6:	4b0c      	ldr	r3, [pc, #48]	; (8001428 <HAL_SYSTICK_Callback+0x60>)
 80013f8:	801a      	strh	r2, [r3, #0]
		old_counter = pre_counter;
 80013fa:	4b09      	ldr	r3, [pc, #36]	; (8001420 <HAL_SYSTICK_Callback+0x58>)
 80013fc:	881a      	ldrh	r2, [r3, #0]
 80013fe:	4b09      	ldr	r3, [pc, #36]	; (8001424 <HAL_SYSTICK_Callback+0x5c>)
 8001400:	801a      	strh	r2, [r3, #0]
		idx = 0;
 8001402:	4b05      	ldr	r3, [pc, #20]	; (8001418 <HAL_SYSTICK_Callback+0x50>)
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
	}
	idx++;
 8001408:	4b03      	ldr	r3, [pc, #12]	; (8001418 <HAL_SYSTICK_Callback+0x50>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	3301      	adds	r3, #1
 800140e:	4a02      	ldr	r2, [pc, #8]	; (8001418 <HAL_SYSTICK_Callback+0x50>)
 8001410:	6013      	str	r3, [r2, #0]
}
 8001412:	bf00      	nop
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	200001f8 	.word	0x200001f8
 800141c:	20000340 	.word	0x20000340
 8001420:	200001fc 	.word	0x200001fc
 8001424:	200001fe 	.word	0x200001fe
 8001428:	20000200 	.word	0x20000200

0800142c <caculate_speed>:

static uint16_t caculate_speed(uint16_t pre_counter, uint16_t old_counter)
		{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	4603      	mov	r3, r0
 8001434:	460a      	mov	r2, r1
 8001436:	80fb      	strh	r3, [r7, #6]
 8001438:	4613      	mov	r3, r2
 800143a:	80bb      	strh	r3, [r7, #4]
			if(pre_counter < old_counter)
 800143c:	88fa      	ldrh	r2, [r7, #6]
 800143e:	88bb      	ldrh	r3, [r7, #4]
 8001440:	429a      	cmp	r2, r3
 8001442:	d206      	bcs.n	8001452 <caculate_speed+0x26>
				pre_counter += Motor.Timer_Encoder->Init.Period;
 8001444:	4b0c      	ldr	r3, [pc, #48]	; (8001478 <caculate_speed+0x4c>)
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	68db      	ldr	r3, [r3, #12]
 800144a:	b29a      	uxth	r2, r3
 800144c:	88fb      	ldrh	r3, [r7, #6]
 800144e:	4413      	add	r3, r2
 8001450:	80fb      	strh	r3, [r7, #6]
			return (pre_counter - old_counter) * (1000 / SAMPLING_TIME) * 60 / 334; 	//number of pulses in one  minutes / 334 = rpm
 8001452:	88fa      	ldrh	r2, [r7, #6]
 8001454:	88bb      	ldrh	r3, [r7, #4]
 8001456:	1ad3      	subs	r3, r2, r3
 8001458:	f44f 7216 	mov.w	r2, #600	; 0x258
 800145c:	fb02 f303 	mul.w	r3, r2, r3
 8001460:	4a06      	ldr	r2, [pc, #24]	; (800147c <caculate_speed+0x50>)
 8001462:	fb82 1203 	smull	r1, r2, r2, r3
 8001466:	11d2      	asrs	r2, r2, #7
 8001468:	17db      	asrs	r3, r3, #31
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	b29b      	uxth	r3, r3
		}
 800146e:	4618      	mov	r0, r3
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	bc80      	pop	{r7}
 8001476:	4770      	bx	lr
 8001478:	20000340 	.word	0x20000340
 800147c:	621b97c3 	.word	0x621b97c3

08001480 <DELAY_TIM_Init>:
 *      Author: acer
 */
#include "delay_timer.h"

void	DELAY_TIM_Init(TIM_HandleTypeDef *htim)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start(htim);
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f001 fd6b 	bl	8002f64 <HAL_TIM_Base_Start>
}
 800148e:	bf00      	nop
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}

08001496 <DELAY_TIM_Us>:

void 	DELAY_TIM_Us(TIM_HandleTypeDef *htim, uint16_t us)
{
 8001496:	b480      	push	{r7}
 8001498:	b083      	sub	sp, #12
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
 800149e:	460b      	mov	r3, r1
 80014a0:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_COUNTER(htim,0);  // set the counter value a 0
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2200      	movs	r2, #0
 80014a8:	625a      	str	r2, [r3, #36]	; 0x24
    while (__HAL_TIM_GET_COUNTER(htim) < us);  // wait for the counter to reach the us input in the parameter
 80014aa:	bf00      	nop
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014b2:	887b      	ldrh	r3, [r7, #2]
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d3f9      	bcc.n	80014ac <DELAY_TIM_Us+0x16>
//        while (__HAL_TIM_GET_COUNTER(htim) < period);  // wait for the counter to reach the us input in the parameter
//        while (__HAL_TIM_GET_COUNTER(htim) < last_cnt - period);  // wait for the counter to reach the us input in the parameter
//    }
//

}
 80014b8:	bf00      	nop
 80014ba:	bf00      	nop
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	bc80      	pop	{r7}
 80014c2:	4770      	bx	lr

080014c4 <DELAY_TIM_Ms>:

void	DELAY_TIM_Ms(TIM_HandleTypeDef *htim, uint16_t ms)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
 80014cc:	460b      	mov	r3, r1
 80014ce:	807b      	strh	r3, [r7, #2]
	while(ms--)
 80014d0:	e004      	b.n	80014dc <DELAY_TIM_Ms+0x18>
	{
		DELAY_TIM_Us(htim, 1000);
 80014d2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80014d6:	6878      	ldr	r0, [r7, #4]
 80014d8:	f7ff ffdd 	bl	8001496 <DELAY_TIM_Us>
	while(ms--)
 80014dc:	887b      	ldrh	r3, [r7, #2]
 80014de:	1e5a      	subs	r2, r3, #1
 80014e0:	807a      	strh	r2, [r7, #2]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d1f5      	bne.n	80014d2 <DELAY_TIM_Ms+0xe>
	}
}
 80014e6:	bf00      	nop
 80014e8:	bf00      	nop
 80014ea:	3708      	adds	r7, #8
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014f6:	f000 fcb5 	bl	8001e64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014fa:	f000 f84d 	bl	8001598 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014fe:	f000 f9bb 	bl	8001878 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001502:	f000 f989 	bl	8001818 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001506:	f000 f88d 	bl	8001624 <MX_TIM2_Init>
  MX_TIM3_Init();
 800150a:	f000 f8e3 	bl	80016d4 <MX_TIM3_Init>
  MX_TIM4_Init();
 800150e:	f000 f935 	bl	800177c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  DS18B20_Init(&DS, &htim4, DS18b20_GPIO_Port , DS18b20_Pin);
 8001512:	2302      	movs	r3, #2
 8001514:	4a17      	ldr	r2, [pc, #92]	; (8001574 <main+0x84>)
 8001516:	4918      	ldr	r1, [pc, #96]	; (8001578 <main+0x88>)
 8001518:	4818      	ldr	r0, [pc, #96]	; (800157c <main+0x8c>)
 800151a:	f7ff fe48 	bl	80011ae <DS18B20_Init>
  Motor_Init_PWM(&Motor, &htim2, TIM_CHANNEL_4, 2000, 100);
 800151e:	2364      	movs	r3, #100	; 0x64
 8001520:	9300      	str	r3, [sp, #0]
 8001522:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001526:	220c      	movs	r2, #12
 8001528:	4915      	ldr	r1, [pc, #84]	; (8001580 <main+0x90>)
 800152a:	4816      	ldr	r0, [pc, #88]	; (8001584 <main+0x94>)
 800152c:	f7ff fe9e 	bl	800126c <Motor_Init_PWM>
  Motor_Init_Encoder(&Motor, &htim3, TIM_CHANNEL_1);
 8001530:	2200      	movs	r2, #0
 8001532:	4915      	ldr	r1, [pc, #84]	; (8001588 <main+0x98>)
 8001534:	4813      	ldr	r0, [pc, #76]	; (8001584 <main+0x94>)
 8001536:	f7ff feb7 	bl	80012a8 <Motor_Init_Encoder>

  while (1)
  {

	  temp = DS18B20_ReadTemp(&DS);
 800153a:	4810      	ldr	r0, [pc, #64]	; (800157c <main+0x8c>)
 800153c:	f7ff fe4e 	bl	80011dc <DS18B20_ReadTemp>
 8001540:	4603      	mov	r3, r0
 8001542:	4a12      	ldr	r2, [pc, #72]	; (800158c <main+0x9c>)
 8001544:	6013      	str	r3, [r2, #0]
	  printf("temp = %f\n", temp);
 8001546:	4b11      	ldr	r3, [pc, #68]	; (800158c <main+0x9c>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4618      	mov	r0, r3
 800154c:	f7fe ff6c 	bl	8000428 <__aeabi_f2d>
 8001550:	4602      	mov	r2, r0
 8001552:	460b      	mov	r3, r1
 8001554:	480e      	ldr	r0, [pc, #56]	; (8001590 <main+0xa0>)
 8001556:	f003 fdbf 	bl	80050d8 <iprintf>
	  printf("speed = %d\n", Motor_Get_Speed(&Motor));
 800155a:	480a      	ldr	r0, [pc, #40]	; (8001584 <main+0x94>)
 800155c:	f7ff ff22 	bl	80013a4 <Motor_Get_Speed>
 8001560:	4603      	mov	r3, r0
 8001562:	4619      	mov	r1, r3
 8001564:	480b      	ldr	r0, [pc, #44]	; (8001594 <main+0xa4>)
 8001566:	f003 fdb7 	bl	80050d8 <iprintf>

	  HAL_Delay(2000);
 800156a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800156e:	f000 fcdb 	bl	8001f28 <HAL_Delay>
	  temp = DS18B20_ReadTemp(&DS);
 8001572:	e7e2      	b.n	800153a <main+0x4a>
 8001574:	40010c00 	.word	0x40010c00
 8001578:	20000210 	.word	0x20000210
 800157c:	200002e8 	.word	0x200002e8
 8001580:	200002f8 	.word	0x200002f8
 8001584:	20000340 	.word	0x20000340
 8001588:	2000025c 	.word	0x2000025c
 800158c:	20000258 	.word	0x20000258
 8001590:	08007210 	.word	0x08007210
 8001594:	0800721c 	.word	0x0800721c

08001598 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b090      	sub	sp, #64	; 0x40
 800159c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800159e:	f107 0318 	add.w	r3, r7, #24
 80015a2:	2228      	movs	r2, #40	; 0x28
 80015a4:	2100      	movs	r1, #0
 80015a6:	4618      	mov	r0, r3
 80015a8:	f003 f92e 	bl	8004808 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015ac:	1d3b      	adds	r3, r7, #4
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]
 80015b2:	605a      	str	r2, [r3, #4]
 80015b4:	609a      	str	r2, [r3, #8]
 80015b6:	60da      	str	r2, [r3, #12]
 80015b8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015ba:	2301      	movs	r3, #1
 80015bc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015c2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80015c4:	2300      	movs	r3, #0
 80015c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015c8:	2301      	movs	r3, #1
 80015ca:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015cc:	2302      	movs	r3, #2
 80015ce:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015d4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80015d6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80015da:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015dc:	f107 0318 	add.w	r3, r7, #24
 80015e0:	4618      	mov	r0, r3
 80015e2:	f001 f855 	bl	8002690 <HAL_RCC_OscConfig>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80015ec:	f000 f9e6 	bl	80019bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015f0:	230f      	movs	r3, #15
 80015f2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015f4:	2302      	movs	r3, #2
 80015f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015f8:	2300      	movs	r3, #0
 80015fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001600:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001602:	2300      	movs	r3, #0
 8001604:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001606:	1d3b      	adds	r3, r7, #4
 8001608:	2102      	movs	r1, #2
 800160a:	4618      	mov	r0, r3
 800160c:	f001 fac0 	bl	8002b90 <HAL_RCC_ClockConfig>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001616:	f000 f9d1 	bl	80019bc <Error_Handler>
  }
}
 800161a:	bf00      	nop
 800161c:	3740      	adds	r7, #64	; 0x40
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
	...

08001624 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b08a      	sub	sp, #40	; 0x28
 8001628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800162a:	f107 0320 	add.w	r3, r7, #32
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001634:	1d3b      	adds	r3, r7, #4
 8001636:	2200      	movs	r2, #0
 8001638:	601a      	str	r2, [r3, #0]
 800163a:	605a      	str	r2, [r3, #4]
 800163c:	609a      	str	r2, [r3, #8]
 800163e:	60da      	str	r2, [r3, #12]
 8001640:	611a      	str	r2, [r3, #16]
 8001642:	615a      	str	r2, [r3, #20]
 8001644:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001646:	4b22      	ldr	r3, [pc, #136]	; (80016d0 <MX_TIM2_Init+0xac>)
 8001648:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800164c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9-1;
 800164e:	4b20      	ldr	r3, [pc, #128]	; (80016d0 <MX_TIM2_Init+0xac>)
 8001650:	2208      	movs	r2, #8
 8001652:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001654:	4b1e      	ldr	r3, [pc, #120]	; (80016d0 <MX_TIM2_Init+0xac>)
 8001656:	2200      	movs	r2, #0
 8001658:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 800165a:	4b1d      	ldr	r3, [pc, #116]	; (80016d0 <MX_TIM2_Init+0xac>)
 800165c:	2263      	movs	r2, #99	; 0x63
 800165e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001660:	4b1b      	ldr	r3, [pc, #108]	; (80016d0 <MX_TIM2_Init+0xac>)
 8001662:	2200      	movs	r2, #0
 8001664:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001666:	4b1a      	ldr	r3, [pc, #104]	; (80016d0 <MX_TIM2_Init+0xac>)
 8001668:	2200      	movs	r2, #0
 800166a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800166c:	4818      	ldr	r0, [pc, #96]	; (80016d0 <MX_TIM2_Init+0xac>)
 800166e:	f001 fcc3 	bl	8002ff8 <HAL_TIM_PWM_Init>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001678:	f000 f9a0 	bl	80019bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800167c:	2300      	movs	r3, #0
 800167e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001680:	2300      	movs	r3, #0
 8001682:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001684:	f107 0320 	add.w	r3, r7, #32
 8001688:	4619      	mov	r1, r3
 800168a:	4811      	ldr	r0, [pc, #68]	; (80016d0 <MX_TIM2_Init+0xac>)
 800168c:	f002 fafc 	bl	8003c88 <HAL_TIMEx_MasterConfigSynchronization>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001696:	f000 f991 	bl	80019bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800169a:	2360      	movs	r3, #96	; 0x60
 800169c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800169e:	2300      	movs	r3, #0
 80016a0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016a2:	2300      	movs	r3, #0
 80016a4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016a6:	2300      	movs	r3, #0
 80016a8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80016aa:	1d3b      	adds	r3, r7, #4
 80016ac:	220c      	movs	r2, #12
 80016ae:	4619      	mov	r1, r3
 80016b0:	4807      	ldr	r0, [pc, #28]	; (80016d0 <MX_TIM2_Init+0xac>)
 80016b2:	f001 fec3 	bl	800343c <HAL_TIM_PWM_ConfigChannel>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80016bc:	f000 f97e 	bl	80019bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80016c0:	4803      	ldr	r0, [pc, #12]	; (80016d0 <MX_TIM2_Init+0xac>)
 80016c2:	f000 fa2b 	bl	8001b1c <HAL_TIM_MspPostInit>

}
 80016c6:	bf00      	nop
 80016c8:	3728      	adds	r7, #40	; 0x28
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	200002f8 	.word	0x200002f8

080016d4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b08c      	sub	sp, #48	; 0x30
 80016d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80016da:	f107 030c 	add.w	r3, r7, #12
 80016de:	2224      	movs	r2, #36	; 0x24
 80016e0:	2100      	movs	r1, #0
 80016e2:	4618      	mov	r0, r3
 80016e4:	f003 f890 	bl	8004808 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016e8:	1d3b      	adds	r3, r7, #4
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016f0:	4b20      	ldr	r3, [pc, #128]	; (8001774 <MX_TIM3_Init+0xa0>)
 80016f2:	4a21      	ldr	r2, [pc, #132]	; (8001778 <MX_TIM3_Init+0xa4>)
 80016f4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80016f6:	4b1f      	ldr	r3, [pc, #124]	; (8001774 <MX_TIM3_Init+0xa0>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016fc:	4b1d      	ldr	r3, [pc, #116]	; (8001774 <MX_TIM3_Init+0xa0>)
 80016fe:	2200      	movs	r2, #0
 8001700:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001702:	4b1c      	ldr	r3, [pc, #112]	; (8001774 <MX_TIM3_Init+0xa0>)
 8001704:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001708:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800170a:	4b1a      	ldr	r3, [pc, #104]	; (8001774 <MX_TIM3_Init+0xa0>)
 800170c:	2200      	movs	r2, #0
 800170e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001710:	4b18      	ldr	r3, [pc, #96]	; (8001774 <MX_TIM3_Init+0xa0>)
 8001712:	2200      	movs	r2, #0
 8001714:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001716:	2301      	movs	r3, #1
 8001718:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800171a:	2302      	movs	r3, #2
 800171c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800171e:	2301      	movs	r3, #1
 8001720:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001722:	2300      	movs	r3, #0
 8001724:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001726:	2300      	movs	r3, #0
 8001728:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 800172a:	2302      	movs	r3, #2
 800172c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800172e:	2301      	movs	r3, #1
 8001730:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001732:	2300      	movs	r3, #0
 8001734:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001736:	2300      	movs	r3, #0
 8001738:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800173a:	f107 030c 	add.w	r3, r7, #12
 800173e:	4619      	mov	r1, r3
 8001740:	480c      	ldr	r0, [pc, #48]	; (8001774 <MX_TIM3_Init+0xa0>)
 8001742:	f001 fd4b 	bl	80031dc <HAL_TIM_Encoder_Init>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800174c:	f000 f936 	bl	80019bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001750:	2300      	movs	r3, #0
 8001752:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001754:	2300      	movs	r3, #0
 8001756:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001758:	1d3b      	adds	r3, r7, #4
 800175a:	4619      	mov	r1, r3
 800175c:	4805      	ldr	r0, [pc, #20]	; (8001774 <MX_TIM3_Init+0xa0>)
 800175e:	f002 fa93 	bl	8003c88 <HAL_TIMEx_MasterConfigSynchronization>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001768:	f000 f928 	bl	80019bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800176c:	bf00      	nop
 800176e:	3730      	adds	r7, #48	; 0x30
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	2000025c 	.word	0x2000025c
 8001778:	40000400 	.word	0x40000400

0800177c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b086      	sub	sp, #24
 8001780:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001782:	f107 0308 	add.w	r3, r7, #8
 8001786:	2200      	movs	r2, #0
 8001788:	601a      	str	r2, [r3, #0]
 800178a:	605a      	str	r2, [r3, #4]
 800178c:	609a      	str	r2, [r3, #8]
 800178e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001790:	463b      	mov	r3, r7
 8001792:	2200      	movs	r2, #0
 8001794:	601a      	str	r2, [r3, #0]
 8001796:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001798:	4b1d      	ldr	r3, [pc, #116]	; (8001810 <MX_TIM4_Init+0x94>)
 800179a:	4a1e      	ldr	r2, [pc, #120]	; (8001814 <MX_TIM4_Init+0x98>)
 800179c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 800179e:	4b1c      	ldr	r3, [pc, #112]	; (8001810 <MX_TIM4_Init+0x94>)
 80017a0:	2247      	movs	r2, #71	; 0x47
 80017a2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017a4:	4b1a      	ldr	r3, [pc, #104]	; (8001810 <MX_TIM4_Init+0x94>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80017aa:	4b19      	ldr	r3, [pc, #100]	; (8001810 <MX_TIM4_Init+0x94>)
 80017ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017b0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017b2:	4b17      	ldr	r3, [pc, #92]	; (8001810 <MX_TIM4_Init+0x94>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017b8:	4b15      	ldr	r3, [pc, #84]	; (8001810 <MX_TIM4_Init+0x94>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80017be:	4814      	ldr	r0, [pc, #80]	; (8001810 <MX_TIM4_Init+0x94>)
 80017c0:	f001 fb80 	bl	8002ec4 <HAL_TIM_Base_Init>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80017ca:	f000 f8f7 	bl	80019bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017d2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80017d4:	f107 0308 	add.w	r3, r7, #8
 80017d8:	4619      	mov	r1, r3
 80017da:	480d      	ldr	r0, [pc, #52]	; (8001810 <MX_TIM4_Init+0x94>)
 80017dc:	f001 feec 	bl	80035b8 <HAL_TIM_ConfigClockSource>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80017e6:	f000 f8e9 	bl	80019bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017ea:	2300      	movs	r3, #0
 80017ec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ee:	2300      	movs	r3, #0
 80017f0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80017f2:	463b      	mov	r3, r7
 80017f4:	4619      	mov	r1, r3
 80017f6:	4806      	ldr	r0, [pc, #24]	; (8001810 <MX_TIM4_Init+0x94>)
 80017f8:	f002 fa46 	bl	8003c88 <HAL_TIMEx_MasterConfigSynchronization>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001802:	f000 f8db 	bl	80019bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001806:	bf00      	nop
 8001808:	3718      	adds	r7, #24
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	20000210 	.word	0x20000210
 8001814:	40000800 	.word	0x40000800

08001818 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800181c:	4b13      	ldr	r3, [pc, #76]	; (800186c <MX_USART1_UART_Init+0x54>)
 800181e:	4a14      	ldr	r2, [pc, #80]	; (8001870 <MX_USART1_UART_Init+0x58>)
 8001820:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001822:	4b12      	ldr	r3, [pc, #72]	; (800186c <MX_USART1_UART_Init+0x54>)
 8001824:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001828:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800182a:	4b10      	ldr	r3, [pc, #64]	; (800186c <MX_USART1_UART_Init+0x54>)
 800182c:	2200      	movs	r2, #0
 800182e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001830:	4b0e      	ldr	r3, [pc, #56]	; (800186c <MX_USART1_UART_Init+0x54>)
 8001832:	2200      	movs	r2, #0
 8001834:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001836:	4b0d      	ldr	r3, [pc, #52]	; (800186c <MX_USART1_UART_Init+0x54>)
 8001838:	2200      	movs	r2, #0
 800183a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800183c:	4b0b      	ldr	r3, [pc, #44]	; (800186c <MX_USART1_UART_Init+0x54>)
 800183e:	220c      	movs	r2, #12
 8001840:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001842:	4b0a      	ldr	r3, [pc, #40]	; (800186c <MX_USART1_UART_Init+0x54>)
 8001844:	2200      	movs	r2, #0
 8001846:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001848:	4b08      	ldr	r3, [pc, #32]	; (800186c <MX_USART1_UART_Init+0x54>)
 800184a:	2200      	movs	r2, #0
 800184c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800184e:	4807      	ldr	r0, [pc, #28]	; (800186c <MX_USART1_UART_Init+0x54>)
 8001850:	f002 fa78 	bl	8003d44 <HAL_UART_Init>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800185a:	f000 f8af 	bl	80019bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  HAL_UART_Receive_IT(&huart1, (uint8_t *)&rxBuff, 1);
 800185e:	2201      	movs	r2, #1
 8001860:	4904      	ldr	r1, [pc, #16]	; (8001874 <MX_USART1_UART_Init+0x5c>)
 8001862:	4802      	ldr	r0, [pc, #8]	; (800186c <MX_USART1_UART_Init+0x54>)
 8001864:	f002 fb4d 	bl	8003f02 <HAL_UART_Receive_IT>
  /* USER CODE END USART1_Init 2 */

}
 8001868:	bf00      	nop
 800186a:	bd80      	pop	{r7, pc}
 800186c:	200002a4 	.word	0x200002a4
 8001870:	40013800 	.word	0x40013800
 8001874:	20000202 	.word	0x20000202

08001878 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b088      	sub	sp, #32
 800187c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800187e:	f107 0310 	add.w	r3, r7, #16
 8001882:	2200      	movs	r2, #0
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	605a      	str	r2, [r3, #4]
 8001888:	609a      	str	r2, [r3, #8]
 800188a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800188c:	4b2d      	ldr	r3, [pc, #180]	; (8001944 <MX_GPIO_Init+0xcc>)
 800188e:	699b      	ldr	r3, [r3, #24]
 8001890:	4a2c      	ldr	r2, [pc, #176]	; (8001944 <MX_GPIO_Init+0xcc>)
 8001892:	f043 0310 	orr.w	r3, r3, #16
 8001896:	6193      	str	r3, [r2, #24]
 8001898:	4b2a      	ldr	r3, [pc, #168]	; (8001944 <MX_GPIO_Init+0xcc>)
 800189a:	699b      	ldr	r3, [r3, #24]
 800189c:	f003 0310 	and.w	r3, r3, #16
 80018a0:	60fb      	str	r3, [r7, #12]
 80018a2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018a4:	4b27      	ldr	r3, [pc, #156]	; (8001944 <MX_GPIO_Init+0xcc>)
 80018a6:	699b      	ldr	r3, [r3, #24]
 80018a8:	4a26      	ldr	r2, [pc, #152]	; (8001944 <MX_GPIO_Init+0xcc>)
 80018aa:	f043 0320 	orr.w	r3, r3, #32
 80018ae:	6193      	str	r3, [r2, #24]
 80018b0:	4b24      	ldr	r3, [pc, #144]	; (8001944 <MX_GPIO_Init+0xcc>)
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	f003 0320 	and.w	r3, r3, #32
 80018b8:	60bb      	str	r3, [r7, #8]
 80018ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018bc:	4b21      	ldr	r3, [pc, #132]	; (8001944 <MX_GPIO_Init+0xcc>)
 80018be:	699b      	ldr	r3, [r3, #24]
 80018c0:	4a20      	ldr	r2, [pc, #128]	; (8001944 <MX_GPIO_Init+0xcc>)
 80018c2:	f043 0304 	orr.w	r3, r3, #4
 80018c6:	6193      	str	r3, [r2, #24]
 80018c8:	4b1e      	ldr	r3, [pc, #120]	; (8001944 <MX_GPIO_Init+0xcc>)
 80018ca:	699b      	ldr	r3, [r3, #24]
 80018cc:	f003 0304 	and.w	r3, r3, #4
 80018d0:	607b      	str	r3, [r7, #4]
 80018d2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018d4:	4b1b      	ldr	r3, [pc, #108]	; (8001944 <MX_GPIO_Init+0xcc>)
 80018d6:	699b      	ldr	r3, [r3, #24]
 80018d8:	4a1a      	ldr	r2, [pc, #104]	; (8001944 <MX_GPIO_Init+0xcc>)
 80018da:	f043 0308 	orr.w	r3, r3, #8
 80018de:	6193      	str	r3, [r2, #24]
 80018e0:	4b18      	ldr	r3, [pc, #96]	; (8001944 <MX_GPIO_Init+0xcc>)
 80018e2:	699b      	ldr	r3, [r3, #24]
 80018e4:	f003 0308 	and.w	r3, r3, #8
 80018e8:	603b      	str	r3, [r7, #0]
 80018ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80018ec:	2200      	movs	r2, #0
 80018ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018f2:	4815      	ldr	r0, [pc, #84]	; (8001948 <MX_GPIO_Init+0xd0>)
 80018f4:	f000 fe9b 	bl	800262e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DS18b20_GPIO_Port, DS18b20_Pin, GPIO_PIN_RESET);
 80018f8:	2200      	movs	r2, #0
 80018fa:	2102      	movs	r1, #2
 80018fc:	4813      	ldr	r0, [pc, #76]	; (800194c <MX_GPIO_Init+0xd4>)
 80018fe:	f000 fe96 	bl	800262e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001902:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001906:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001908:	2301      	movs	r3, #1
 800190a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190c:	2300      	movs	r3, #0
 800190e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001910:	2302      	movs	r3, #2
 8001912:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001914:	f107 0310 	add.w	r3, r7, #16
 8001918:	4619      	mov	r1, r3
 800191a:	480b      	ldr	r0, [pc, #44]	; (8001948 <MX_GPIO_Init+0xd0>)
 800191c:	f000 fcec 	bl	80022f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DS18b20_Pin */
  GPIO_InitStruct.Pin = DS18b20_Pin;
 8001920:	2302      	movs	r3, #2
 8001922:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001924:	2301      	movs	r3, #1
 8001926:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001928:	2300      	movs	r3, #0
 800192a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192c:	2302      	movs	r3, #2
 800192e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DS18b20_GPIO_Port, &GPIO_InitStruct);
 8001930:	f107 0310 	add.w	r3, r7, #16
 8001934:	4619      	mov	r1, r3
 8001936:	4805      	ldr	r0, [pc, #20]	; (800194c <MX_GPIO_Init+0xd4>)
 8001938:	f000 fcde 	bl	80022f8 <HAL_GPIO_Init>

}
 800193c:	bf00      	nop
 800193e:	3720      	adds	r7, #32
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40021000 	.word	0x40021000
 8001948:	40011000 	.word	0x40011000
 800194c:	40010c00 	.word	0x40010c00

08001950 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1) {
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a0a      	ldr	r2, [pc, #40]	; (8001988 <HAL_UART_RxCpltCallback+0x38>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d10d      	bne.n	800197e <HAL_UART_RxCpltCallback+0x2e>
		if(rxBuff == 't') {
 8001962:	4b0a      	ldr	r3, [pc, #40]	; (800198c <HAL_UART_RxCpltCallback+0x3c>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	2b74      	cmp	r3, #116	; 0x74
 8001968:	d104      	bne.n	8001974 <HAL_UART_RxCpltCallback+0x24>
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800196a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800196e:	4808      	ldr	r0, [pc, #32]	; (8001990 <HAL_UART_RxCpltCallback+0x40>)
 8001970:	f000 fe75 	bl	800265e <HAL_GPIO_TogglePin>
			// giai phong Semaphore;
		}

		HAL_UART_Receive_IT(&huart1, &rxBuff, 1);
 8001974:	2201      	movs	r2, #1
 8001976:	4905      	ldr	r1, [pc, #20]	; (800198c <HAL_UART_RxCpltCallback+0x3c>)
 8001978:	4806      	ldr	r0, [pc, #24]	; (8001994 <HAL_UART_RxCpltCallback+0x44>)
 800197a:	f002 fac2 	bl	8003f02 <HAL_UART_Receive_IT>
	}
}
 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40013800 	.word	0x40013800
 800198c:	20000202 	.word	0x20000202
 8001990:	40011000 	.word	0x40011000
 8001994:	200002a4 	.word	0x200002a4

08001998 <__io_putchar>:


int __io_putchar(int ch) {
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]

	HAL_UART_Transmit(&huart1,(uint8_t *)&ch, 1, 500);
 80019a0:	1d39      	adds	r1, r7, #4
 80019a2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80019a6:	2201      	movs	r2, #1
 80019a8:	4803      	ldr	r0, [pc, #12]	; (80019b8 <__io_putchar+0x20>)
 80019aa:	f002 fa18 	bl	8003dde <HAL_UART_Transmit>

	return ch;
 80019ae:	687b      	ldr	r3, [r7, #4]
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	200002a4 	.word	0x200002a4

080019bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019c0:	b672      	cpsid	i
}
 80019c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019c4:	e7fe      	b.n	80019c4 <Error_Handler+0x8>
	...

080019c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b085      	sub	sp, #20
 80019cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80019ce:	4b15      	ldr	r3, [pc, #84]	; (8001a24 <HAL_MspInit+0x5c>)
 80019d0:	699b      	ldr	r3, [r3, #24]
 80019d2:	4a14      	ldr	r2, [pc, #80]	; (8001a24 <HAL_MspInit+0x5c>)
 80019d4:	f043 0301 	orr.w	r3, r3, #1
 80019d8:	6193      	str	r3, [r2, #24]
 80019da:	4b12      	ldr	r3, [pc, #72]	; (8001a24 <HAL_MspInit+0x5c>)
 80019dc:	699b      	ldr	r3, [r3, #24]
 80019de:	f003 0301 	and.w	r3, r3, #1
 80019e2:	60bb      	str	r3, [r7, #8]
 80019e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019e6:	4b0f      	ldr	r3, [pc, #60]	; (8001a24 <HAL_MspInit+0x5c>)
 80019e8:	69db      	ldr	r3, [r3, #28]
 80019ea:	4a0e      	ldr	r2, [pc, #56]	; (8001a24 <HAL_MspInit+0x5c>)
 80019ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019f0:	61d3      	str	r3, [r2, #28]
 80019f2:	4b0c      	ldr	r3, [pc, #48]	; (8001a24 <HAL_MspInit+0x5c>)
 80019f4:	69db      	ldr	r3, [r3, #28]
 80019f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019fa:	607b      	str	r3, [r7, #4]
 80019fc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80019fe:	4b0a      	ldr	r3, [pc, #40]	; (8001a28 <HAL_MspInit+0x60>)
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	60fb      	str	r3, [r7, #12]
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a0a:	60fb      	str	r3, [r7, #12]
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	4a04      	ldr	r2, [pc, #16]	; (8001a28 <HAL_MspInit+0x60>)
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	3714      	adds	r7, #20
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bc80      	pop	{r7}
 8001a22:	4770      	bx	lr
 8001a24:	40021000 	.word	0x40021000
 8001a28:	40010000 	.word	0x40010000

08001a2c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b085      	sub	sp, #20
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a3c:	d10b      	bne.n	8001a56 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a3e:	4b08      	ldr	r3, [pc, #32]	; (8001a60 <HAL_TIM_PWM_MspInit+0x34>)
 8001a40:	69db      	ldr	r3, [r3, #28]
 8001a42:	4a07      	ldr	r2, [pc, #28]	; (8001a60 <HAL_TIM_PWM_MspInit+0x34>)
 8001a44:	f043 0301 	orr.w	r3, r3, #1
 8001a48:	61d3      	str	r3, [r2, #28]
 8001a4a:	4b05      	ldr	r3, [pc, #20]	; (8001a60 <HAL_TIM_PWM_MspInit+0x34>)
 8001a4c:	69db      	ldr	r3, [r3, #28]
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	60fb      	str	r3, [r7, #12]
 8001a54:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001a56:	bf00      	nop
 8001a58:	3714      	adds	r7, #20
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bc80      	pop	{r7}
 8001a5e:	4770      	bx	lr
 8001a60:	40021000 	.word	0x40021000

08001a64 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b088      	sub	sp, #32
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a6c:	f107 0310 	add.w	r3, r7, #16
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
 8001a74:	605a      	str	r2, [r3, #4]
 8001a76:	609a      	str	r2, [r3, #8]
 8001a78:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a15      	ldr	r2, [pc, #84]	; (8001ad4 <HAL_TIM_Encoder_MspInit+0x70>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d123      	bne.n	8001acc <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a84:	4b14      	ldr	r3, [pc, #80]	; (8001ad8 <HAL_TIM_Encoder_MspInit+0x74>)
 8001a86:	69db      	ldr	r3, [r3, #28]
 8001a88:	4a13      	ldr	r2, [pc, #76]	; (8001ad8 <HAL_TIM_Encoder_MspInit+0x74>)
 8001a8a:	f043 0302 	orr.w	r3, r3, #2
 8001a8e:	61d3      	str	r3, [r2, #28]
 8001a90:	4b11      	ldr	r3, [pc, #68]	; (8001ad8 <HAL_TIM_Encoder_MspInit+0x74>)
 8001a92:	69db      	ldr	r3, [r3, #28]
 8001a94:	f003 0302 	and.w	r3, r3, #2
 8001a98:	60fb      	str	r3, [r7, #12]
 8001a9a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a9c:	4b0e      	ldr	r3, [pc, #56]	; (8001ad8 <HAL_TIM_Encoder_MspInit+0x74>)
 8001a9e:	699b      	ldr	r3, [r3, #24]
 8001aa0:	4a0d      	ldr	r2, [pc, #52]	; (8001ad8 <HAL_TIM_Encoder_MspInit+0x74>)
 8001aa2:	f043 0304 	orr.w	r3, r3, #4
 8001aa6:	6193      	str	r3, [r2, #24]
 8001aa8:	4b0b      	ldr	r3, [pc, #44]	; (8001ad8 <HAL_TIM_Encoder_MspInit+0x74>)
 8001aaa:	699b      	ldr	r3, [r3, #24]
 8001aac:	f003 0304 	and.w	r3, r3, #4
 8001ab0:	60bb      	str	r3, [r7, #8]
 8001ab2:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = TI1_Encoder_Pin|TI2_Encoder_Pin;
 8001ab4:	23c0      	movs	r3, #192	; 0xc0
 8001ab6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abc:	2300      	movs	r3, #0
 8001abe:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac0:	f107 0310 	add.w	r3, r7, #16
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	4805      	ldr	r0, [pc, #20]	; (8001adc <HAL_TIM_Encoder_MspInit+0x78>)
 8001ac8:	f000 fc16 	bl	80022f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001acc:	bf00      	nop
 8001ace:	3720      	adds	r7, #32
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	40000400 	.word	0x40000400
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	40010800 	.word	0x40010800

08001ae0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b085      	sub	sp, #20
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a09      	ldr	r2, [pc, #36]	; (8001b14 <HAL_TIM_Base_MspInit+0x34>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d10b      	bne.n	8001b0a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001af2:	4b09      	ldr	r3, [pc, #36]	; (8001b18 <HAL_TIM_Base_MspInit+0x38>)
 8001af4:	69db      	ldr	r3, [r3, #28]
 8001af6:	4a08      	ldr	r2, [pc, #32]	; (8001b18 <HAL_TIM_Base_MspInit+0x38>)
 8001af8:	f043 0304 	orr.w	r3, r3, #4
 8001afc:	61d3      	str	r3, [r2, #28]
 8001afe:	4b06      	ldr	r3, [pc, #24]	; (8001b18 <HAL_TIM_Base_MspInit+0x38>)
 8001b00:	69db      	ldr	r3, [r3, #28]
 8001b02:	f003 0304 	and.w	r3, r3, #4
 8001b06:	60fb      	str	r3, [r7, #12]
 8001b08:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001b0a:	bf00      	nop
 8001b0c:	3714      	adds	r7, #20
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bc80      	pop	{r7}
 8001b12:	4770      	bx	lr
 8001b14:	40000800 	.word	0x40000800
 8001b18:	40021000 	.word	0x40021000

08001b1c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b088      	sub	sp, #32
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b24:	f107 0310 	add.w	r3, r7, #16
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	605a      	str	r2, [r3, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b3a:	d117      	bne.n	8001b6c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3c:	4b0d      	ldr	r3, [pc, #52]	; (8001b74 <HAL_TIM_MspPostInit+0x58>)
 8001b3e:	699b      	ldr	r3, [r3, #24]
 8001b40:	4a0c      	ldr	r2, [pc, #48]	; (8001b74 <HAL_TIM_MspPostInit+0x58>)
 8001b42:	f043 0304 	orr.w	r3, r3, #4
 8001b46:	6193      	str	r3, [r2, #24]
 8001b48:	4b0a      	ldr	r3, [pc, #40]	; (8001b74 <HAL_TIM_MspPostInit+0x58>)
 8001b4a:	699b      	ldr	r3, [r3, #24]
 8001b4c:	f003 0304 	and.w	r3, r3, #4
 8001b50:	60fb      	str	r3, [r7, #12]
 8001b52:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = PWM_Pin;
 8001b54:	2308      	movs	r3, #8
 8001b56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b58:	2302      	movs	r3, #2
 8001b5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 8001b60:	f107 0310 	add.w	r3, r7, #16
 8001b64:	4619      	mov	r1, r3
 8001b66:	4804      	ldr	r0, [pc, #16]	; (8001b78 <HAL_TIM_MspPostInit+0x5c>)
 8001b68:	f000 fbc6 	bl	80022f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001b6c:	bf00      	nop
 8001b6e:	3720      	adds	r7, #32
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	40021000 	.word	0x40021000
 8001b78:	40010800 	.word	0x40010800

08001b7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b088      	sub	sp, #32
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b84:	f107 0310 	add.w	r3, r7, #16
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	605a      	str	r2, [r3, #4]
 8001b8e:	609a      	str	r2, [r3, #8]
 8001b90:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a20      	ldr	r2, [pc, #128]	; (8001c18 <HAL_UART_MspInit+0x9c>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d139      	bne.n	8001c10 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b9c:	4b1f      	ldr	r3, [pc, #124]	; (8001c1c <HAL_UART_MspInit+0xa0>)
 8001b9e:	699b      	ldr	r3, [r3, #24]
 8001ba0:	4a1e      	ldr	r2, [pc, #120]	; (8001c1c <HAL_UART_MspInit+0xa0>)
 8001ba2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ba6:	6193      	str	r3, [r2, #24]
 8001ba8:	4b1c      	ldr	r3, [pc, #112]	; (8001c1c <HAL_UART_MspInit+0xa0>)
 8001baa:	699b      	ldr	r3, [r3, #24]
 8001bac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bb0:	60fb      	str	r3, [r7, #12]
 8001bb2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bb4:	4b19      	ldr	r3, [pc, #100]	; (8001c1c <HAL_UART_MspInit+0xa0>)
 8001bb6:	699b      	ldr	r3, [r3, #24]
 8001bb8:	4a18      	ldr	r2, [pc, #96]	; (8001c1c <HAL_UART_MspInit+0xa0>)
 8001bba:	f043 0304 	orr.w	r3, r3, #4
 8001bbe:	6193      	str	r3, [r2, #24]
 8001bc0:	4b16      	ldr	r3, [pc, #88]	; (8001c1c <HAL_UART_MspInit+0xa0>)
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	f003 0304 	and.w	r3, r3, #4
 8001bc8:	60bb      	str	r3, [r7, #8]
 8001bca:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001bcc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bd0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bda:	f107 0310 	add.w	r3, r7, #16
 8001bde:	4619      	mov	r1, r3
 8001be0:	480f      	ldr	r0, [pc, #60]	; (8001c20 <HAL_UART_MspInit+0xa4>)
 8001be2:	f000 fb89 	bl	80022f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001be6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bec:	2300      	movs	r3, #0
 8001bee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf4:	f107 0310 	add.w	r3, r7, #16
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4809      	ldr	r0, [pc, #36]	; (8001c20 <HAL_UART_MspInit+0xa4>)
 8001bfc:	f000 fb7c 	bl	80022f8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001c00:	2200      	movs	r2, #0
 8001c02:	2100      	movs	r1, #0
 8001c04:	2025      	movs	r0, #37	; 0x25
 8001c06:	f000 fa8a 	bl	800211e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c0a:	2025      	movs	r0, #37	; 0x25
 8001c0c:	f000 faa3 	bl	8002156 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001c10:	bf00      	nop
 8001c12:	3720      	adds	r7, #32
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	40013800 	.word	0x40013800
 8001c1c:	40021000 	.word	0x40021000
 8001c20:	40010800 	.word	0x40010800

08001c24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c28:	e7fe      	b.n	8001c28 <NMI_Handler+0x4>

08001c2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c2e:	e7fe      	b.n	8001c2e <HardFault_Handler+0x4>

08001c30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c34:	e7fe      	b.n	8001c34 <MemManage_Handler+0x4>

08001c36 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c36:	b480      	push	{r7}
 8001c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c3a:	e7fe      	b.n	8001c3a <BusFault_Handler+0x4>

08001c3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c40:	e7fe      	b.n	8001c40 <UsageFault_Handler+0x4>

08001c42 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c42:	b480      	push	{r7}
 8001c44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c46:	bf00      	nop
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bc80      	pop	{r7}
 8001c4c:	4770      	bx	lr

08001c4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c4e:	b480      	push	{r7}
 8001c50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c52:	bf00      	nop
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bc80      	pop	{r7}
 8001c58:	4770      	bx	lr

08001c5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bc80      	pop	{r7}
 8001c64:	4770      	bx	lr

08001c66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c66:	b580      	push	{r7, lr}
 8001c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c6a:	f000 f941 	bl	8001ef0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8001c6e:	f000 fa8c 	bl	800218a <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001c72:	bf00      	nop
 8001c74:	bd80      	pop	{r7, pc}
	...

08001c78 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c7c:	4802      	ldr	r0, [pc, #8]	; (8001c88 <USART1_IRQHandler+0x10>)
 8001c7e:	f002 f971 	bl	8003f64 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	200002a4 	.word	0x200002a4

08001c8c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
	return 1;
 8001c90:	2301      	movs	r3, #1
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bc80      	pop	{r7}
 8001c98:	4770      	bx	lr

08001c9a <_kill>:

int _kill(int pid, int sig)
{
 8001c9a:	b580      	push	{r7, lr}
 8001c9c:	b082      	sub	sp, #8
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
 8001ca2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001ca4:	f002 fd86 	bl	80047b4 <__errno>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2216      	movs	r2, #22
 8001cac:	601a      	str	r2, [r3, #0]
	return -1;
 8001cae:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <_exit>:

void _exit (int status)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b082      	sub	sp, #8
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001cc2:	f04f 31ff 	mov.w	r1, #4294967295
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f7ff ffe7 	bl	8001c9a <_kill>
	while (1) {}		/* Make sure we hang here */
 8001ccc:	e7fe      	b.n	8001ccc <_exit+0x12>

08001cce <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cce:	b580      	push	{r7, lr}
 8001cd0:	b086      	sub	sp, #24
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	60f8      	str	r0, [r7, #12]
 8001cd6:	60b9      	str	r1, [r7, #8]
 8001cd8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cda:	2300      	movs	r3, #0
 8001cdc:	617b      	str	r3, [r7, #20]
 8001cde:	e00a      	b.n	8001cf6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001ce0:	f3af 8000 	nop.w
 8001ce4:	4601      	mov	r1, r0
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	1c5a      	adds	r2, r3, #1
 8001cea:	60ba      	str	r2, [r7, #8]
 8001cec:	b2ca      	uxtb	r2, r1
 8001cee:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	617b      	str	r3, [r7, #20]
 8001cf6:	697a      	ldr	r2, [r7, #20]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	dbf0      	blt.n	8001ce0 <_read+0x12>
	}

return len;
 8001cfe:	687b      	ldr	r3, [r7, #4]
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	3718      	adds	r7, #24
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b086      	sub	sp, #24
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	60f8      	str	r0, [r7, #12]
 8001d10:	60b9      	str	r1, [r7, #8]
 8001d12:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d14:	2300      	movs	r3, #0
 8001d16:	617b      	str	r3, [r7, #20]
 8001d18:	e009      	b.n	8001d2e <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	1c5a      	adds	r2, r3, #1
 8001d1e:	60ba      	str	r2, [r7, #8]
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff fe38 	bl	8001998 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	617b      	str	r3, [r7, #20]
 8001d2e:	697a      	ldr	r2, [r7, #20]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	dbf1      	blt.n	8001d1a <_write+0x12>
	}
	return len;
 8001d36:	687b      	ldr	r3, [r7, #4]
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3718      	adds	r7, #24
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <_close>:

int _close(int file)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
	return -1;
 8001d48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bc80      	pop	{r7}
 8001d54:	4770      	bx	lr

08001d56 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d56:	b480      	push	{r7}
 8001d58:	b083      	sub	sp, #12
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
 8001d5e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d66:	605a      	str	r2, [r3, #4]
	return 0;
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	370c      	adds	r7, #12
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bc80      	pop	{r7}
 8001d72:	4770      	bx	lr

08001d74 <_isatty>:

int _isatty(int file)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
	return 1;
 8001d7c:	2301      	movs	r3, #1
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	370c      	adds	r7, #12
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bc80      	pop	{r7}
 8001d86:	4770      	bx	lr

08001d88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b085      	sub	sp, #20
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	60b9      	str	r1, [r7, #8]
 8001d92:	607a      	str	r2, [r7, #4]
	return 0;
 8001d94:	2300      	movs	r3, #0
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3714      	adds	r7, #20
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bc80      	pop	{r7}
 8001d9e:	4770      	bx	lr

08001da0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b086      	sub	sp, #24
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001da8:	4a14      	ldr	r2, [pc, #80]	; (8001dfc <_sbrk+0x5c>)
 8001daa:	4b15      	ldr	r3, [pc, #84]	; (8001e00 <_sbrk+0x60>)
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001db4:	4b13      	ldr	r3, [pc, #76]	; (8001e04 <_sbrk+0x64>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d102      	bne.n	8001dc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dbc:	4b11      	ldr	r3, [pc, #68]	; (8001e04 <_sbrk+0x64>)
 8001dbe:	4a12      	ldr	r2, [pc, #72]	; (8001e08 <_sbrk+0x68>)
 8001dc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dc2:	4b10      	ldr	r3, [pc, #64]	; (8001e04 <_sbrk+0x64>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4413      	add	r3, r2
 8001dca:	693a      	ldr	r2, [r7, #16]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d207      	bcs.n	8001de0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dd0:	f002 fcf0 	bl	80047b4 <__errno>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	220c      	movs	r2, #12
 8001dd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dda:	f04f 33ff 	mov.w	r3, #4294967295
 8001dde:	e009      	b.n	8001df4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001de0:	4b08      	ldr	r3, [pc, #32]	; (8001e04 <_sbrk+0x64>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001de6:	4b07      	ldr	r3, [pc, #28]	; (8001e04 <_sbrk+0x64>)
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4413      	add	r3, r2
 8001dee:	4a05      	ldr	r2, [pc, #20]	; (8001e04 <_sbrk+0x64>)
 8001df0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001df2:	68fb      	ldr	r3, [r7, #12]
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3718      	adds	r7, #24
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	20005000 	.word	0x20005000
 8001e00:	00000400 	.word	0x00000400
 8001e04:	20000204 	.word	0x20000204
 8001e08:	20000370 	.word	0x20000370

08001e0c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e10:	bf00      	nop
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bc80      	pop	{r7}
 8001e16:	4770      	bx	lr

08001e18 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e18:	480c      	ldr	r0, [pc, #48]	; (8001e4c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e1a:	490d      	ldr	r1, [pc, #52]	; (8001e50 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e1c:	4a0d      	ldr	r2, [pc, #52]	; (8001e54 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e20:	e002      	b.n	8001e28 <LoopCopyDataInit>

08001e22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e26:	3304      	adds	r3, #4

08001e28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e2c:	d3f9      	bcc.n	8001e22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e2e:	4a0a      	ldr	r2, [pc, #40]	; (8001e58 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e30:	4c0a      	ldr	r4, [pc, #40]	; (8001e5c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e34:	e001      	b.n	8001e3a <LoopFillZerobss>

08001e36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e38:	3204      	adds	r2, #4

08001e3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e3c:	d3fb      	bcc.n	8001e36 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e3e:	f7ff ffe5 	bl	8001e0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e42:	f002 fcbd 	bl	80047c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e46:	f7ff fb53 	bl	80014f0 <main>
  bx lr
 8001e4a:	4770      	bx	lr
  ldr r0, =_sdata
 8001e4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e50:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001e54:	0800763c 	.word	0x0800763c
  ldr r2, =_sbss
 8001e58:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001e5c:	2000036c 	.word	0x2000036c

08001e60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e60:	e7fe      	b.n	8001e60 <ADC1_2_IRQHandler>
	...

08001e64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e68:	4b08      	ldr	r3, [pc, #32]	; (8001e8c <HAL_Init+0x28>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a07      	ldr	r2, [pc, #28]	; (8001e8c <HAL_Init+0x28>)
 8001e6e:	f043 0310 	orr.w	r3, r3, #16
 8001e72:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e74:	2003      	movs	r0, #3
 8001e76:	f000 f947 	bl	8002108 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e7a:	200f      	movs	r0, #15
 8001e7c:	f000 f808 	bl	8001e90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e80:	f7ff fda2 	bl	80019c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e84:	2300      	movs	r3, #0
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	40022000 	.word	0x40022000

08001e90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e98:	4b12      	ldr	r3, [pc, #72]	; (8001ee4 <HAL_InitTick+0x54>)
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	4b12      	ldr	r3, [pc, #72]	; (8001ee8 <HAL_InitTick+0x58>)
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ea6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f000 f95f 	bl	8002172 <HAL_SYSTICK_Config>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e00e      	b.n	8001edc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2b0f      	cmp	r3, #15
 8001ec2:	d80a      	bhi.n	8001eda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	6879      	ldr	r1, [r7, #4]
 8001ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8001ecc:	f000 f927 	bl	800211e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ed0:	4a06      	ldr	r2, [pc, #24]	; (8001eec <HAL_InitTick+0x5c>)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	e000      	b.n	8001edc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3708      	adds	r7, #8
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	20000000 	.word	0x20000000
 8001ee8:	20000008 	.word	0x20000008
 8001eec:	20000004 	.word	0x20000004

08001ef0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ef4:	4b05      	ldr	r3, [pc, #20]	; (8001f0c <HAL_IncTick+0x1c>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	461a      	mov	r2, r3
 8001efa:	4b05      	ldr	r3, [pc, #20]	; (8001f10 <HAL_IncTick+0x20>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4413      	add	r3, r2
 8001f00:	4a03      	ldr	r2, [pc, #12]	; (8001f10 <HAL_IncTick+0x20>)
 8001f02:	6013      	str	r3, [r2, #0]
}
 8001f04:	bf00      	nop
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr
 8001f0c:	20000008 	.word	0x20000008
 8001f10:	20000358 	.word	0x20000358

08001f14 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  return uwTick;
 8001f18:	4b02      	ldr	r3, [pc, #8]	; (8001f24 <HAL_GetTick+0x10>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bc80      	pop	{r7}
 8001f22:	4770      	bx	lr
 8001f24:	20000358 	.word	0x20000358

08001f28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f30:	f7ff fff0 	bl	8001f14 <HAL_GetTick>
 8001f34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f40:	d005      	beq.n	8001f4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f42:	4b0a      	ldr	r3, [pc, #40]	; (8001f6c <HAL_Delay+0x44>)
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	461a      	mov	r2, r3
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	4413      	add	r3, r2
 8001f4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f4e:	bf00      	nop
 8001f50:	f7ff ffe0 	bl	8001f14 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	68fa      	ldr	r2, [r7, #12]
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d8f7      	bhi.n	8001f50 <HAL_Delay+0x28>
  {
  }
}
 8001f60:	bf00      	nop
 8001f62:	bf00      	nop
 8001f64:	3710      	adds	r7, #16
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	20000008 	.word	0x20000008

08001f70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b085      	sub	sp, #20
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	f003 0307 	and.w	r3, r3, #7
 8001f7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f80:	4b0c      	ldr	r3, [pc, #48]	; (8001fb4 <__NVIC_SetPriorityGrouping+0x44>)
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f86:	68ba      	ldr	r2, [r7, #8]
 8001f88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fa2:	4a04      	ldr	r2, [pc, #16]	; (8001fb4 <__NVIC_SetPriorityGrouping+0x44>)
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	60d3      	str	r3, [r2, #12]
}
 8001fa8:	bf00      	nop
 8001faa:	3714      	adds	r7, #20
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bc80      	pop	{r7}
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	e000ed00 	.word	0xe000ed00

08001fb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fbc:	4b04      	ldr	r3, [pc, #16]	; (8001fd0 <__NVIC_GetPriorityGrouping+0x18>)
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	0a1b      	lsrs	r3, r3, #8
 8001fc2:	f003 0307 	and.w	r3, r3, #7
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bc80      	pop	{r7}
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	e000ed00 	.word	0xe000ed00

08001fd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	4603      	mov	r3, r0
 8001fdc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	db0b      	blt.n	8001ffe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fe6:	79fb      	ldrb	r3, [r7, #7]
 8001fe8:	f003 021f 	and.w	r2, r3, #31
 8001fec:	4906      	ldr	r1, [pc, #24]	; (8002008 <__NVIC_EnableIRQ+0x34>)
 8001fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff2:	095b      	lsrs	r3, r3, #5
 8001ff4:	2001      	movs	r0, #1
 8001ff6:	fa00 f202 	lsl.w	r2, r0, r2
 8001ffa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ffe:	bf00      	nop
 8002000:	370c      	adds	r7, #12
 8002002:	46bd      	mov	sp, r7
 8002004:	bc80      	pop	{r7}
 8002006:	4770      	bx	lr
 8002008:	e000e100 	.word	0xe000e100

0800200c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	6039      	str	r1, [r7, #0]
 8002016:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800201c:	2b00      	cmp	r3, #0
 800201e:	db0a      	blt.n	8002036 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	b2da      	uxtb	r2, r3
 8002024:	490c      	ldr	r1, [pc, #48]	; (8002058 <__NVIC_SetPriority+0x4c>)
 8002026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800202a:	0112      	lsls	r2, r2, #4
 800202c:	b2d2      	uxtb	r2, r2
 800202e:	440b      	add	r3, r1
 8002030:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002034:	e00a      	b.n	800204c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	b2da      	uxtb	r2, r3
 800203a:	4908      	ldr	r1, [pc, #32]	; (800205c <__NVIC_SetPriority+0x50>)
 800203c:	79fb      	ldrb	r3, [r7, #7]
 800203e:	f003 030f 	and.w	r3, r3, #15
 8002042:	3b04      	subs	r3, #4
 8002044:	0112      	lsls	r2, r2, #4
 8002046:	b2d2      	uxtb	r2, r2
 8002048:	440b      	add	r3, r1
 800204a:	761a      	strb	r2, [r3, #24]
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	bc80      	pop	{r7}
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	e000e100 	.word	0xe000e100
 800205c:	e000ed00 	.word	0xe000ed00

08002060 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002060:	b480      	push	{r7}
 8002062:	b089      	sub	sp, #36	; 0x24
 8002064:	af00      	add	r7, sp, #0
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	60b9      	str	r1, [r7, #8]
 800206a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	f003 0307 	and.w	r3, r3, #7
 8002072:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	f1c3 0307 	rsb	r3, r3, #7
 800207a:	2b04      	cmp	r3, #4
 800207c:	bf28      	it	cs
 800207e:	2304      	movcs	r3, #4
 8002080:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	3304      	adds	r3, #4
 8002086:	2b06      	cmp	r3, #6
 8002088:	d902      	bls.n	8002090 <NVIC_EncodePriority+0x30>
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	3b03      	subs	r3, #3
 800208e:	e000      	b.n	8002092 <NVIC_EncodePriority+0x32>
 8002090:	2300      	movs	r3, #0
 8002092:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002094:	f04f 32ff 	mov.w	r2, #4294967295
 8002098:	69bb      	ldr	r3, [r7, #24]
 800209a:	fa02 f303 	lsl.w	r3, r2, r3
 800209e:	43da      	mvns	r2, r3
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	401a      	ands	r2, r3
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020a8:	f04f 31ff 	mov.w	r1, #4294967295
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	fa01 f303 	lsl.w	r3, r1, r3
 80020b2:	43d9      	mvns	r1, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020b8:	4313      	orrs	r3, r2
         );
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3724      	adds	r7, #36	; 0x24
 80020be:	46bd      	mov	sp, r7
 80020c0:	bc80      	pop	{r7}
 80020c2:	4770      	bx	lr

080020c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	3b01      	subs	r3, #1
 80020d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020d4:	d301      	bcc.n	80020da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020d6:	2301      	movs	r3, #1
 80020d8:	e00f      	b.n	80020fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020da:	4a0a      	ldr	r2, [pc, #40]	; (8002104 <SysTick_Config+0x40>)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	3b01      	subs	r3, #1
 80020e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020e2:	210f      	movs	r1, #15
 80020e4:	f04f 30ff 	mov.w	r0, #4294967295
 80020e8:	f7ff ff90 	bl	800200c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020ec:	4b05      	ldr	r3, [pc, #20]	; (8002104 <SysTick_Config+0x40>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020f2:	4b04      	ldr	r3, [pc, #16]	; (8002104 <SysTick_Config+0x40>)
 80020f4:	2207      	movs	r2, #7
 80020f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020f8:	2300      	movs	r3, #0
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	e000e010 	.word	0xe000e010

08002108 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002110:	6878      	ldr	r0, [r7, #4]
 8002112:	f7ff ff2d 	bl	8001f70 <__NVIC_SetPriorityGrouping>
}
 8002116:	bf00      	nop
 8002118:	3708      	adds	r7, #8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}

0800211e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800211e:	b580      	push	{r7, lr}
 8002120:	b086      	sub	sp, #24
 8002122:	af00      	add	r7, sp, #0
 8002124:	4603      	mov	r3, r0
 8002126:	60b9      	str	r1, [r7, #8]
 8002128:	607a      	str	r2, [r7, #4]
 800212a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800212c:	2300      	movs	r3, #0
 800212e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002130:	f7ff ff42 	bl	8001fb8 <__NVIC_GetPriorityGrouping>
 8002134:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002136:	687a      	ldr	r2, [r7, #4]
 8002138:	68b9      	ldr	r1, [r7, #8]
 800213a:	6978      	ldr	r0, [r7, #20]
 800213c:	f7ff ff90 	bl	8002060 <NVIC_EncodePriority>
 8002140:	4602      	mov	r2, r0
 8002142:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002146:	4611      	mov	r1, r2
 8002148:	4618      	mov	r0, r3
 800214a:	f7ff ff5f 	bl	800200c <__NVIC_SetPriority>
}
 800214e:	bf00      	nop
 8002150:	3718      	adds	r7, #24
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}

08002156 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002156:	b580      	push	{r7, lr}
 8002158:	b082      	sub	sp, #8
 800215a:	af00      	add	r7, sp, #0
 800215c:	4603      	mov	r3, r0
 800215e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002164:	4618      	mov	r0, r3
 8002166:	f7ff ff35 	bl	8001fd4 <__NVIC_EnableIRQ>
}
 800216a:	bf00      	nop
 800216c:	3708      	adds	r7, #8
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}

08002172 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002172:	b580      	push	{r7, lr}
 8002174:	b082      	sub	sp, #8
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f7ff ffa2 	bl	80020c4 <SysTick_Config>
 8002180:	4603      	mov	r3, r0
}
 8002182:	4618      	mov	r0, r3
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}

0800218a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800218a:	b580      	push	{r7, lr}
 800218c:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800218e:	f7ff f91b 	bl	80013c8 <HAL_SYSTICK_Callback>
}
 8002192:	bf00      	nop
 8002194:	bd80      	pop	{r7, pc}

08002196 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002196:	b480      	push	{r7}
 8002198:	b085      	sub	sp, #20
 800219a:	af00      	add	r7, sp, #0
 800219c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800219e:	2300      	movs	r3, #0
 80021a0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80021a8:	2b02      	cmp	r3, #2
 80021aa:	d008      	beq.n	80021be <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2204      	movs	r2, #4
 80021b0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e020      	b.n	8002200 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f022 020e 	bic.w	r2, r2, #14
 80021cc:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f022 0201 	bic.w	r2, r2, #1
 80021dc:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021e6:	2101      	movs	r1, #1
 80021e8:	fa01 f202 	lsl.w	r2, r1, r2
 80021ec:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2201      	movs	r2, #1
 80021f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80021fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002200:	4618      	mov	r0, r3
 8002202:	3714      	adds	r7, #20
 8002204:	46bd      	mov	sp, r7
 8002206:	bc80      	pop	{r7}
 8002208:	4770      	bx	lr
	...

0800220c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002214:	2300      	movs	r3, #0
 8002216:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800221e:	2b02      	cmp	r3, #2
 8002220:	d005      	beq.n	800222e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2204      	movs	r2, #4
 8002226:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	73fb      	strb	r3, [r7, #15]
 800222c:	e051      	b.n	80022d2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f022 020e 	bic.w	r2, r2, #14
 800223c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f022 0201 	bic.w	r2, r2, #1
 800224c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a22      	ldr	r2, [pc, #136]	; (80022dc <HAL_DMA_Abort_IT+0xd0>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d029      	beq.n	80022ac <HAL_DMA_Abort_IT+0xa0>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a20      	ldr	r2, [pc, #128]	; (80022e0 <HAL_DMA_Abort_IT+0xd4>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d022      	beq.n	80022a8 <HAL_DMA_Abort_IT+0x9c>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a1f      	ldr	r2, [pc, #124]	; (80022e4 <HAL_DMA_Abort_IT+0xd8>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d01a      	beq.n	80022a2 <HAL_DMA_Abort_IT+0x96>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a1d      	ldr	r2, [pc, #116]	; (80022e8 <HAL_DMA_Abort_IT+0xdc>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d012      	beq.n	800229c <HAL_DMA_Abort_IT+0x90>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a1c      	ldr	r2, [pc, #112]	; (80022ec <HAL_DMA_Abort_IT+0xe0>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d00a      	beq.n	8002296 <HAL_DMA_Abort_IT+0x8a>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a1a      	ldr	r2, [pc, #104]	; (80022f0 <HAL_DMA_Abort_IT+0xe4>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d102      	bne.n	8002290 <HAL_DMA_Abort_IT+0x84>
 800228a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800228e:	e00e      	b.n	80022ae <HAL_DMA_Abort_IT+0xa2>
 8002290:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002294:	e00b      	b.n	80022ae <HAL_DMA_Abort_IT+0xa2>
 8002296:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800229a:	e008      	b.n	80022ae <HAL_DMA_Abort_IT+0xa2>
 800229c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022a0:	e005      	b.n	80022ae <HAL_DMA_Abort_IT+0xa2>
 80022a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022a6:	e002      	b.n	80022ae <HAL_DMA_Abort_IT+0xa2>
 80022a8:	2310      	movs	r3, #16
 80022aa:	e000      	b.n	80022ae <HAL_DMA_Abort_IT+0xa2>
 80022ac:	2301      	movs	r3, #1
 80022ae:	4a11      	ldr	r2, [pc, #68]	; (80022f4 <HAL_DMA_Abort_IT+0xe8>)
 80022b0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2201      	movs	r2, #1
 80022b6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d003      	beq.n	80022d2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	4798      	blx	r3
    } 
  }
  return status;
 80022d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3710      	adds	r7, #16
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	40020008 	.word	0x40020008
 80022e0:	4002001c 	.word	0x4002001c
 80022e4:	40020030 	.word	0x40020030
 80022e8:	40020044 	.word	0x40020044
 80022ec:	40020058 	.word	0x40020058
 80022f0:	4002006c 	.word	0x4002006c
 80022f4:	40020000 	.word	0x40020000

080022f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b08b      	sub	sp, #44	; 0x2c
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002302:	2300      	movs	r3, #0
 8002304:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002306:	2300      	movs	r3, #0
 8002308:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800230a:	e169      	b.n	80025e0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800230c:	2201      	movs	r2, #1
 800230e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002310:	fa02 f303 	lsl.w	r3, r2, r3
 8002314:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	69fa      	ldr	r2, [r7, #28]
 800231c:	4013      	ands	r3, r2
 800231e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002320:	69ba      	ldr	r2, [r7, #24]
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	429a      	cmp	r2, r3
 8002326:	f040 8158 	bne.w	80025da <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	4a9a      	ldr	r2, [pc, #616]	; (8002598 <HAL_GPIO_Init+0x2a0>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d05e      	beq.n	80023f2 <HAL_GPIO_Init+0xfa>
 8002334:	4a98      	ldr	r2, [pc, #608]	; (8002598 <HAL_GPIO_Init+0x2a0>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d875      	bhi.n	8002426 <HAL_GPIO_Init+0x12e>
 800233a:	4a98      	ldr	r2, [pc, #608]	; (800259c <HAL_GPIO_Init+0x2a4>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d058      	beq.n	80023f2 <HAL_GPIO_Init+0xfa>
 8002340:	4a96      	ldr	r2, [pc, #600]	; (800259c <HAL_GPIO_Init+0x2a4>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d86f      	bhi.n	8002426 <HAL_GPIO_Init+0x12e>
 8002346:	4a96      	ldr	r2, [pc, #600]	; (80025a0 <HAL_GPIO_Init+0x2a8>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d052      	beq.n	80023f2 <HAL_GPIO_Init+0xfa>
 800234c:	4a94      	ldr	r2, [pc, #592]	; (80025a0 <HAL_GPIO_Init+0x2a8>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d869      	bhi.n	8002426 <HAL_GPIO_Init+0x12e>
 8002352:	4a94      	ldr	r2, [pc, #592]	; (80025a4 <HAL_GPIO_Init+0x2ac>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d04c      	beq.n	80023f2 <HAL_GPIO_Init+0xfa>
 8002358:	4a92      	ldr	r2, [pc, #584]	; (80025a4 <HAL_GPIO_Init+0x2ac>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d863      	bhi.n	8002426 <HAL_GPIO_Init+0x12e>
 800235e:	4a92      	ldr	r2, [pc, #584]	; (80025a8 <HAL_GPIO_Init+0x2b0>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d046      	beq.n	80023f2 <HAL_GPIO_Init+0xfa>
 8002364:	4a90      	ldr	r2, [pc, #576]	; (80025a8 <HAL_GPIO_Init+0x2b0>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d85d      	bhi.n	8002426 <HAL_GPIO_Init+0x12e>
 800236a:	2b12      	cmp	r3, #18
 800236c:	d82a      	bhi.n	80023c4 <HAL_GPIO_Init+0xcc>
 800236e:	2b12      	cmp	r3, #18
 8002370:	d859      	bhi.n	8002426 <HAL_GPIO_Init+0x12e>
 8002372:	a201      	add	r2, pc, #4	; (adr r2, 8002378 <HAL_GPIO_Init+0x80>)
 8002374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002378:	080023f3 	.word	0x080023f3
 800237c:	080023cd 	.word	0x080023cd
 8002380:	080023df 	.word	0x080023df
 8002384:	08002421 	.word	0x08002421
 8002388:	08002427 	.word	0x08002427
 800238c:	08002427 	.word	0x08002427
 8002390:	08002427 	.word	0x08002427
 8002394:	08002427 	.word	0x08002427
 8002398:	08002427 	.word	0x08002427
 800239c:	08002427 	.word	0x08002427
 80023a0:	08002427 	.word	0x08002427
 80023a4:	08002427 	.word	0x08002427
 80023a8:	08002427 	.word	0x08002427
 80023ac:	08002427 	.word	0x08002427
 80023b0:	08002427 	.word	0x08002427
 80023b4:	08002427 	.word	0x08002427
 80023b8:	08002427 	.word	0x08002427
 80023bc:	080023d5 	.word	0x080023d5
 80023c0:	080023e9 	.word	0x080023e9
 80023c4:	4a79      	ldr	r2, [pc, #484]	; (80025ac <HAL_GPIO_Init+0x2b4>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d013      	beq.n	80023f2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80023ca:	e02c      	b.n	8002426 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	623b      	str	r3, [r7, #32]
          break;
 80023d2:	e029      	b.n	8002428 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	3304      	adds	r3, #4
 80023da:	623b      	str	r3, [r7, #32]
          break;
 80023dc:	e024      	b.n	8002428 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	3308      	adds	r3, #8
 80023e4:	623b      	str	r3, [r7, #32]
          break;
 80023e6:	e01f      	b.n	8002428 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	330c      	adds	r3, #12
 80023ee:	623b      	str	r3, [r7, #32]
          break;
 80023f0:	e01a      	b.n	8002428 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d102      	bne.n	8002400 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80023fa:	2304      	movs	r3, #4
 80023fc:	623b      	str	r3, [r7, #32]
          break;
 80023fe:	e013      	b.n	8002428 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	2b01      	cmp	r3, #1
 8002406:	d105      	bne.n	8002414 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002408:	2308      	movs	r3, #8
 800240a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	69fa      	ldr	r2, [r7, #28]
 8002410:	611a      	str	r2, [r3, #16]
          break;
 8002412:	e009      	b.n	8002428 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002414:	2308      	movs	r3, #8
 8002416:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	69fa      	ldr	r2, [r7, #28]
 800241c:	615a      	str	r2, [r3, #20]
          break;
 800241e:	e003      	b.n	8002428 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002420:	2300      	movs	r3, #0
 8002422:	623b      	str	r3, [r7, #32]
          break;
 8002424:	e000      	b.n	8002428 <HAL_GPIO_Init+0x130>
          break;
 8002426:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002428:	69bb      	ldr	r3, [r7, #24]
 800242a:	2bff      	cmp	r3, #255	; 0xff
 800242c:	d801      	bhi.n	8002432 <HAL_GPIO_Init+0x13a>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	e001      	b.n	8002436 <HAL_GPIO_Init+0x13e>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	3304      	adds	r3, #4
 8002436:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002438:	69bb      	ldr	r3, [r7, #24]
 800243a:	2bff      	cmp	r3, #255	; 0xff
 800243c:	d802      	bhi.n	8002444 <HAL_GPIO_Init+0x14c>
 800243e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	e002      	b.n	800244a <HAL_GPIO_Init+0x152>
 8002444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002446:	3b08      	subs	r3, #8
 8002448:	009b      	lsls	r3, r3, #2
 800244a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	210f      	movs	r1, #15
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	fa01 f303 	lsl.w	r3, r1, r3
 8002458:	43db      	mvns	r3, r3
 800245a:	401a      	ands	r2, r3
 800245c:	6a39      	ldr	r1, [r7, #32]
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	fa01 f303 	lsl.w	r3, r1, r3
 8002464:	431a      	orrs	r2, r3
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002472:	2b00      	cmp	r3, #0
 8002474:	f000 80b1 	beq.w	80025da <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002478:	4b4d      	ldr	r3, [pc, #308]	; (80025b0 <HAL_GPIO_Init+0x2b8>)
 800247a:	699b      	ldr	r3, [r3, #24]
 800247c:	4a4c      	ldr	r2, [pc, #304]	; (80025b0 <HAL_GPIO_Init+0x2b8>)
 800247e:	f043 0301 	orr.w	r3, r3, #1
 8002482:	6193      	str	r3, [r2, #24]
 8002484:	4b4a      	ldr	r3, [pc, #296]	; (80025b0 <HAL_GPIO_Init+0x2b8>)
 8002486:	699b      	ldr	r3, [r3, #24]
 8002488:	f003 0301 	and.w	r3, r3, #1
 800248c:	60bb      	str	r3, [r7, #8]
 800248e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002490:	4a48      	ldr	r2, [pc, #288]	; (80025b4 <HAL_GPIO_Init+0x2bc>)
 8002492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002494:	089b      	lsrs	r3, r3, #2
 8002496:	3302      	adds	r3, #2
 8002498:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800249c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800249e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a0:	f003 0303 	and.w	r3, r3, #3
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	220f      	movs	r2, #15
 80024a8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ac:	43db      	mvns	r3, r3
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	4013      	ands	r3, r2
 80024b2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	4a40      	ldr	r2, [pc, #256]	; (80025b8 <HAL_GPIO_Init+0x2c0>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d013      	beq.n	80024e4 <HAL_GPIO_Init+0x1ec>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	4a3f      	ldr	r2, [pc, #252]	; (80025bc <HAL_GPIO_Init+0x2c4>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d00d      	beq.n	80024e0 <HAL_GPIO_Init+0x1e8>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	4a3e      	ldr	r2, [pc, #248]	; (80025c0 <HAL_GPIO_Init+0x2c8>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d007      	beq.n	80024dc <HAL_GPIO_Init+0x1e4>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	4a3d      	ldr	r2, [pc, #244]	; (80025c4 <HAL_GPIO_Init+0x2cc>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d101      	bne.n	80024d8 <HAL_GPIO_Init+0x1e0>
 80024d4:	2303      	movs	r3, #3
 80024d6:	e006      	b.n	80024e6 <HAL_GPIO_Init+0x1ee>
 80024d8:	2304      	movs	r3, #4
 80024da:	e004      	b.n	80024e6 <HAL_GPIO_Init+0x1ee>
 80024dc:	2302      	movs	r3, #2
 80024de:	e002      	b.n	80024e6 <HAL_GPIO_Init+0x1ee>
 80024e0:	2301      	movs	r3, #1
 80024e2:	e000      	b.n	80024e6 <HAL_GPIO_Init+0x1ee>
 80024e4:	2300      	movs	r3, #0
 80024e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024e8:	f002 0203 	and.w	r2, r2, #3
 80024ec:	0092      	lsls	r2, r2, #2
 80024ee:	4093      	lsls	r3, r2
 80024f0:	68fa      	ldr	r2, [r7, #12]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80024f6:	492f      	ldr	r1, [pc, #188]	; (80025b4 <HAL_GPIO_Init+0x2bc>)
 80024f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fa:	089b      	lsrs	r3, r3, #2
 80024fc:	3302      	adds	r3, #2
 80024fe:	68fa      	ldr	r2, [r7, #12]
 8002500:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d006      	beq.n	800251e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002510:	4b2d      	ldr	r3, [pc, #180]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	492c      	ldr	r1, [pc, #176]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	4313      	orrs	r3, r2
 800251a:	600b      	str	r3, [r1, #0]
 800251c:	e006      	b.n	800252c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800251e:	4b2a      	ldr	r3, [pc, #168]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	69bb      	ldr	r3, [r7, #24]
 8002524:	43db      	mvns	r3, r3
 8002526:	4928      	ldr	r1, [pc, #160]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 8002528:	4013      	ands	r3, r2
 800252a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002534:	2b00      	cmp	r3, #0
 8002536:	d006      	beq.n	8002546 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002538:	4b23      	ldr	r3, [pc, #140]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 800253a:	685a      	ldr	r2, [r3, #4]
 800253c:	4922      	ldr	r1, [pc, #136]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 800253e:	69bb      	ldr	r3, [r7, #24]
 8002540:	4313      	orrs	r3, r2
 8002542:	604b      	str	r3, [r1, #4]
 8002544:	e006      	b.n	8002554 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002546:	4b20      	ldr	r3, [pc, #128]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 8002548:	685a      	ldr	r2, [r3, #4]
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	43db      	mvns	r3, r3
 800254e:	491e      	ldr	r1, [pc, #120]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 8002550:	4013      	ands	r3, r2
 8002552:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800255c:	2b00      	cmp	r3, #0
 800255e:	d006      	beq.n	800256e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002560:	4b19      	ldr	r3, [pc, #100]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	4918      	ldr	r1, [pc, #96]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 8002566:	69bb      	ldr	r3, [r7, #24]
 8002568:	4313      	orrs	r3, r2
 800256a:	608b      	str	r3, [r1, #8]
 800256c:	e006      	b.n	800257c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800256e:	4b16      	ldr	r3, [pc, #88]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 8002570:	689a      	ldr	r2, [r3, #8]
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	43db      	mvns	r3, r3
 8002576:	4914      	ldr	r1, [pc, #80]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 8002578:	4013      	ands	r3, r2
 800257a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002584:	2b00      	cmp	r3, #0
 8002586:	d021      	beq.n	80025cc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002588:	4b0f      	ldr	r3, [pc, #60]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 800258a:	68da      	ldr	r2, [r3, #12]
 800258c:	490e      	ldr	r1, [pc, #56]	; (80025c8 <HAL_GPIO_Init+0x2d0>)
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	4313      	orrs	r3, r2
 8002592:	60cb      	str	r3, [r1, #12]
 8002594:	e021      	b.n	80025da <HAL_GPIO_Init+0x2e2>
 8002596:	bf00      	nop
 8002598:	10320000 	.word	0x10320000
 800259c:	10310000 	.word	0x10310000
 80025a0:	10220000 	.word	0x10220000
 80025a4:	10210000 	.word	0x10210000
 80025a8:	10120000 	.word	0x10120000
 80025ac:	10110000 	.word	0x10110000
 80025b0:	40021000 	.word	0x40021000
 80025b4:	40010000 	.word	0x40010000
 80025b8:	40010800 	.word	0x40010800
 80025bc:	40010c00 	.word	0x40010c00
 80025c0:	40011000 	.word	0x40011000
 80025c4:	40011400 	.word	0x40011400
 80025c8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80025cc:	4b0b      	ldr	r3, [pc, #44]	; (80025fc <HAL_GPIO_Init+0x304>)
 80025ce:	68da      	ldr	r2, [r3, #12]
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	43db      	mvns	r3, r3
 80025d4:	4909      	ldr	r1, [pc, #36]	; (80025fc <HAL_GPIO_Init+0x304>)
 80025d6:	4013      	ands	r3, r2
 80025d8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80025da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025dc:	3301      	adds	r3, #1
 80025de:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e6:	fa22 f303 	lsr.w	r3, r2, r3
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	f47f ae8e 	bne.w	800230c <HAL_GPIO_Init+0x14>
  }
}
 80025f0:	bf00      	nop
 80025f2:	bf00      	nop
 80025f4:	372c      	adds	r7, #44	; 0x2c
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bc80      	pop	{r7}
 80025fa:	4770      	bx	lr
 80025fc:	40010400 	.word	0x40010400

08002600 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002600:	b480      	push	{r7}
 8002602:	b085      	sub	sp, #20
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	460b      	mov	r3, r1
 800260a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	689a      	ldr	r2, [r3, #8]
 8002610:	887b      	ldrh	r3, [r7, #2]
 8002612:	4013      	ands	r3, r2
 8002614:	2b00      	cmp	r3, #0
 8002616:	d002      	beq.n	800261e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002618:	2301      	movs	r3, #1
 800261a:	73fb      	strb	r3, [r7, #15]
 800261c:	e001      	b.n	8002622 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800261e:	2300      	movs	r3, #0
 8002620:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002622:	7bfb      	ldrb	r3, [r7, #15]
}
 8002624:	4618      	mov	r0, r3
 8002626:	3714      	adds	r7, #20
 8002628:	46bd      	mov	sp, r7
 800262a:	bc80      	pop	{r7}
 800262c:	4770      	bx	lr

0800262e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800262e:	b480      	push	{r7}
 8002630:	b083      	sub	sp, #12
 8002632:	af00      	add	r7, sp, #0
 8002634:	6078      	str	r0, [r7, #4]
 8002636:	460b      	mov	r3, r1
 8002638:	807b      	strh	r3, [r7, #2]
 800263a:	4613      	mov	r3, r2
 800263c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800263e:	787b      	ldrb	r3, [r7, #1]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d003      	beq.n	800264c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002644:	887a      	ldrh	r2, [r7, #2]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800264a:	e003      	b.n	8002654 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800264c:	887b      	ldrh	r3, [r7, #2]
 800264e:	041a      	lsls	r2, r3, #16
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	611a      	str	r2, [r3, #16]
}
 8002654:	bf00      	nop
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	bc80      	pop	{r7}
 800265c:	4770      	bx	lr

0800265e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800265e:	b480      	push	{r7}
 8002660:	b085      	sub	sp, #20
 8002662:	af00      	add	r7, sp, #0
 8002664:	6078      	str	r0, [r7, #4]
 8002666:	460b      	mov	r3, r1
 8002668:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002670:	887a      	ldrh	r2, [r7, #2]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	4013      	ands	r3, r2
 8002676:	041a      	lsls	r2, r3, #16
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	43d9      	mvns	r1, r3
 800267c:	887b      	ldrh	r3, [r7, #2]
 800267e:	400b      	ands	r3, r1
 8002680:	431a      	orrs	r2, r3
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	611a      	str	r2, [r3, #16]
}
 8002686:	bf00      	nop
 8002688:	3714      	adds	r7, #20
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr

08002690 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b086      	sub	sp, #24
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d101      	bne.n	80026a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e26c      	b.n	8002b7c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	f000 8087 	beq.w	80027be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80026b0:	4b92      	ldr	r3, [pc, #584]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f003 030c 	and.w	r3, r3, #12
 80026b8:	2b04      	cmp	r3, #4
 80026ba:	d00c      	beq.n	80026d6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80026bc:	4b8f      	ldr	r3, [pc, #572]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f003 030c 	and.w	r3, r3, #12
 80026c4:	2b08      	cmp	r3, #8
 80026c6:	d112      	bne.n	80026ee <HAL_RCC_OscConfig+0x5e>
 80026c8:	4b8c      	ldr	r3, [pc, #560]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026d4:	d10b      	bne.n	80026ee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026d6:	4b89      	ldr	r3, [pc, #548]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d06c      	beq.n	80027bc <HAL_RCC_OscConfig+0x12c>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d168      	bne.n	80027bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e246      	b.n	8002b7c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026f6:	d106      	bne.n	8002706 <HAL_RCC_OscConfig+0x76>
 80026f8:	4b80      	ldr	r3, [pc, #512]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a7f      	ldr	r2, [pc, #508]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 80026fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002702:	6013      	str	r3, [r2, #0]
 8002704:	e02e      	b.n	8002764 <HAL_RCC_OscConfig+0xd4>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d10c      	bne.n	8002728 <HAL_RCC_OscConfig+0x98>
 800270e:	4b7b      	ldr	r3, [pc, #492]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a7a      	ldr	r2, [pc, #488]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 8002714:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002718:	6013      	str	r3, [r2, #0]
 800271a:	4b78      	ldr	r3, [pc, #480]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a77      	ldr	r2, [pc, #476]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 8002720:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002724:	6013      	str	r3, [r2, #0]
 8002726:	e01d      	b.n	8002764 <HAL_RCC_OscConfig+0xd4>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002730:	d10c      	bne.n	800274c <HAL_RCC_OscConfig+0xbc>
 8002732:	4b72      	ldr	r3, [pc, #456]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a71      	ldr	r2, [pc, #452]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 8002738:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800273c:	6013      	str	r3, [r2, #0]
 800273e:	4b6f      	ldr	r3, [pc, #444]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a6e      	ldr	r2, [pc, #440]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 8002744:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002748:	6013      	str	r3, [r2, #0]
 800274a:	e00b      	b.n	8002764 <HAL_RCC_OscConfig+0xd4>
 800274c:	4b6b      	ldr	r3, [pc, #428]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a6a      	ldr	r2, [pc, #424]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 8002752:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002756:	6013      	str	r3, [r2, #0]
 8002758:	4b68      	ldr	r3, [pc, #416]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a67      	ldr	r2, [pc, #412]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 800275e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002762:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d013      	beq.n	8002794 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800276c:	f7ff fbd2 	bl	8001f14 <HAL_GetTick>
 8002770:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002772:	e008      	b.n	8002786 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002774:	f7ff fbce 	bl	8001f14 <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	2b64      	cmp	r3, #100	; 0x64
 8002780:	d901      	bls.n	8002786 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002782:	2303      	movs	r3, #3
 8002784:	e1fa      	b.n	8002b7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002786:	4b5d      	ldr	r3, [pc, #372]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d0f0      	beq.n	8002774 <HAL_RCC_OscConfig+0xe4>
 8002792:	e014      	b.n	80027be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002794:	f7ff fbbe 	bl	8001f14 <HAL_GetTick>
 8002798:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800279a:	e008      	b.n	80027ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800279c:	f7ff fbba 	bl	8001f14 <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	2b64      	cmp	r3, #100	; 0x64
 80027a8:	d901      	bls.n	80027ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e1e6      	b.n	8002b7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027ae:	4b53      	ldr	r3, [pc, #332]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d1f0      	bne.n	800279c <HAL_RCC_OscConfig+0x10c>
 80027ba:	e000      	b.n	80027be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0302 	and.w	r3, r3, #2
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d063      	beq.n	8002892 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80027ca:	4b4c      	ldr	r3, [pc, #304]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	f003 030c 	and.w	r3, r3, #12
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d00b      	beq.n	80027ee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80027d6:	4b49      	ldr	r3, [pc, #292]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f003 030c 	and.w	r3, r3, #12
 80027de:	2b08      	cmp	r3, #8
 80027e0:	d11c      	bne.n	800281c <HAL_RCC_OscConfig+0x18c>
 80027e2:	4b46      	ldr	r3, [pc, #280]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d116      	bne.n	800281c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027ee:	4b43      	ldr	r3, [pc, #268]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0302 	and.w	r3, r3, #2
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d005      	beq.n	8002806 <HAL_RCC_OscConfig+0x176>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	691b      	ldr	r3, [r3, #16]
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d001      	beq.n	8002806 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e1ba      	b.n	8002b7c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002806:	4b3d      	ldr	r3, [pc, #244]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	695b      	ldr	r3, [r3, #20]
 8002812:	00db      	lsls	r3, r3, #3
 8002814:	4939      	ldr	r1, [pc, #228]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 8002816:	4313      	orrs	r3, r2
 8002818:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800281a:	e03a      	b.n	8002892 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	691b      	ldr	r3, [r3, #16]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d020      	beq.n	8002866 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002824:	4b36      	ldr	r3, [pc, #216]	; (8002900 <HAL_RCC_OscConfig+0x270>)
 8002826:	2201      	movs	r2, #1
 8002828:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800282a:	f7ff fb73 	bl	8001f14 <HAL_GetTick>
 800282e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002830:	e008      	b.n	8002844 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002832:	f7ff fb6f 	bl	8001f14 <HAL_GetTick>
 8002836:	4602      	mov	r2, r0
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	2b02      	cmp	r3, #2
 800283e:	d901      	bls.n	8002844 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002840:	2303      	movs	r3, #3
 8002842:	e19b      	b.n	8002b7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002844:	4b2d      	ldr	r3, [pc, #180]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 0302 	and.w	r3, r3, #2
 800284c:	2b00      	cmp	r3, #0
 800284e:	d0f0      	beq.n	8002832 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002850:	4b2a      	ldr	r3, [pc, #168]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	695b      	ldr	r3, [r3, #20]
 800285c:	00db      	lsls	r3, r3, #3
 800285e:	4927      	ldr	r1, [pc, #156]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 8002860:	4313      	orrs	r3, r2
 8002862:	600b      	str	r3, [r1, #0]
 8002864:	e015      	b.n	8002892 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002866:	4b26      	ldr	r3, [pc, #152]	; (8002900 <HAL_RCC_OscConfig+0x270>)
 8002868:	2200      	movs	r2, #0
 800286a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800286c:	f7ff fb52 	bl	8001f14 <HAL_GetTick>
 8002870:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002872:	e008      	b.n	8002886 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002874:	f7ff fb4e 	bl	8001f14 <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	2b02      	cmp	r3, #2
 8002880:	d901      	bls.n	8002886 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e17a      	b.n	8002b7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002886:	4b1d      	ldr	r3, [pc, #116]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0302 	and.w	r3, r3, #2
 800288e:	2b00      	cmp	r3, #0
 8002890:	d1f0      	bne.n	8002874 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0308 	and.w	r3, r3, #8
 800289a:	2b00      	cmp	r3, #0
 800289c:	d03a      	beq.n	8002914 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	699b      	ldr	r3, [r3, #24]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d019      	beq.n	80028da <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028a6:	4b17      	ldr	r3, [pc, #92]	; (8002904 <HAL_RCC_OscConfig+0x274>)
 80028a8:	2201      	movs	r2, #1
 80028aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028ac:	f7ff fb32 	bl	8001f14 <HAL_GetTick>
 80028b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028b2:	e008      	b.n	80028c6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028b4:	f7ff fb2e 	bl	8001f14 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d901      	bls.n	80028c6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e15a      	b.n	8002b7c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028c6:	4b0d      	ldr	r3, [pc, #52]	; (80028fc <HAL_RCC_OscConfig+0x26c>)
 80028c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d0f0      	beq.n	80028b4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80028d2:	2001      	movs	r0, #1
 80028d4:	f000 fad8 	bl	8002e88 <RCC_Delay>
 80028d8:	e01c      	b.n	8002914 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028da:	4b0a      	ldr	r3, [pc, #40]	; (8002904 <HAL_RCC_OscConfig+0x274>)
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028e0:	f7ff fb18 	bl	8001f14 <HAL_GetTick>
 80028e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028e6:	e00f      	b.n	8002908 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028e8:	f7ff fb14 	bl	8001f14 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d908      	bls.n	8002908 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e140      	b.n	8002b7c <HAL_RCC_OscConfig+0x4ec>
 80028fa:	bf00      	nop
 80028fc:	40021000 	.word	0x40021000
 8002900:	42420000 	.word	0x42420000
 8002904:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002908:	4b9e      	ldr	r3, [pc, #632]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 800290a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800290c:	f003 0302 	and.w	r3, r3, #2
 8002910:	2b00      	cmp	r3, #0
 8002912:	d1e9      	bne.n	80028e8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f003 0304 	and.w	r3, r3, #4
 800291c:	2b00      	cmp	r3, #0
 800291e:	f000 80a6 	beq.w	8002a6e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002922:	2300      	movs	r3, #0
 8002924:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002926:	4b97      	ldr	r3, [pc, #604]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 8002928:	69db      	ldr	r3, [r3, #28]
 800292a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d10d      	bne.n	800294e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002932:	4b94      	ldr	r3, [pc, #592]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 8002934:	69db      	ldr	r3, [r3, #28]
 8002936:	4a93      	ldr	r2, [pc, #588]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 8002938:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800293c:	61d3      	str	r3, [r2, #28]
 800293e:	4b91      	ldr	r3, [pc, #580]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 8002940:	69db      	ldr	r3, [r3, #28]
 8002942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002946:	60bb      	str	r3, [r7, #8]
 8002948:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800294a:	2301      	movs	r3, #1
 800294c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800294e:	4b8e      	ldr	r3, [pc, #568]	; (8002b88 <HAL_RCC_OscConfig+0x4f8>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002956:	2b00      	cmp	r3, #0
 8002958:	d118      	bne.n	800298c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800295a:	4b8b      	ldr	r3, [pc, #556]	; (8002b88 <HAL_RCC_OscConfig+0x4f8>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a8a      	ldr	r2, [pc, #552]	; (8002b88 <HAL_RCC_OscConfig+0x4f8>)
 8002960:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002964:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002966:	f7ff fad5 	bl	8001f14 <HAL_GetTick>
 800296a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800296c:	e008      	b.n	8002980 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800296e:	f7ff fad1 	bl	8001f14 <HAL_GetTick>
 8002972:	4602      	mov	r2, r0
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	2b64      	cmp	r3, #100	; 0x64
 800297a:	d901      	bls.n	8002980 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e0fd      	b.n	8002b7c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002980:	4b81      	ldr	r3, [pc, #516]	; (8002b88 <HAL_RCC_OscConfig+0x4f8>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002988:	2b00      	cmp	r3, #0
 800298a:	d0f0      	beq.n	800296e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	2b01      	cmp	r3, #1
 8002992:	d106      	bne.n	80029a2 <HAL_RCC_OscConfig+0x312>
 8002994:	4b7b      	ldr	r3, [pc, #492]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 8002996:	6a1b      	ldr	r3, [r3, #32]
 8002998:	4a7a      	ldr	r2, [pc, #488]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 800299a:	f043 0301 	orr.w	r3, r3, #1
 800299e:	6213      	str	r3, [r2, #32]
 80029a0:	e02d      	b.n	80029fe <HAL_RCC_OscConfig+0x36e>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d10c      	bne.n	80029c4 <HAL_RCC_OscConfig+0x334>
 80029aa:	4b76      	ldr	r3, [pc, #472]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 80029ac:	6a1b      	ldr	r3, [r3, #32]
 80029ae:	4a75      	ldr	r2, [pc, #468]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 80029b0:	f023 0301 	bic.w	r3, r3, #1
 80029b4:	6213      	str	r3, [r2, #32]
 80029b6:	4b73      	ldr	r3, [pc, #460]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 80029b8:	6a1b      	ldr	r3, [r3, #32]
 80029ba:	4a72      	ldr	r2, [pc, #456]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 80029bc:	f023 0304 	bic.w	r3, r3, #4
 80029c0:	6213      	str	r3, [r2, #32]
 80029c2:	e01c      	b.n	80029fe <HAL_RCC_OscConfig+0x36e>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	2b05      	cmp	r3, #5
 80029ca:	d10c      	bne.n	80029e6 <HAL_RCC_OscConfig+0x356>
 80029cc:	4b6d      	ldr	r3, [pc, #436]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 80029ce:	6a1b      	ldr	r3, [r3, #32]
 80029d0:	4a6c      	ldr	r2, [pc, #432]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 80029d2:	f043 0304 	orr.w	r3, r3, #4
 80029d6:	6213      	str	r3, [r2, #32]
 80029d8:	4b6a      	ldr	r3, [pc, #424]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 80029da:	6a1b      	ldr	r3, [r3, #32]
 80029dc:	4a69      	ldr	r2, [pc, #420]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 80029de:	f043 0301 	orr.w	r3, r3, #1
 80029e2:	6213      	str	r3, [r2, #32]
 80029e4:	e00b      	b.n	80029fe <HAL_RCC_OscConfig+0x36e>
 80029e6:	4b67      	ldr	r3, [pc, #412]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 80029e8:	6a1b      	ldr	r3, [r3, #32]
 80029ea:	4a66      	ldr	r2, [pc, #408]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 80029ec:	f023 0301 	bic.w	r3, r3, #1
 80029f0:	6213      	str	r3, [r2, #32]
 80029f2:	4b64      	ldr	r3, [pc, #400]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 80029f4:	6a1b      	ldr	r3, [r3, #32]
 80029f6:	4a63      	ldr	r2, [pc, #396]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 80029f8:	f023 0304 	bic.w	r3, r3, #4
 80029fc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d015      	beq.n	8002a32 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a06:	f7ff fa85 	bl	8001f14 <HAL_GetTick>
 8002a0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a0c:	e00a      	b.n	8002a24 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a0e:	f7ff fa81 	bl	8001f14 <HAL_GetTick>
 8002a12:	4602      	mov	r2, r0
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d901      	bls.n	8002a24 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e0ab      	b.n	8002b7c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a24:	4b57      	ldr	r3, [pc, #348]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 8002a26:	6a1b      	ldr	r3, [r3, #32]
 8002a28:	f003 0302 	and.w	r3, r3, #2
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d0ee      	beq.n	8002a0e <HAL_RCC_OscConfig+0x37e>
 8002a30:	e014      	b.n	8002a5c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a32:	f7ff fa6f 	bl	8001f14 <HAL_GetTick>
 8002a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a38:	e00a      	b.n	8002a50 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a3a:	f7ff fa6b 	bl	8001f14 <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d901      	bls.n	8002a50 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002a4c:	2303      	movs	r3, #3
 8002a4e:	e095      	b.n	8002b7c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a50:	4b4c      	ldr	r3, [pc, #304]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 8002a52:	6a1b      	ldr	r3, [r3, #32]
 8002a54:	f003 0302 	and.w	r3, r3, #2
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d1ee      	bne.n	8002a3a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a5c:	7dfb      	ldrb	r3, [r7, #23]
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d105      	bne.n	8002a6e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a62:	4b48      	ldr	r3, [pc, #288]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 8002a64:	69db      	ldr	r3, [r3, #28]
 8002a66:	4a47      	ldr	r2, [pc, #284]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 8002a68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a6c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	69db      	ldr	r3, [r3, #28]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	f000 8081 	beq.w	8002b7a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a78:	4b42      	ldr	r3, [pc, #264]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f003 030c 	and.w	r3, r3, #12
 8002a80:	2b08      	cmp	r3, #8
 8002a82:	d061      	beq.n	8002b48 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	69db      	ldr	r3, [r3, #28]
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d146      	bne.n	8002b1a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a8c:	4b3f      	ldr	r3, [pc, #252]	; (8002b8c <HAL_RCC_OscConfig+0x4fc>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a92:	f7ff fa3f 	bl	8001f14 <HAL_GetTick>
 8002a96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a98:	e008      	b.n	8002aac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a9a:	f7ff fa3b 	bl	8001f14 <HAL_GetTick>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d901      	bls.n	8002aac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e067      	b.n	8002b7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002aac:	4b35      	ldr	r3, [pc, #212]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d1f0      	bne.n	8002a9a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6a1b      	ldr	r3, [r3, #32]
 8002abc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ac0:	d108      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002ac2:	4b30      	ldr	r3, [pc, #192]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	492d      	ldr	r1, [pc, #180]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ad4:	4b2b      	ldr	r3, [pc, #172]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6a19      	ldr	r1, [r3, #32]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae4:	430b      	orrs	r3, r1
 8002ae6:	4927      	ldr	r1, [pc, #156]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002aec:	4b27      	ldr	r3, [pc, #156]	; (8002b8c <HAL_RCC_OscConfig+0x4fc>)
 8002aee:	2201      	movs	r2, #1
 8002af0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af2:	f7ff fa0f 	bl	8001f14 <HAL_GetTick>
 8002af6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002af8:	e008      	b.n	8002b0c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002afa:	f7ff fa0b 	bl	8001f14 <HAL_GetTick>
 8002afe:	4602      	mov	r2, r0
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	2b02      	cmp	r3, #2
 8002b06:	d901      	bls.n	8002b0c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002b08:	2303      	movs	r3, #3
 8002b0a:	e037      	b.n	8002b7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b0c:	4b1d      	ldr	r3, [pc, #116]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d0f0      	beq.n	8002afa <HAL_RCC_OscConfig+0x46a>
 8002b18:	e02f      	b.n	8002b7a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b1a:	4b1c      	ldr	r3, [pc, #112]	; (8002b8c <HAL_RCC_OscConfig+0x4fc>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b20:	f7ff f9f8 	bl	8001f14 <HAL_GetTick>
 8002b24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b26:	e008      	b.n	8002b3a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b28:	f7ff f9f4 	bl	8001f14 <HAL_GetTick>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d901      	bls.n	8002b3a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e020      	b.n	8002b7c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b3a:	4b12      	ldr	r3, [pc, #72]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d1f0      	bne.n	8002b28 <HAL_RCC_OscConfig+0x498>
 8002b46:	e018      	b.n	8002b7a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	69db      	ldr	r3, [r3, #28]
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d101      	bne.n	8002b54 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e013      	b.n	8002b7c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b54:	4b0b      	ldr	r3, [pc, #44]	; (8002b84 <HAL_RCC_OscConfig+0x4f4>)
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6a1b      	ldr	r3, [r3, #32]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d106      	bne.n	8002b76 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d001      	beq.n	8002b7a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e000      	b.n	8002b7c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002b7a:	2300      	movs	r3, #0
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3718      	adds	r7, #24
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	40021000 	.word	0x40021000
 8002b88:	40007000 	.word	0x40007000
 8002b8c:	42420060 	.word	0x42420060

08002b90 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b084      	sub	sp, #16
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
 8002b98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d101      	bne.n	8002ba4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	e0d0      	b.n	8002d46 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ba4:	4b6a      	ldr	r3, [pc, #424]	; (8002d50 <HAL_RCC_ClockConfig+0x1c0>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 0307 	and.w	r3, r3, #7
 8002bac:	683a      	ldr	r2, [r7, #0]
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d910      	bls.n	8002bd4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bb2:	4b67      	ldr	r3, [pc, #412]	; (8002d50 <HAL_RCC_ClockConfig+0x1c0>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f023 0207 	bic.w	r2, r3, #7
 8002bba:	4965      	ldr	r1, [pc, #404]	; (8002d50 <HAL_RCC_ClockConfig+0x1c0>)
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bc2:	4b63      	ldr	r3, [pc, #396]	; (8002d50 <HAL_RCC_ClockConfig+0x1c0>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0307 	and.w	r3, r3, #7
 8002bca:	683a      	ldr	r2, [r7, #0]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d001      	beq.n	8002bd4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e0b8      	b.n	8002d46 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0302 	and.w	r3, r3, #2
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d020      	beq.n	8002c22 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 0304 	and.w	r3, r3, #4
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d005      	beq.n	8002bf8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bec:	4b59      	ldr	r3, [pc, #356]	; (8002d54 <HAL_RCC_ClockConfig+0x1c4>)
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	4a58      	ldr	r2, [pc, #352]	; (8002d54 <HAL_RCC_ClockConfig+0x1c4>)
 8002bf2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002bf6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 0308 	and.w	r3, r3, #8
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d005      	beq.n	8002c10 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c04:	4b53      	ldr	r3, [pc, #332]	; (8002d54 <HAL_RCC_ClockConfig+0x1c4>)
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	4a52      	ldr	r2, [pc, #328]	; (8002d54 <HAL_RCC_ClockConfig+0x1c4>)
 8002c0a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002c0e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c10:	4b50      	ldr	r3, [pc, #320]	; (8002d54 <HAL_RCC_ClockConfig+0x1c4>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	494d      	ldr	r1, [pc, #308]	; (8002d54 <HAL_RCC_ClockConfig+0x1c4>)
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0301 	and.w	r3, r3, #1
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d040      	beq.n	8002cb0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d107      	bne.n	8002c46 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c36:	4b47      	ldr	r3, [pc, #284]	; (8002d54 <HAL_RCC_ClockConfig+0x1c4>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d115      	bne.n	8002c6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e07f      	b.n	8002d46 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d107      	bne.n	8002c5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c4e:	4b41      	ldr	r3, [pc, #260]	; (8002d54 <HAL_RCC_ClockConfig+0x1c4>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d109      	bne.n	8002c6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e073      	b.n	8002d46 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c5e:	4b3d      	ldr	r3, [pc, #244]	; (8002d54 <HAL_RCC_ClockConfig+0x1c4>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0302 	and.w	r3, r3, #2
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d101      	bne.n	8002c6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e06b      	b.n	8002d46 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c6e:	4b39      	ldr	r3, [pc, #228]	; (8002d54 <HAL_RCC_ClockConfig+0x1c4>)
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	f023 0203 	bic.w	r2, r3, #3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	4936      	ldr	r1, [pc, #216]	; (8002d54 <HAL_RCC_ClockConfig+0x1c4>)
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c80:	f7ff f948 	bl	8001f14 <HAL_GetTick>
 8002c84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c86:	e00a      	b.n	8002c9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c88:	f7ff f944 	bl	8001f14 <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d901      	bls.n	8002c9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e053      	b.n	8002d46 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c9e:	4b2d      	ldr	r3, [pc, #180]	; (8002d54 <HAL_RCC_ClockConfig+0x1c4>)
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f003 020c 	and.w	r2, r3, #12
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d1eb      	bne.n	8002c88 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cb0:	4b27      	ldr	r3, [pc, #156]	; (8002d50 <HAL_RCC_ClockConfig+0x1c0>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0307 	and.w	r3, r3, #7
 8002cb8:	683a      	ldr	r2, [r7, #0]
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d210      	bcs.n	8002ce0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cbe:	4b24      	ldr	r3, [pc, #144]	; (8002d50 <HAL_RCC_ClockConfig+0x1c0>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f023 0207 	bic.w	r2, r3, #7
 8002cc6:	4922      	ldr	r1, [pc, #136]	; (8002d50 <HAL_RCC_ClockConfig+0x1c0>)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cce:	4b20      	ldr	r3, [pc, #128]	; (8002d50 <HAL_RCC_ClockConfig+0x1c0>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 0307 	and.w	r3, r3, #7
 8002cd6:	683a      	ldr	r2, [r7, #0]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d001      	beq.n	8002ce0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e032      	b.n	8002d46 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0304 	and.w	r3, r3, #4
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d008      	beq.n	8002cfe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cec:	4b19      	ldr	r3, [pc, #100]	; (8002d54 <HAL_RCC_ClockConfig+0x1c4>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	4916      	ldr	r1, [pc, #88]	; (8002d54 <HAL_RCC_ClockConfig+0x1c4>)
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0308 	and.w	r3, r3, #8
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d009      	beq.n	8002d1e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d0a:	4b12      	ldr	r3, [pc, #72]	; (8002d54 <HAL_RCC_ClockConfig+0x1c4>)
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	00db      	lsls	r3, r3, #3
 8002d18:	490e      	ldr	r1, [pc, #56]	; (8002d54 <HAL_RCC_ClockConfig+0x1c4>)
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d1e:	f000 f821 	bl	8002d64 <HAL_RCC_GetSysClockFreq>
 8002d22:	4602      	mov	r2, r0
 8002d24:	4b0b      	ldr	r3, [pc, #44]	; (8002d54 <HAL_RCC_ClockConfig+0x1c4>)
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	091b      	lsrs	r3, r3, #4
 8002d2a:	f003 030f 	and.w	r3, r3, #15
 8002d2e:	490a      	ldr	r1, [pc, #40]	; (8002d58 <HAL_RCC_ClockConfig+0x1c8>)
 8002d30:	5ccb      	ldrb	r3, [r1, r3]
 8002d32:	fa22 f303 	lsr.w	r3, r2, r3
 8002d36:	4a09      	ldr	r2, [pc, #36]	; (8002d5c <HAL_RCC_ClockConfig+0x1cc>)
 8002d38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d3a:	4b09      	ldr	r3, [pc, #36]	; (8002d60 <HAL_RCC_ClockConfig+0x1d0>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f7ff f8a6 	bl	8001e90 <HAL_InitTick>

  return HAL_OK;
 8002d44:	2300      	movs	r3, #0
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3710      	adds	r7, #16
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	40022000 	.word	0x40022000
 8002d54:	40021000 	.word	0x40021000
 8002d58:	08007238 	.word	0x08007238
 8002d5c:	20000000 	.word	0x20000000
 8002d60:	20000004 	.word	0x20000004

08002d64 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d64:	b490      	push	{r4, r7}
 8002d66:	b08a      	sub	sp, #40	; 0x28
 8002d68:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002d6a:	4b2a      	ldr	r3, [pc, #168]	; (8002e14 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002d6c:	1d3c      	adds	r4, r7, #4
 8002d6e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d70:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002d74:	f240 2301 	movw	r3, #513	; 0x201
 8002d78:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	61fb      	str	r3, [r7, #28]
 8002d7e:	2300      	movs	r3, #0
 8002d80:	61bb      	str	r3, [r7, #24]
 8002d82:	2300      	movs	r3, #0
 8002d84:	627b      	str	r3, [r7, #36]	; 0x24
 8002d86:	2300      	movs	r3, #0
 8002d88:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d8e:	4b22      	ldr	r3, [pc, #136]	; (8002e18 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	f003 030c 	and.w	r3, r3, #12
 8002d9a:	2b04      	cmp	r3, #4
 8002d9c:	d002      	beq.n	8002da4 <HAL_RCC_GetSysClockFreq+0x40>
 8002d9e:	2b08      	cmp	r3, #8
 8002da0:	d003      	beq.n	8002daa <HAL_RCC_GetSysClockFreq+0x46>
 8002da2:	e02d      	b.n	8002e00 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002da4:	4b1d      	ldr	r3, [pc, #116]	; (8002e1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002da6:	623b      	str	r3, [r7, #32]
      break;
 8002da8:	e02d      	b.n	8002e06 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	0c9b      	lsrs	r3, r3, #18
 8002dae:	f003 030f 	and.w	r3, r3, #15
 8002db2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002db6:	4413      	add	r3, r2
 8002db8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002dbc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d013      	beq.n	8002df0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002dc8:	4b13      	ldr	r3, [pc, #76]	; (8002e18 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	0c5b      	lsrs	r3, r3, #17
 8002dce:	f003 0301 	and.w	r3, r3, #1
 8002dd2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002dd6:	4413      	add	r3, r2
 8002dd8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002ddc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	4a0e      	ldr	r2, [pc, #56]	; (8002e1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002de2:	fb02 f203 	mul.w	r2, r2, r3
 8002de6:	69bb      	ldr	r3, [r7, #24]
 8002de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dec:	627b      	str	r3, [r7, #36]	; 0x24
 8002dee:	e004      	b.n	8002dfa <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	4a0b      	ldr	r2, [pc, #44]	; (8002e20 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002df4:	fb02 f303 	mul.w	r3, r2, r3
 8002df8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dfc:	623b      	str	r3, [r7, #32]
      break;
 8002dfe:	e002      	b.n	8002e06 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002e00:	4b06      	ldr	r3, [pc, #24]	; (8002e1c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002e02:	623b      	str	r3, [r7, #32]
      break;
 8002e04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e06:	6a3b      	ldr	r3, [r7, #32]
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3728      	adds	r7, #40	; 0x28
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bc90      	pop	{r4, r7}
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	08007228 	.word	0x08007228
 8002e18:	40021000 	.word	0x40021000
 8002e1c:	007a1200 	.word	0x007a1200
 8002e20:	003d0900 	.word	0x003d0900

08002e24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e28:	4b02      	ldr	r3, [pc, #8]	; (8002e34 <HAL_RCC_GetHCLKFreq+0x10>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bc80      	pop	{r7}
 8002e32:	4770      	bx	lr
 8002e34:	20000000 	.word	0x20000000

08002e38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e3c:	f7ff fff2 	bl	8002e24 <HAL_RCC_GetHCLKFreq>
 8002e40:	4602      	mov	r2, r0
 8002e42:	4b05      	ldr	r3, [pc, #20]	; (8002e58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	0a1b      	lsrs	r3, r3, #8
 8002e48:	f003 0307 	and.w	r3, r3, #7
 8002e4c:	4903      	ldr	r1, [pc, #12]	; (8002e5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e4e:	5ccb      	ldrb	r3, [r1, r3]
 8002e50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	40021000 	.word	0x40021000
 8002e5c:	08007248 	.word	0x08007248

08002e60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e64:	f7ff ffde 	bl	8002e24 <HAL_RCC_GetHCLKFreq>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	4b05      	ldr	r3, [pc, #20]	; (8002e80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	0adb      	lsrs	r3, r3, #11
 8002e70:	f003 0307 	and.w	r3, r3, #7
 8002e74:	4903      	ldr	r1, [pc, #12]	; (8002e84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e76:	5ccb      	ldrb	r3, [r1, r3]
 8002e78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	40021000 	.word	0x40021000
 8002e84:	08007248 	.word	0x08007248

08002e88 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b085      	sub	sp, #20
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002e90:	4b0a      	ldr	r3, [pc, #40]	; (8002ebc <RCC_Delay+0x34>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a0a      	ldr	r2, [pc, #40]	; (8002ec0 <RCC_Delay+0x38>)
 8002e96:	fba2 2303 	umull	r2, r3, r2, r3
 8002e9a:	0a5b      	lsrs	r3, r3, #9
 8002e9c:	687a      	ldr	r2, [r7, #4]
 8002e9e:	fb02 f303 	mul.w	r3, r2, r3
 8002ea2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002ea4:	bf00      	nop
  }
  while (Delay --);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	1e5a      	subs	r2, r3, #1
 8002eaa:	60fa      	str	r2, [r7, #12]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d1f9      	bne.n	8002ea4 <RCC_Delay+0x1c>
}
 8002eb0:	bf00      	nop
 8002eb2:	bf00      	nop
 8002eb4:	3714      	adds	r7, #20
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bc80      	pop	{r7}
 8002eba:	4770      	bx	lr
 8002ebc:	20000000 	.word	0x20000000
 8002ec0:	10624dd3 	.word	0x10624dd3

08002ec4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d101      	bne.n	8002ed6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e041      	b.n	8002f5a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d106      	bne.n	8002ef0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f7fe fdf8 	bl	8001ae0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2202      	movs	r2, #2
 8002ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	3304      	adds	r3, #4
 8002f00:	4619      	mov	r1, r3
 8002f02:	4610      	mov	r0, r2
 8002f04:	f000 fc1c 	bl	8003740 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2201      	movs	r2, #1
 8002f14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2201      	movs	r2, #1
 8002f24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2201      	movs	r2, #1
 8002f34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2201      	movs	r2, #1
 8002f44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2201      	movs	r2, #1
 8002f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f58:	2300      	movs	r3, #0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3708      	adds	r7, #8
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
	...

08002f64 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b085      	sub	sp, #20
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d001      	beq.n	8002f7c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	e032      	b.n	8002fe2 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2202      	movs	r2, #2
 8002f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a18      	ldr	r2, [pc, #96]	; (8002fec <HAL_TIM_Base_Start+0x88>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d00e      	beq.n	8002fac <HAL_TIM_Base_Start+0x48>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f96:	d009      	beq.n	8002fac <HAL_TIM_Base_Start+0x48>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a14      	ldr	r2, [pc, #80]	; (8002ff0 <HAL_TIM_Base_Start+0x8c>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d004      	beq.n	8002fac <HAL_TIM_Base_Start+0x48>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a13      	ldr	r2, [pc, #76]	; (8002ff4 <HAL_TIM_Base_Start+0x90>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d111      	bne.n	8002fd0 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	f003 0307 	and.w	r3, r3, #7
 8002fb6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2b06      	cmp	r3, #6
 8002fbc:	d010      	beq.n	8002fe0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f042 0201 	orr.w	r2, r2, #1
 8002fcc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fce:	e007      	b.n	8002fe0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f042 0201 	orr.w	r2, r2, #1
 8002fde:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3714      	adds	r7, #20
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bc80      	pop	{r7}
 8002fea:	4770      	bx	lr
 8002fec:	40012c00 	.word	0x40012c00
 8002ff0:	40000400 	.word	0x40000400
 8002ff4:	40000800 	.word	0x40000800

08002ff8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d101      	bne.n	800300a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e041      	b.n	800308e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003010:	b2db      	uxtb	r3, r3
 8003012:	2b00      	cmp	r3, #0
 8003014:	d106      	bne.n	8003024 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2200      	movs	r2, #0
 800301a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f7fe fd04 	bl	8001a2c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2202      	movs	r2, #2
 8003028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	3304      	adds	r3, #4
 8003034:	4619      	mov	r1, r3
 8003036:	4610      	mov	r0, r2
 8003038:	f000 fb82 	bl	8003740 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2201      	movs	r2, #1
 8003048:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2201      	movs	r2, #1
 8003060:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3708      	adds	r7, #8
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
	...

08003098 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b084      	sub	sp, #16
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
 80030a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d109      	bne.n	80030bc <HAL_TIM_PWM_Start+0x24>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	bf14      	ite	ne
 80030b4:	2301      	movne	r3, #1
 80030b6:	2300      	moveq	r3, #0
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	e022      	b.n	8003102 <HAL_TIM_PWM_Start+0x6a>
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	2b04      	cmp	r3, #4
 80030c0:	d109      	bne.n	80030d6 <HAL_TIM_PWM_Start+0x3e>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	bf14      	ite	ne
 80030ce:	2301      	movne	r3, #1
 80030d0:	2300      	moveq	r3, #0
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	e015      	b.n	8003102 <HAL_TIM_PWM_Start+0x6a>
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	2b08      	cmp	r3, #8
 80030da:	d109      	bne.n	80030f0 <HAL_TIM_PWM_Start+0x58>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	bf14      	ite	ne
 80030e8:	2301      	movne	r3, #1
 80030ea:	2300      	moveq	r3, #0
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	e008      	b.n	8003102 <HAL_TIM_PWM_Start+0x6a>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	bf14      	ite	ne
 80030fc:	2301      	movne	r3, #1
 80030fe:	2300      	moveq	r3, #0
 8003100:	b2db      	uxtb	r3, r3
 8003102:	2b00      	cmp	r3, #0
 8003104:	d001      	beq.n	800310a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e05e      	b.n	80031c8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d104      	bne.n	800311a <HAL_TIM_PWM_Start+0x82>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2202      	movs	r2, #2
 8003114:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003118:	e013      	b.n	8003142 <HAL_TIM_PWM_Start+0xaa>
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	2b04      	cmp	r3, #4
 800311e:	d104      	bne.n	800312a <HAL_TIM_PWM_Start+0x92>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2202      	movs	r2, #2
 8003124:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003128:	e00b      	b.n	8003142 <HAL_TIM_PWM_Start+0xaa>
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	2b08      	cmp	r3, #8
 800312e:	d104      	bne.n	800313a <HAL_TIM_PWM_Start+0xa2>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2202      	movs	r2, #2
 8003134:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003138:	e003      	b.n	8003142 <HAL_TIM_PWM_Start+0xaa>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2202      	movs	r2, #2
 800313e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2201      	movs	r2, #1
 8003148:	6839      	ldr	r1, [r7, #0]
 800314a:	4618      	mov	r0, r3
 800314c:	f000 fd78 	bl	8003c40 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a1e      	ldr	r2, [pc, #120]	; (80031d0 <HAL_TIM_PWM_Start+0x138>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d107      	bne.n	800316a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003168:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a18      	ldr	r2, [pc, #96]	; (80031d0 <HAL_TIM_PWM_Start+0x138>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d00e      	beq.n	8003192 <HAL_TIM_PWM_Start+0xfa>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800317c:	d009      	beq.n	8003192 <HAL_TIM_PWM_Start+0xfa>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a14      	ldr	r2, [pc, #80]	; (80031d4 <HAL_TIM_PWM_Start+0x13c>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d004      	beq.n	8003192 <HAL_TIM_PWM_Start+0xfa>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a12      	ldr	r2, [pc, #72]	; (80031d8 <HAL_TIM_PWM_Start+0x140>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d111      	bne.n	80031b6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	f003 0307 	and.w	r3, r3, #7
 800319c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2b06      	cmp	r3, #6
 80031a2:	d010      	beq.n	80031c6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f042 0201 	orr.w	r2, r2, #1
 80031b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031b4:	e007      	b.n	80031c6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f042 0201 	orr.w	r2, r2, #1
 80031c4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031c6:	2300      	movs	r3, #0
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3710      	adds	r7, #16
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	40012c00 	.word	0x40012c00
 80031d4:	40000400 	.word	0x40000400
 80031d8:	40000800 	.word	0x40000800

080031dc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b086      	sub	sp, #24
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d101      	bne.n	80031f0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e093      	b.n	8003318 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d106      	bne.n	800320a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f7fe fc2d 	bl	8001a64 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2202      	movs	r2, #2
 800320e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	687a      	ldr	r2, [r7, #4]
 800321a:	6812      	ldr	r2, [r2, #0]
 800321c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003220:	f023 0307 	bic.w	r3, r3, #7
 8003224:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	3304      	adds	r3, #4
 800322e:	4619      	mov	r1, r3
 8003230:	4610      	mov	r0, r2
 8003232:	f000 fa85 	bl	8003740 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	699b      	ldr	r3, [r3, #24]
 8003244:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	6a1b      	ldr	r3, [r3, #32]
 800324c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	697a      	ldr	r2, [r7, #20]
 8003254:	4313      	orrs	r3, r2
 8003256:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800325e:	f023 0303 	bic.w	r3, r3, #3
 8003262:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	689a      	ldr	r2, [r3, #8]
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	699b      	ldr	r3, [r3, #24]
 800326c:	021b      	lsls	r3, r3, #8
 800326e:	4313      	orrs	r3, r2
 8003270:	693a      	ldr	r2, [r7, #16]
 8003272:	4313      	orrs	r3, r2
 8003274:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800327c:	f023 030c 	bic.w	r3, r3, #12
 8003280:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003288:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800328c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	68da      	ldr	r2, [r3, #12]
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	69db      	ldr	r3, [r3, #28]
 8003296:	021b      	lsls	r3, r3, #8
 8003298:	4313      	orrs	r3, r2
 800329a:	693a      	ldr	r2, [r7, #16]
 800329c:	4313      	orrs	r3, r2
 800329e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	691b      	ldr	r3, [r3, #16]
 80032a4:	011a      	lsls	r2, r3, #4
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	6a1b      	ldr	r3, [r3, #32]
 80032aa:	031b      	lsls	r3, r3, #12
 80032ac:	4313      	orrs	r3, r2
 80032ae:	693a      	ldr	r2, [r7, #16]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80032ba:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	685a      	ldr	r2, [r3, #4]
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	695b      	ldr	r3, [r3, #20]
 80032c4:	011b      	lsls	r3, r3, #4
 80032c6:	4313      	orrs	r3, r2
 80032c8:	68fa      	ldr	r2, [r7, #12]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	697a      	ldr	r2, [r7, #20]
 80032d4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	693a      	ldr	r2, [r7, #16]
 80032dc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	68fa      	ldr	r2, [r7, #12]
 80032e4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2201      	movs	r2, #1
 80032ea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2201      	movs	r2, #1
 80032f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2201      	movs	r2, #1
 80032fa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2201      	movs	r2, #1
 8003302:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2201      	movs	r2, #1
 800330a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2201      	movs	r2, #1
 8003312:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003316:	2300      	movs	r3, #0
}
 8003318:	4618      	mov	r0, r3
 800331a:	3718      	adds	r7, #24
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b084      	sub	sp, #16
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003330:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003338:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003340:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003348:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d110      	bne.n	8003372 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003350:	7bfb      	ldrb	r3, [r7, #15]
 8003352:	2b01      	cmp	r3, #1
 8003354:	d102      	bne.n	800335c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003356:	7b7b      	ldrb	r3, [r7, #13]
 8003358:	2b01      	cmp	r3, #1
 800335a:	d001      	beq.n	8003360 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	e069      	b.n	8003434 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2202      	movs	r2, #2
 8003364:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2202      	movs	r2, #2
 800336c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003370:	e031      	b.n	80033d6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	2b04      	cmp	r3, #4
 8003376:	d110      	bne.n	800339a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003378:	7bbb      	ldrb	r3, [r7, #14]
 800337a:	2b01      	cmp	r3, #1
 800337c:	d102      	bne.n	8003384 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800337e:	7b3b      	ldrb	r3, [r7, #12]
 8003380:	2b01      	cmp	r3, #1
 8003382:	d001      	beq.n	8003388 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e055      	b.n	8003434 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2202      	movs	r2, #2
 800338c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2202      	movs	r2, #2
 8003394:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003398:	e01d      	b.n	80033d6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800339a:	7bfb      	ldrb	r3, [r7, #15]
 800339c:	2b01      	cmp	r3, #1
 800339e:	d108      	bne.n	80033b2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80033a0:	7bbb      	ldrb	r3, [r7, #14]
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d105      	bne.n	80033b2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80033a6:	7b7b      	ldrb	r3, [r7, #13]
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d102      	bne.n	80033b2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80033ac:	7b3b      	ldrb	r3, [r7, #12]
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d001      	beq.n	80033b6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e03e      	b.n	8003434 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2202      	movs	r2, #2
 80033ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2202      	movs	r2, #2
 80033c2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2202      	movs	r2, #2
 80033ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2202      	movs	r2, #2
 80033d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d003      	beq.n	80033e4 <HAL_TIM_Encoder_Start+0xc4>
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	2b04      	cmp	r3, #4
 80033e0:	d008      	beq.n	80033f4 <HAL_TIM_Encoder_Start+0xd4>
 80033e2:	e00f      	b.n	8003404 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	2201      	movs	r2, #1
 80033ea:	2100      	movs	r1, #0
 80033ec:	4618      	mov	r0, r3
 80033ee:	f000 fc27 	bl	8003c40 <TIM_CCxChannelCmd>
      break;
 80033f2:	e016      	b.n	8003422 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	2201      	movs	r2, #1
 80033fa:	2104      	movs	r1, #4
 80033fc:	4618      	mov	r0, r3
 80033fe:	f000 fc1f 	bl	8003c40 <TIM_CCxChannelCmd>
      break;
 8003402:	e00e      	b.n	8003422 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	2201      	movs	r2, #1
 800340a:	2100      	movs	r1, #0
 800340c:	4618      	mov	r0, r3
 800340e:	f000 fc17 	bl	8003c40 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2201      	movs	r2, #1
 8003418:	2104      	movs	r1, #4
 800341a:	4618      	mov	r0, r3
 800341c:	f000 fc10 	bl	8003c40 <TIM_CCxChannelCmd>
      break;
 8003420:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f042 0201 	orr.w	r2, r2, #1
 8003430:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003432:	2300      	movs	r3, #0
}
 8003434:	4618      	mov	r0, r3
 8003436:	3710      	adds	r7, #16
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	60f8      	str	r0, [r7, #12]
 8003444:	60b9      	str	r1, [r7, #8]
 8003446:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800344e:	2b01      	cmp	r3, #1
 8003450:	d101      	bne.n	8003456 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003452:	2302      	movs	r3, #2
 8003454:	e0ac      	b.n	80035b0 <HAL_TIM_PWM_ConfigChannel+0x174>
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2201      	movs	r2, #1
 800345a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2b0c      	cmp	r3, #12
 8003462:	f200 809f 	bhi.w	80035a4 <HAL_TIM_PWM_ConfigChannel+0x168>
 8003466:	a201      	add	r2, pc, #4	; (adr r2, 800346c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800346c:	080034a1 	.word	0x080034a1
 8003470:	080035a5 	.word	0x080035a5
 8003474:	080035a5 	.word	0x080035a5
 8003478:	080035a5 	.word	0x080035a5
 800347c:	080034e1 	.word	0x080034e1
 8003480:	080035a5 	.word	0x080035a5
 8003484:	080035a5 	.word	0x080035a5
 8003488:	080035a5 	.word	0x080035a5
 800348c:	08003523 	.word	0x08003523
 8003490:	080035a5 	.word	0x080035a5
 8003494:	080035a5 	.word	0x080035a5
 8003498:	080035a5 	.word	0x080035a5
 800349c:	08003563 	.word	0x08003563
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	68b9      	ldr	r1, [r7, #8]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f000 f9ac 	bl	8003804 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	699a      	ldr	r2, [r3, #24]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f042 0208 	orr.w	r2, r2, #8
 80034ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	699a      	ldr	r2, [r3, #24]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f022 0204 	bic.w	r2, r2, #4
 80034ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	6999      	ldr	r1, [r3, #24]
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	691a      	ldr	r2, [r3, #16]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	430a      	orrs	r2, r1
 80034dc:	619a      	str	r2, [r3, #24]
      break;
 80034de:	e062      	b.n	80035a6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	68b9      	ldr	r1, [r7, #8]
 80034e6:	4618      	mov	r0, r3
 80034e8:	f000 f9f2 	bl	80038d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	699a      	ldr	r2, [r3, #24]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	699a      	ldr	r2, [r3, #24]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800350a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	6999      	ldr	r1, [r3, #24]
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	691b      	ldr	r3, [r3, #16]
 8003516:	021a      	lsls	r2, r3, #8
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	430a      	orrs	r2, r1
 800351e:	619a      	str	r2, [r3, #24]
      break;
 8003520:	e041      	b.n	80035a6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	68b9      	ldr	r1, [r7, #8]
 8003528:	4618      	mov	r0, r3
 800352a:	f000 fa3b 	bl	80039a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	69da      	ldr	r2, [r3, #28]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f042 0208 	orr.w	r2, r2, #8
 800353c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	69da      	ldr	r2, [r3, #28]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f022 0204 	bic.w	r2, r2, #4
 800354c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	69d9      	ldr	r1, [r3, #28]
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	691a      	ldr	r2, [r3, #16]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	430a      	orrs	r2, r1
 800355e:	61da      	str	r2, [r3, #28]
      break;
 8003560:	e021      	b.n	80035a6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	68b9      	ldr	r1, [r7, #8]
 8003568:	4618      	mov	r0, r3
 800356a:	f000 fa85 	bl	8003a78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	69da      	ldr	r2, [r3, #28]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800357c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	69da      	ldr	r2, [r3, #28]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800358c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	69d9      	ldr	r1, [r3, #28]
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	691b      	ldr	r3, [r3, #16]
 8003598:	021a      	lsls	r2, r3, #8
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	430a      	orrs	r2, r1
 80035a0:	61da      	str	r2, [r3, #28]
      break;
 80035a2:	e000      	b.n	80035a6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80035a4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2200      	movs	r2, #0
 80035aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3710      	adds	r7, #16
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
 80035c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d101      	bne.n	80035d0 <HAL_TIM_ConfigClockSource+0x18>
 80035cc:	2302      	movs	r3, #2
 80035ce:	e0b3      	b.n	8003738 <HAL_TIM_ConfigClockSource+0x180>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2202      	movs	r2, #2
 80035dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80035ee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80035f6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	68fa      	ldr	r2, [r7, #12]
 80035fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003608:	d03e      	beq.n	8003688 <HAL_TIM_ConfigClockSource+0xd0>
 800360a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800360e:	f200 8087 	bhi.w	8003720 <HAL_TIM_ConfigClockSource+0x168>
 8003612:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003616:	f000 8085 	beq.w	8003724 <HAL_TIM_ConfigClockSource+0x16c>
 800361a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800361e:	d87f      	bhi.n	8003720 <HAL_TIM_ConfigClockSource+0x168>
 8003620:	2b70      	cmp	r3, #112	; 0x70
 8003622:	d01a      	beq.n	800365a <HAL_TIM_ConfigClockSource+0xa2>
 8003624:	2b70      	cmp	r3, #112	; 0x70
 8003626:	d87b      	bhi.n	8003720 <HAL_TIM_ConfigClockSource+0x168>
 8003628:	2b60      	cmp	r3, #96	; 0x60
 800362a:	d050      	beq.n	80036ce <HAL_TIM_ConfigClockSource+0x116>
 800362c:	2b60      	cmp	r3, #96	; 0x60
 800362e:	d877      	bhi.n	8003720 <HAL_TIM_ConfigClockSource+0x168>
 8003630:	2b50      	cmp	r3, #80	; 0x50
 8003632:	d03c      	beq.n	80036ae <HAL_TIM_ConfigClockSource+0xf6>
 8003634:	2b50      	cmp	r3, #80	; 0x50
 8003636:	d873      	bhi.n	8003720 <HAL_TIM_ConfigClockSource+0x168>
 8003638:	2b40      	cmp	r3, #64	; 0x40
 800363a:	d058      	beq.n	80036ee <HAL_TIM_ConfigClockSource+0x136>
 800363c:	2b40      	cmp	r3, #64	; 0x40
 800363e:	d86f      	bhi.n	8003720 <HAL_TIM_ConfigClockSource+0x168>
 8003640:	2b30      	cmp	r3, #48	; 0x30
 8003642:	d064      	beq.n	800370e <HAL_TIM_ConfigClockSource+0x156>
 8003644:	2b30      	cmp	r3, #48	; 0x30
 8003646:	d86b      	bhi.n	8003720 <HAL_TIM_ConfigClockSource+0x168>
 8003648:	2b20      	cmp	r3, #32
 800364a:	d060      	beq.n	800370e <HAL_TIM_ConfigClockSource+0x156>
 800364c:	2b20      	cmp	r3, #32
 800364e:	d867      	bhi.n	8003720 <HAL_TIM_ConfigClockSource+0x168>
 8003650:	2b00      	cmp	r3, #0
 8003652:	d05c      	beq.n	800370e <HAL_TIM_ConfigClockSource+0x156>
 8003654:	2b10      	cmp	r3, #16
 8003656:	d05a      	beq.n	800370e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003658:	e062      	b.n	8003720 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6818      	ldr	r0, [r3, #0]
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	6899      	ldr	r1, [r3, #8]
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	685a      	ldr	r2, [r3, #4]
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	f000 faca 	bl	8003c02 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800367c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	68fa      	ldr	r2, [r7, #12]
 8003684:	609a      	str	r2, [r3, #8]
      break;
 8003686:	e04e      	b.n	8003726 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6818      	ldr	r0, [r3, #0]
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	6899      	ldr	r1, [r3, #8]
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	685a      	ldr	r2, [r3, #4]
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	f000 fab3 	bl	8003c02 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	689a      	ldr	r2, [r3, #8]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80036aa:	609a      	str	r2, [r3, #8]
      break;
 80036ac:	e03b      	b.n	8003726 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6818      	ldr	r0, [r3, #0]
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	6859      	ldr	r1, [r3, #4]
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	68db      	ldr	r3, [r3, #12]
 80036ba:	461a      	mov	r2, r3
 80036bc:	f000 fa2a 	bl	8003b14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	2150      	movs	r1, #80	; 0x50
 80036c6:	4618      	mov	r0, r3
 80036c8:	f000 fa81 	bl	8003bce <TIM_ITRx_SetConfig>
      break;
 80036cc:	e02b      	b.n	8003726 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6818      	ldr	r0, [r3, #0]
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	6859      	ldr	r1, [r3, #4]
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	461a      	mov	r2, r3
 80036dc:	f000 fa48 	bl	8003b70 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2160      	movs	r1, #96	; 0x60
 80036e6:	4618      	mov	r0, r3
 80036e8:	f000 fa71 	bl	8003bce <TIM_ITRx_SetConfig>
      break;
 80036ec:	e01b      	b.n	8003726 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6818      	ldr	r0, [r3, #0]
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	6859      	ldr	r1, [r3, #4]
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	461a      	mov	r2, r3
 80036fc:	f000 fa0a 	bl	8003b14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	2140      	movs	r1, #64	; 0x40
 8003706:	4618      	mov	r0, r3
 8003708:	f000 fa61 	bl	8003bce <TIM_ITRx_SetConfig>
      break;
 800370c:	e00b      	b.n	8003726 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4619      	mov	r1, r3
 8003718:	4610      	mov	r0, r2
 800371a:	f000 fa58 	bl	8003bce <TIM_ITRx_SetConfig>
        break;
 800371e:	e002      	b.n	8003726 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003720:	bf00      	nop
 8003722:	e000      	b.n	8003726 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003724:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2201      	movs	r2, #1
 800372a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003736:	2300      	movs	r3, #0
}
 8003738:	4618      	mov	r0, r3
 800373a:	3710      	adds	r7, #16
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}

08003740 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003740:	b480      	push	{r7}
 8003742:	b085      	sub	sp, #20
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	4a29      	ldr	r2, [pc, #164]	; (80037f8 <TIM_Base_SetConfig+0xb8>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d00b      	beq.n	8003770 <TIM_Base_SetConfig+0x30>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800375e:	d007      	beq.n	8003770 <TIM_Base_SetConfig+0x30>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	4a26      	ldr	r2, [pc, #152]	; (80037fc <TIM_Base_SetConfig+0xbc>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d003      	beq.n	8003770 <TIM_Base_SetConfig+0x30>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	4a25      	ldr	r2, [pc, #148]	; (8003800 <TIM_Base_SetConfig+0xc0>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d108      	bne.n	8003782 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003776:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	68fa      	ldr	r2, [r7, #12]
 800377e:	4313      	orrs	r3, r2
 8003780:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a1c      	ldr	r2, [pc, #112]	; (80037f8 <TIM_Base_SetConfig+0xb8>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d00b      	beq.n	80037a2 <TIM_Base_SetConfig+0x62>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003790:	d007      	beq.n	80037a2 <TIM_Base_SetConfig+0x62>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a19      	ldr	r2, [pc, #100]	; (80037fc <TIM_Base_SetConfig+0xbc>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d003      	beq.n	80037a2 <TIM_Base_SetConfig+0x62>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a18      	ldr	r2, [pc, #96]	; (8003800 <TIM_Base_SetConfig+0xc0>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d108      	bne.n	80037b4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	68fa      	ldr	r2, [r7, #12]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	695b      	ldr	r3, [r3, #20]
 80037be:	4313      	orrs	r3, r2
 80037c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	68fa      	ldr	r2, [r7, #12]
 80037c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	689a      	ldr	r2, [r3, #8]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	4a07      	ldr	r2, [pc, #28]	; (80037f8 <TIM_Base_SetConfig+0xb8>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d103      	bne.n	80037e8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	691a      	ldr	r2, [r3, #16]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	615a      	str	r2, [r3, #20]
}
 80037ee:	bf00      	nop
 80037f0:	3714      	adds	r7, #20
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bc80      	pop	{r7}
 80037f6:	4770      	bx	lr
 80037f8:	40012c00 	.word	0x40012c00
 80037fc:	40000400 	.word	0x40000400
 8003800:	40000800 	.word	0x40000800

08003804 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003804:	b480      	push	{r7}
 8003806:	b087      	sub	sp, #28
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
 800380c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a1b      	ldr	r3, [r3, #32]
 8003812:	f023 0201 	bic.w	r2, r3, #1
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a1b      	ldr	r3, [r3, #32]
 800381e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	699b      	ldr	r3, [r3, #24]
 800382a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003832:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	f023 0303 	bic.w	r3, r3, #3
 800383a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	68fa      	ldr	r2, [r7, #12]
 8003842:	4313      	orrs	r3, r2
 8003844:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	f023 0302 	bic.w	r3, r3, #2
 800384c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	697a      	ldr	r2, [r7, #20]
 8003854:	4313      	orrs	r3, r2
 8003856:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a1c      	ldr	r2, [pc, #112]	; (80038cc <TIM_OC1_SetConfig+0xc8>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d10c      	bne.n	800387a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	f023 0308 	bic.w	r3, r3, #8
 8003866:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	697a      	ldr	r2, [r7, #20]
 800386e:	4313      	orrs	r3, r2
 8003870:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	f023 0304 	bic.w	r3, r3, #4
 8003878:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a13      	ldr	r2, [pc, #76]	; (80038cc <TIM_OC1_SetConfig+0xc8>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d111      	bne.n	80038a6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003888:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003890:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	695b      	ldr	r3, [r3, #20]
 8003896:	693a      	ldr	r2, [r7, #16]
 8003898:	4313      	orrs	r3, r2
 800389a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	699b      	ldr	r3, [r3, #24]
 80038a0:	693a      	ldr	r2, [r7, #16]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	693a      	ldr	r2, [r7, #16]
 80038aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	68fa      	ldr	r2, [r7, #12]
 80038b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	685a      	ldr	r2, [r3, #4]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	697a      	ldr	r2, [r7, #20]
 80038be:	621a      	str	r2, [r3, #32]
}
 80038c0:	bf00      	nop
 80038c2:	371c      	adds	r7, #28
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bc80      	pop	{r7}
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	40012c00 	.word	0x40012c00

080038d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b087      	sub	sp, #28
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6a1b      	ldr	r3, [r3, #32]
 80038de:	f023 0210 	bic.w	r2, r3, #16
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6a1b      	ldr	r3, [r3, #32]
 80038ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	699b      	ldr	r3, [r3, #24]
 80038f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003906:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	021b      	lsls	r3, r3, #8
 800390e:	68fa      	ldr	r2, [r7, #12]
 8003910:	4313      	orrs	r3, r2
 8003912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	f023 0320 	bic.w	r3, r3, #32
 800391a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	011b      	lsls	r3, r3, #4
 8003922:	697a      	ldr	r2, [r7, #20]
 8003924:	4313      	orrs	r3, r2
 8003926:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	4a1d      	ldr	r2, [pc, #116]	; (80039a0 <TIM_OC2_SetConfig+0xd0>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d10d      	bne.n	800394c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003936:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	011b      	lsls	r3, r3, #4
 800393e:	697a      	ldr	r2, [r7, #20]
 8003940:	4313      	orrs	r3, r2
 8003942:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800394a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a14      	ldr	r2, [pc, #80]	; (80039a0 <TIM_OC2_SetConfig+0xd0>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d113      	bne.n	800397c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800395a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003962:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	695b      	ldr	r3, [r3, #20]
 8003968:	009b      	lsls	r3, r3, #2
 800396a:	693a      	ldr	r2, [r7, #16]
 800396c:	4313      	orrs	r3, r2
 800396e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	699b      	ldr	r3, [r3, #24]
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	693a      	ldr	r2, [r7, #16]
 8003978:	4313      	orrs	r3, r2
 800397a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	693a      	ldr	r2, [r7, #16]
 8003980:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	68fa      	ldr	r2, [r7, #12]
 8003986:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	685a      	ldr	r2, [r3, #4]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	697a      	ldr	r2, [r7, #20]
 8003994:	621a      	str	r2, [r3, #32]
}
 8003996:	bf00      	nop
 8003998:	371c      	adds	r7, #28
 800399a:	46bd      	mov	sp, r7
 800399c:	bc80      	pop	{r7}
 800399e:	4770      	bx	lr
 80039a0:	40012c00 	.word	0x40012c00

080039a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b087      	sub	sp, #28
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a1b      	ldr	r3, [r3, #32]
 80039b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a1b      	ldr	r3, [r3, #32]
 80039be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	69db      	ldr	r3, [r3, #28]
 80039ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	f023 0303 	bic.w	r3, r3, #3
 80039da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	68fa      	ldr	r2, [r7, #12]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80039ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	021b      	lsls	r3, r3, #8
 80039f4:	697a      	ldr	r2, [r7, #20]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a1d      	ldr	r2, [pc, #116]	; (8003a74 <TIM_OC3_SetConfig+0xd0>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d10d      	bne.n	8003a1e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	68db      	ldr	r3, [r3, #12]
 8003a0e:	021b      	lsls	r3, r3, #8
 8003a10:	697a      	ldr	r2, [r7, #20]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a14      	ldr	r2, [pc, #80]	; (8003a74 <TIM_OC3_SetConfig+0xd0>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d113      	bne.n	8003a4e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003a2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	695b      	ldr	r3, [r3, #20]
 8003a3a:	011b      	lsls	r3, r3, #4
 8003a3c:	693a      	ldr	r2, [r7, #16]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	699b      	ldr	r3, [r3, #24]
 8003a46:	011b      	lsls	r3, r3, #4
 8003a48:	693a      	ldr	r2, [r7, #16]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	693a      	ldr	r2, [r7, #16]
 8003a52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	685a      	ldr	r2, [r3, #4]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	697a      	ldr	r2, [r7, #20]
 8003a66:	621a      	str	r2, [r3, #32]
}
 8003a68:	bf00      	nop
 8003a6a:	371c      	adds	r7, #28
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bc80      	pop	{r7}
 8003a70:	4770      	bx	lr
 8003a72:	bf00      	nop
 8003a74:	40012c00 	.word	0x40012c00

08003a78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b087      	sub	sp, #28
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
 8003a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a1b      	ldr	r3, [r3, #32]
 8003a86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6a1b      	ldr	r3, [r3, #32]
 8003a92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	69db      	ldr	r3, [r3, #28]
 8003a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003aa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003aae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	021b      	lsls	r3, r3, #8
 8003ab6:	68fa      	ldr	r2, [r7, #12]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ac2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	031b      	lsls	r3, r3, #12
 8003aca:	693a      	ldr	r2, [r7, #16]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	4a0f      	ldr	r2, [pc, #60]	; (8003b10 <TIM_OC4_SetConfig+0x98>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d109      	bne.n	8003aec <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ade:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	695b      	ldr	r3, [r3, #20]
 8003ae4:	019b      	lsls	r3, r3, #6
 8003ae6:	697a      	ldr	r2, [r7, #20]
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	697a      	ldr	r2, [r7, #20]
 8003af0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	68fa      	ldr	r2, [r7, #12]
 8003af6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	685a      	ldr	r2, [r3, #4]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	693a      	ldr	r2, [r7, #16]
 8003b04:	621a      	str	r2, [r3, #32]
}
 8003b06:	bf00      	nop
 8003b08:	371c      	adds	r7, #28
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bc80      	pop	{r7}
 8003b0e:	4770      	bx	lr
 8003b10:	40012c00 	.word	0x40012c00

08003b14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b087      	sub	sp, #28
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	60f8      	str	r0, [r7, #12]
 8003b1c:	60b9      	str	r1, [r7, #8]
 8003b1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	6a1b      	ldr	r3, [r3, #32]
 8003b24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6a1b      	ldr	r3, [r3, #32]
 8003b2a:	f023 0201 	bic.w	r2, r3, #1
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	699b      	ldr	r3, [r3, #24]
 8003b36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	011b      	lsls	r3, r3, #4
 8003b44:	693a      	ldr	r2, [r7, #16]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	f023 030a 	bic.w	r3, r3, #10
 8003b50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003b52:	697a      	ldr	r2, [r7, #20]
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	693a      	ldr	r2, [r7, #16]
 8003b5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	697a      	ldr	r2, [r7, #20]
 8003b64:	621a      	str	r2, [r3, #32]
}
 8003b66:	bf00      	nop
 8003b68:	371c      	adds	r7, #28
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bc80      	pop	{r7}
 8003b6e:	4770      	bx	lr

08003b70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b087      	sub	sp, #28
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	60f8      	str	r0, [r7, #12]
 8003b78:	60b9      	str	r1, [r7, #8]
 8003b7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6a1b      	ldr	r3, [r3, #32]
 8003b80:	f023 0210 	bic.w	r2, r3, #16
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	699b      	ldr	r3, [r3, #24]
 8003b8c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	6a1b      	ldr	r3, [r3, #32]
 8003b92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b9a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	031b      	lsls	r3, r3, #12
 8003ba0:	697a      	ldr	r2, [r7, #20]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003bac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	011b      	lsls	r3, r3, #4
 8003bb2:	693a      	ldr	r2, [r7, #16]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	697a      	ldr	r2, [r7, #20]
 8003bbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	693a      	ldr	r2, [r7, #16]
 8003bc2:	621a      	str	r2, [r3, #32]
}
 8003bc4:	bf00      	nop
 8003bc6:	371c      	adds	r7, #28
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bc80      	pop	{r7}
 8003bcc:	4770      	bx	lr

08003bce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003bce:	b480      	push	{r7}
 8003bd0:	b085      	sub	sp, #20
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	6078      	str	r0, [r7, #4]
 8003bd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003be4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003be6:	683a      	ldr	r2, [r7, #0]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	f043 0307 	orr.w	r3, r3, #7
 8003bf0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	68fa      	ldr	r2, [r7, #12]
 8003bf6:	609a      	str	r2, [r3, #8]
}
 8003bf8:	bf00      	nop
 8003bfa:	3714      	adds	r7, #20
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bc80      	pop	{r7}
 8003c00:	4770      	bx	lr

08003c02 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003c02:	b480      	push	{r7}
 8003c04:	b087      	sub	sp, #28
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	60f8      	str	r0, [r7, #12]
 8003c0a:	60b9      	str	r1, [r7, #8]
 8003c0c:	607a      	str	r2, [r7, #4]
 8003c0e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003c1c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	021a      	lsls	r2, r3, #8
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	431a      	orrs	r2, r3
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	697a      	ldr	r2, [r7, #20]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	697a      	ldr	r2, [r7, #20]
 8003c34:	609a      	str	r2, [r3, #8]
}
 8003c36:	bf00      	nop
 8003c38:	371c      	adds	r7, #28
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bc80      	pop	{r7}
 8003c3e:	4770      	bx	lr

08003c40 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b087      	sub	sp, #28
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	60b9      	str	r1, [r7, #8]
 8003c4a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	f003 031f 	and.w	r3, r3, #31
 8003c52:	2201      	movs	r2, #1
 8003c54:	fa02 f303 	lsl.w	r3, r2, r3
 8003c58:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6a1a      	ldr	r2, [r3, #32]
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	43db      	mvns	r3, r3
 8003c62:	401a      	ands	r2, r3
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	6a1a      	ldr	r2, [r3, #32]
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	f003 031f 	and.w	r3, r3, #31
 8003c72:	6879      	ldr	r1, [r7, #4]
 8003c74:	fa01 f303 	lsl.w	r3, r1, r3
 8003c78:	431a      	orrs	r2, r3
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	621a      	str	r2, [r3, #32]
}
 8003c7e:	bf00      	nop
 8003c80:	371c      	adds	r7, #28
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bc80      	pop	{r7}
 8003c86:	4770      	bx	lr

08003c88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b085      	sub	sp, #20
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d101      	bne.n	8003ca0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c9c:	2302      	movs	r3, #2
 8003c9e:	e046      	b.n	8003d2e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2202      	movs	r2, #2
 8003cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cc6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	68fa      	ldr	r2, [r7, #12]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	68fa      	ldr	r2, [r7, #12]
 8003cd8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a16      	ldr	r2, [pc, #88]	; (8003d38 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d00e      	beq.n	8003d02 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cec:	d009      	beq.n	8003d02 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a12      	ldr	r2, [pc, #72]	; (8003d3c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d004      	beq.n	8003d02 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a10      	ldr	r2, [pc, #64]	; (8003d40 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d10c      	bne.n	8003d1c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d08:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	68ba      	ldr	r2, [r7, #8]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	68ba      	ldr	r2, [r7, #8]
 8003d1a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3714      	adds	r7, #20
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bc80      	pop	{r7}
 8003d36:	4770      	bx	lr
 8003d38:	40012c00 	.word	0x40012c00
 8003d3c:	40000400 	.word	0x40000400
 8003d40:	40000800 	.word	0x40000800

08003d44 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b082      	sub	sp, #8
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d101      	bne.n	8003d56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e03f      	b.n	8003dd6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d106      	bne.n	8003d70 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f7fd ff06 	bl	8001b7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2224      	movs	r2, #36	; 0x24
 8003d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	68da      	ldr	r2, [r3, #12]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d86:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d88:	6878      	ldr	r0, [r7, #4]
 8003d8a:	f000 fc85 	bl	8004698 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	691a      	ldr	r2, [r3, #16]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d9c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	695a      	ldr	r2, [r3, #20]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003dac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	68da      	ldr	r2, [r3, #12]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003dbc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2220      	movs	r2, #32
 8003dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2220      	movs	r2, #32
 8003dd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003dd4:	2300      	movs	r3, #0
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3708      	adds	r7, #8
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}

08003dde <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dde:	b580      	push	{r7, lr}
 8003de0:	b08a      	sub	sp, #40	; 0x28
 8003de2:	af02      	add	r7, sp, #8
 8003de4:	60f8      	str	r0, [r7, #12]
 8003de6:	60b9      	str	r1, [r7, #8]
 8003de8:	603b      	str	r3, [r7, #0]
 8003dea:	4613      	mov	r3, r2
 8003dec:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003dee:	2300      	movs	r3, #0
 8003df0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	2b20      	cmp	r3, #32
 8003dfc:	d17c      	bne.n	8003ef8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d002      	beq.n	8003e0a <HAL_UART_Transmit+0x2c>
 8003e04:	88fb      	ldrh	r3, [r7, #6]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d101      	bne.n	8003e0e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e075      	b.n	8003efa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d101      	bne.n	8003e1c <HAL_UART_Transmit+0x3e>
 8003e18:	2302      	movs	r3, #2
 8003e1a:	e06e      	b.n	8003efa <HAL_UART_Transmit+0x11c>
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2200      	movs	r2, #0
 8003e28:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2221      	movs	r2, #33	; 0x21
 8003e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e32:	f7fe f86f 	bl	8001f14 <HAL_GetTick>
 8003e36:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	88fa      	ldrh	r2, [r7, #6]
 8003e3c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	88fa      	ldrh	r2, [r7, #6]
 8003e42:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e4c:	d108      	bne.n	8003e60 <HAL_UART_Transmit+0x82>
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d104      	bne.n	8003e60 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003e56:	2300      	movs	r3, #0
 8003e58:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	61bb      	str	r3, [r7, #24]
 8003e5e:	e003      	b.n	8003e68 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e64:	2300      	movs	r3, #0
 8003e66:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003e70:	e02a      	b.n	8003ec8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	9300      	str	r3, [sp, #0]
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	2180      	movs	r1, #128	; 0x80
 8003e7c:	68f8      	ldr	r0, [r7, #12]
 8003e7e:	f000 fa38 	bl	80042f2 <UART_WaitOnFlagUntilTimeout>
 8003e82:	4603      	mov	r3, r0
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d001      	beq.n	8003e8c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003e88:	2303      	movs	r3, #3
 8003e8a:	e036      	b.n	8003efa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003e8c:	69fb      	ldr	r3, [r7, #28]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d10b      	bne.n	8003eaa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e92:	69bb      	ldr	r3, [r7, #24]
 8003e94:	881b      	ldrh	r3, [r3, #0]
 8003e96:	461a      	mov	r2, r3
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ea0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003ea2:	69bb      	ldr	r3, [r7, #24]
 8003ea4:	3302      	adds	r3, #2
 8003ea6:	61bb      	str	r3, [r7, #24]
 8003ea8:	e007      	b.n	8003eba <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	781a      	ldrb	r2, [r3, #0]
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	3301      	adds	r3, #1
 8003eb8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	3b01      	subs	r3, #1
 8003ec2:	b29a      	uxth	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d1cf      	bne.n	8003e72 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	9300      	str	r3, [sp, #0]
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	2140      	movs	r1, #64	; 0x40
 8003edc:	68f8      	ldr	r0, [r7, #12]
 8003ede:	f000 fa08 	bl	80042f2 <UART_WaitOnFlagUntilTimeout>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d001      	beq.n	8003eec <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	e006      	b.n	8003efa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2220      	movs	r2, #32
 8003ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	e000      	b.n	8003efa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003ef8:	2302      	movs	r3, #2
  }
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3720      	adds	r7, #32
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f02:	b580      	push	{r7, lr}
 8003f04:	b084      	sub	sp, #16
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	60f8      	str	r0, [r7, #12]
 8003f0a:	60b9      	str	r1, [r7, #8]
 8003f0c:	4613      	mov	r3, r2
 8003f0e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	2b20      	cmp	r3, #32
 8003f1a:	d11d      	bne.n	8003f58 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d002      	beq.n	8003f28 <HAL_UART_Receive_IT+0x26>
 8003f22:	88fb      	ldrh	r3, [r7, #6]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d101      	bne.n	8003f2c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e016      	b.n	8003f5a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d101      	bne.n	8003f3a <HAL_UART_Receive_IT+0x38>
 8003f36:	2302      	movs	r3, #2
 8003f38:	e00f      	b.n	8003f5a <HAL_UART_Receive_IT+0x58>
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2200      	movs	r2, #0
 8003f46:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8003f48:	88fb      	ldrh	r3, [r7, #6]
 8003f4a:	461a      	mov	r2, r3
 8003f4c:	68b9      	ldr	r1, [r7, #8]
 8003f4e:	68f8      	ldr	r0, [r7, #12]
 8003f50:	f000 fa19 	bl	8004386 <UART_Start_Receive_IT>
 8003f54:	4603      	mov	r3, r0
 8003f56:	e000      	b.n	8003f5a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003f58:	2302      	movs	r3, #2
  }
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3710      	adds	r7, #16
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
	...

08003f64 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b08a      	sub	sp, #40	; 0x28
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	695b      	ldr	r3, [r3, #20]
 8003f82:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8003f84:	2300      	movs	r3, #0
 8003f86:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f8e:	f003 030f 	and.w	r3, r3, #15
 8003f92:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8003f94:	69bb      	ldr	r3, [r7, #24]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d10d      	bne.n	8003fb6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f9c:	f003 0320 	and.w	r3, r3, #32
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d008      	beq.n	8003fb6 <HAL_UART_IRQHandler+0x52>
 8003fa4:	6a3b      	ldr	r3, [r7, #32]
 8003fa6:	f003 0320 	and.w	r3, r3, #32
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d003      	beq.n	8003fb6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f000 fac9 	bl	8004546 <UART_Receive_IT>
      return;
 8003fb4:	e17b      	b.n	80042ae <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003fb6:	69bb      	ldr	r3, [r7, #24]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	f000 80b1 	beq.w	8004120 <HAL_UART_IRQHandler+0x1bc>
 8003fbe:	69fb      	ldr	r3, [r7, #28]
 8003fc0:	f003 0301 	and.w	r3, r3, #1
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d105      	bne.n	8003fd4 <HAL_UART_IRQHandler+0x70>
 8003fc8:	6a3b      	ldr	r3, [r7, #32]
 8003fca:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	f000 80a6 	beq.w	8004120 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd6:	f003 0301 	and.w	r3, r3, #1
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d00a      	beq.n	8003ff4 <HAL_UART_IRQHandler+0x90>
 8003fde:	6a3b      	ldr	r3, [r7, #32]
 8003fe0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d005      	beq.n	8003ff4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fec:	f043 0201 	orr.w	r2, r3, #1
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff6:	f003 0304 	and.w	r3, r3, #4
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d00a      	beq.n	8004014 <HAL_UART_IRQHandler+0xb0>
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	f003 0301 	and.w	r3, r3, #1
 8004004:	2b00      	cmp	r3, #0
 8004006:	d005      	beq.n	8004014 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400c:	f043 0202 	orr.w	r2, r3, #2
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004016:	f003 0302 	and.w	r3, r3, #2
 800401a:	2b00      	cmp	r3, #0
 800401c:	d00a      	beq.n	8004034 <HAL_UART_IRQHandler+0xd0>
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	f003 0301 	and.w	r3, r3, #1
 8004024:	2b00      	cmp	r3, #0
 8004026:	d005      	beq.n	8004034 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402c:	f043 0204 	orr.w	r2, r3, #4
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004036:	f003 0308 	and.w	r3, r3, #8
 800403a:	2b00      	cmp	r3, #0
 800403c:	d00f      	beq.n	800405e <HAL_UART_IRQHandler+0xfa>
 800403e:	6a3b      	ldr	r3, [r7, #32]
 8004040:	f003 0320 	and.w	r3, r3, #32
 8004044:	2b00      	cmp	r3, #0
 8004046:	d104      	bne.n	8004052 <HAL_UART_IRQHandler+0xee>
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	f003 0301 	and.w	r3, r3, #1
 800404e:	2b00      	cmp	r3, #0
 8004050:	d005      	beq.n	800405e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004056:	f043 0208 	orr.w	r2, r3, #8
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004062:	2b00      	cmp	r3, #0
 8004064:	f000 811e 	beq.w	80042a4 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800406a:	f003 0320 	and.w	r3, r3, #32
 800406e:	2b00      	cmp	r3, #0
 8004070:	d007      	beq.n	8004082 <HAL_UART_IRQHandler+0x11e>
 8004072:	6a3b      	ldr	r3, [r7, #32]
 8004074:	f003 0320 	and.w	r3, r3, #32
 8004078:	2b00      	cmp	r3, #0
 800407a:	d002      	beq.n	8004082 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	f000 fa62 	bl	8004546 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	695b      	ldr	r3, [r3, #20]
 8004088:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800408c:	2b00      	cmp	r3, #0
 800408e:	bf14      	ite	ne
 8004090:	2301      	movne	r3, #1
 8004092:	2300      	moveq	r3, #0
 8004094:	b2db      	uxtb	r3, r3
 8004096:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800409c:	f003 0308 	and.w	r3, r3, #8
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d102      	bne.n	80040aa <HAL_UART_IRQHandler+0x146>
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d031      	beq.n	800410e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f000 f9a4 	bl	80043f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d023      	beq.n	8004106 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	695a      	ldr	r2, [r3, #20]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040cc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d013      	beq.n	80040fe <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040da:	4a76      	ldr	r2, [pc, #472]	; (80042b4 <HAL_UART_IRQHandler+0x350>)
 80040dc:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e2:	4618      	mov	r0, r3
 80040e4:	f7fe f892 	bl	800220c <HAL_DMA_Abort_IT>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d016      	beq.n	800411c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80040f8:	4610      	mov	r0, r2
 80040fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040fc:	e00e      	b.n	800411c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f000 f8e3 	bl	80042ca <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004104:	e00a      	b.n	800411c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f000 f8df 	bl	80042ca <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800410c:	e006      	b.n	800411c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800410e:	6878      	ldr	r0, [r7, #4]
 8004110:	f000 f8db 	bl	80042ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800411a:	e0c3      	b.n	80042a4 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800411c:	bf00      	nop
    return;
 800411e:	e0c1      	b.n	80042a4 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004124:	2b01      	cmp	r3, #1
 8004126:	f040 80a1 	bne.w	800426c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800412a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800412c:	f003 0310 	and.w	r3, r3, #16
 8004130:	2b00      	cmp	r3, #0
 8004132:	f000 809b 	beq.w	800426c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004136:	6a3b      	ldr	r3, [r7, #32]
 8004138:	f003 0310 	and.w	r3, r3, #16
 800413c:	2b00      	cmp	r3, #0
 800413e:	f000 8095 	beq.w	800426c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004142:	2300      	movs	r3, #0
 8004144:	60fb      	str	r3, [r7, #12]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	60fb      	str	r3, [r7, #12]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	60fb      	str	r3, [r7, #12]
 8004156:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	695b      	ldr	r3, [r3, #20]
 800415e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004162:	2b00      	cmp	r3, #0
 8004164:	d04e      	beq.n	8004204 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004170:	8a3b      	ldrh	r3, [r7, #16]
 8004172:	2b00      	cmp	r3, #0
 8004174:	f000 8098 	beq.w	80042a8 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800417c:	8a3a      	ldrh	r2, [r7, #16]
 800417e:	429a      	cmp	r2, r3
 8004180:	f080 8092 	bcs.w	80042a8 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	8a3a      	ldrh	r2, [r7, #16]
 8004188:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800418e:	699b      	ldr	r3, [r3, #24]
 8004190:	2b20      	cmp	r3, #32
 8004192:	d02b      	beq.n	80041ec <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	68da      	ldr	r2, [r3, #12]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80041a2:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	695a      	ldr	r2, [r3, #20]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f022 0201 	bic.w	r2, r2, #1
 80041b2:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	695a      	ldr	r2, [r3, #20]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041c2:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2220      	movs	r2, #32
 80041c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	68da      	ldr	r2, [r3, #12]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f022 0210 	bic.w	r2, r2, #16
 80041e0:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041e6:	4618      	mov	r0, r3
 80041e8:	f7fd ffd5 	bl	8002196 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	1ad3      	subs	r3, r2, r3
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	4619      	mov	r1, r3
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f000 f86d 	bl	80042dc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004202:	e051      	b.n	80042a8 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800420c:	b29b      	uxth	r3, r3
 800420e:	1ad3      	subs	r3, r2, r3
 8004210:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004216:	b29b      	uxth	r3, r3
 8004218:	2b00      	cmp	r3, #0
 800421a:	d047      	beq.n	80042ac <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 800421c:	8a7b      	ldrh	r3, [r7, #18]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d044      	beq.n	80042ac <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	68da      	ldr	r2, [r3, #12]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004230:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	695a      	ldr	r2, [r3, #20]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f022 0201 	bic.w	r2, r2, #1
 8004240:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2220      	movs	r2, #32
 8004246:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2200      	movs	r2, #0
 800424e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	68da      	ldr	r2, [r3, #12]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f022 0210 	bic.w	r2, r2, #16
 800425e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004260:	8a7b      	ldrh	r3, [r7, #18]
 8004262:	4619      	mov	r1, r3
 8004264:	6878      	ldr	r0, [r7, #4]
 8004266:	f000 f839 	bl	80042dc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800426a:	e01f      	b.n	80042ac <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800426c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004272:	2b00      	cmp	r3, #0
 8004274:	d008      	beq.n	8004288 <HAL_UART_IRQHandler+0x324>
 8004276:	6a3b      	ldr	r3, [r7, #32]
 8004278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800427c:	2b00      	cmp	r3, #0
 800427e:	d003      	beq.n	8004288 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f000 f8f9 	bl	8004478 <UART_Transmit_IT>
    return;
 8004286:	e012      	b.n	80042ae <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800428a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800428e:	2b00      	cmp	r3, #0
 8004290:	d00d      	beq.n	80042ae <HAL_UART_IRQHandler+0x34a>
 8004292:	6a3b      	ldr	r3, [r7, #32]
 8004294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004298:	2b00      	cmp	r3, #0
 800429a:	d008      	beq.n	80042ae <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f000 f93a 	bl	8004516 <UART_EndTransmit_IT>
    return;
 80042a2:	e004      	b.n	80042ae <HAL_UART_IRQHandler+0x34a>
    return;
 80042a4:	bf00      	nop
 80042a6:	e002      	b.n	80042ae <HAL_UART_IRQHandler+0x34a>
      return;
 80042a8:	bf00      	nop
 80042aa:	e000      	b.n	80042ae <HAL_UART_IRQHandler+0x34a>
      return;
 80042ac:	bf00      	nop
  }
}
 80042ae:	3728      	adds	r7, #40	; 0x28
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	08004451 	.word	0x08004451

080042b8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80042c0:	bf00      	nop
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bc80      	pop	{r7}
 80042c8:	4770      	bx	lr

080042ca <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80042ca:	b480      	push	{r7}
 80042cc:	b083      	sub	sp, #12
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80042d2:	bf00      	nop
 80042d4:	370c      	adds	r7, #12
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bc80      	pop	{r7}
 80042da:	4770      	bx	lr

080042dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	460b      	mov	r3, r1
 80042e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80042e8:	bf00      	nop
 80042ea:	370c      	adds	r7, #12
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bc80      	pop	{r7}
 80042f0:	4770      	bx	lr

080042f2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b084      	sub	sp, #16
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	60f8      	str	r0, [r7, #12]
 80042fa:	60b9      	str	r1, [r7, #8]
 80042fc:	603b      	str	r3, [r7, #0]
 80042fe:	4613      	mov	r3, r2
 8004300:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004302:	e02c      	b.n	800435e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004304:	69bb      	ldr	r3, [r7, #24]
 8004306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800430a:	d028      	beq.n	800435e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800430c:	69bb      	ldr	r3, [r7, #24]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d007      	beq.n	8004322 <UART_WaitOnFlagUntilTimeout+0x30>
 8004312:	f7fd fdff 	bl	8001f14 <HAL_GetTick>
 8004316:	4602      	mov	r2, r0
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	69ba      	ldr	r2, [r7, #24]
 800431e:	429a      	cmp	r2, r3
 8004320:	d21d      	bcs.n	800435e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	68da      	ldr	r2, [r3, #12]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004330:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	695a      	ldr	r2, [r3, #20]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f022 0201 	bic.w	r2, r2, #1
 8004340:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2220      	movs	r2, #32
 8004346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2220      	movs	r2, #32
 800434e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2200      	movs	r2, #0
 8004356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e00f      	b.n	800437e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	4013      	ands	r3, r2
 8004368:	68ba      	ldr	r2, [r7, #8]
 800436a:	429a      	cmp	r2, r3
 800436c:	bf0c      	ite	eq
 800436e:	2301      	moveq	r3, #1
 8004370:	2300      	movne	r3, #0
 8004372:	b2db      	uxtb	r3, r3
 8004374:	461a      	mov	r2, r3
 8004376:	79fb      	ldrb	r3, [r7, #7]
 8004378:	429a      	cmp	r2, r3
 800437a:	d0c3      	beq.n	8004304 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800437c:	2300      	movs	r3, #0
}
 800437e:	4618      	mov	r0, r3
 8004380:	3710      	adds	r7, #16
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}

08004386 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004386:	b480      	push	{r7}
 8004388:	b085      	sub	sp, #20
 800438a:	af00      	add	r7, sp, #0
 800438c:	60f8      	str	r0, [r7, #12]
 800438e:	60b9      	str	r1, [r7, #8]
 8004390:	4613      	mov	r3, r2
 8004392:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	68ba      	ldr	r2, [r7, #8]
 8004398:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	88fa      	ldrh	r2, [r7, #6]
 800439e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	88fa      	ldrh	r2, [r7, #6]
 80043a4:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2200      	movs	r2, #0
 80043aa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2222      	movs	r2, #34	; 0x22
 80043b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	68da      	ldr	r2, [r3, #12]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043ca:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	695a      	ldr	r2, [r3, #20]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f042 0201 	orr.w	r2, r2, #1
 80043da:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	68da      	ldr	r2, [r3, #12]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f042 0220 	orr.w	r2, r2, #32
 80043ea:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80043ec:	2300      	movs	r3, #0
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3714      	adds	r7, #20
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bc80      	pop	{r7}
 80043f6:	4770      	bx	lr

080043f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b083      	sub	sp, #12
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	68da      	ldr	r2, [r3, #12]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800440e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	695a      	ldr	r2, [r3, #20]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f022 0201 	bic.w	r2, r2, #1
 800441e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004424:	2b01      	cmp	r3, #1
 8004426:	d107      	bne.n	8004438 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	68da      	ldr	r2, [r3, #12]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f022 0210 	bic.w	r2, r2, #16
 8004436:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2220      	movs	r2, #32
 800443c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2200      	movs	r2, #0
 8004444:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004446:	bf00      	nop
 8004448:	370c      	adds	r7, #12
 800444a:	46bd      	mov	sp, r7
 800444c:	bc80      	pop	{r7}
 800444e:	4770      	bx	lr

08004450 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b084      	sub	sp, #16
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2200      	movs	r2, #0
 8004468:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800446a:	68f8      	ldr	r0, [r7, #12]
 800446c:	f7ff ff2d 	bl	80042ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004470:	bf00      	nop
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004478:	b480      	push	{r7}
 800447a:	b085      	sub	sp, #20
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004486:	b2db      	uxtb	r3, r3
 8004488:	2b21      	cmp	r3, #33	; 0x21
 800448a:	d13e      	bne.n	800450a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004494:	d114      	bne.n	80044c0 <UART_Transmit_IT+0x48>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	691b      	ldr	r3, [r3, #16]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d110      	bne.n	80044c0 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a1b      	ldr	r3, [r3, #32]
 80044a2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	881b      	ldrh	r3, [r3, #0]
 80044a8:	461a      	mov	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044b2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a1b      	ldr	r3, [r3, #32]
 80044b8:	1c9a      	adds	r2, r3, #2
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	621a      	str	r2, [r3, #32]
 80044be:	e008      	b.n	80044d2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a1b      	ldr	r3, [r3, #32]
 80044c4:	1c59      	adds	r1, r3, #1
 80044c6:	687a      	ldr	r2, [r7, #4]
 80044c8:	6211      	str	r1, [r2, #32]
 80044ca:	781a      	ldrb	r2, [r3, #0]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	3b01      	subs	r3, #1
 80044da:	b29b      	uxth	r3, r3
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	4619      	mov	r1, r3
 80044e0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d10f      	bne.n	8004506 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	68da      	ldr	r2, [r3, #12]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80044f4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	68da      	ldr	r2, [r3, #12]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004504:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004506:	2300      	movs	r3, #0
 8004508:	e000      	b.n	800450c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800450a:	2302      	movs	r3, #2
  }
}
 800450c:	4618      	mov	r0, r3
 800450e:	3714      	adds	r7, #20
 8004510:	46bd      	mov	sp, r7
 8004512:	bc80      	pop	{r7}
 8004514:	4770      	bx	lr

08004516 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004516:	b580      	push	{r7, lr}
 8004518:	b082      	sub	sp, #8
 800451a:	af00      	add	r7, sp, #0
 800451c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	68da      	ldr	r2, [r3, #12]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800452c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2220      	movs	r2, #32
 8004532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f7ff febe 	bl	80042b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800453c:	2300      	movs	r3, #0
}
 800453e:	4618      	mov	r0, r3
 8004540:	3708      	adds	r7, #8
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}

08004546 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004546:	b580      	push	{r7, lr}
 8004548:	b086      	sub	sp, #24
 800454a:	af00      	add	r7, sp, #0
 800454c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004554:	b2db      	uxtb	r3, r3
 8004556:	2b22      	cmp	r3, #34	; 0x22
 8004558:	f040 8099 	bne.w	800468e <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004564:	d117      	bne.n	8004596 <UART_Receive_IT+0x50>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	691b      	ldr	r3, [r3, #16]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d113      	bne.n	8004596 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800456e:	2300      	movs	r3, #0
 8004570:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004576:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	b29b      	uxth	r3, r3
 8004580:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004584:	b29a      	uxth	r2, r3
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800458e:	1c9a      	adds	r2, r3, #2
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	629a      	str	r2, [r3, #40]	; 0x28
 8004594:	e026      	b.n	80045e4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800459a:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800459c:	2300      	movs	r3, #0
 800459e:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045a8:	d007      	beq.n	80045ba <UART_Receive_IT+0x74>
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d10a      	bne.n	80045c8 <UART_Receive_IT+0x82>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	691b      	ldr	r3, [r3, #16]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d106      	bne.n	80045c8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	b2da      	uxtb	r2, r3
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	701a      	strb	r2, [r3, #0]
 80045c6:	e008      	b.n	80045da <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80045d4:	b2da      	uxtb	r2, r3
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045de:	1c5a      	adds	r2, r3, #1
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	3b01      	subs	r3, #1
 80045ec:	b29b      	uxth	r3, r3
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	4619      	mov	r1, r3
 80045f2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d148      	bne.n	800468a <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	68da      	ldr	r2, [r3, #12]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f022 0220 	bic.w	r2, r2, #32
 8004606:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68da      	ldr	r2, [r3, #12]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004616:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	695a      	ldr	r2, [r3, #20]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f022 0201 	bic.w	r2, r2, #1
 8004626:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2220      	movs	r2, #32
 800462c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004634:	2b01      	cmp	r3, #1
 8004636:	d123      	bne.n	8004680 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	68da      	ldr	r2, [r3, #12]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f022 0210 	bic.w	r2, r2, #16
 800464c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 0310 	and.w	r3, r3, #16
 8004658:	2b10      	cmp	r3, #16
 800465a:	d10a      	bne.n	8004672 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800465c:	2300      	movs	r3, #0
 800465e:	60fb      	str	r3, [r7, #12]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	60fb      	str	r3, [r7, #12]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	60fb      	str	r3, [r7, #12]
 8004670:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004676:	4619      	mov	r1, r3
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f7ff fe2f 	bl	80042dc <HAL_UARTEx_RxEventCallback>
 800467e:	e002      	b.n	8004686 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	f7fd f965 	bl	8001950 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004686:	2300      	movs	r3, #0
 8004688:	e002      	b.n	8004690 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800468a:	2300      	movs	r3, #0
 800468c:	e000      	b.n	8004690 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800468e:	2302      	movs	r3, #2
  }
}
 8004690:	4618      	mov	r0, r3
 8004692:	3718      	adds	r7, #24
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}

08004698 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b084      	sub	sp, #16
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	691b      	ldr	r3, [r3, #16]
 80046a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	68da      	ldr	r2, [r3, #12]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	430a      	orrs	r2, r1
 80046b4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	689a      	ldr	r2, [r3, #8]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	691b      	ldr	r3, [r3, #16]
 80046be:	431a      	orrs	r2, r3
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	695b      	ldr	r3, [r3, #20]
 80046c4:	4313      	orrs	r3, r2
 80046c6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80046d2:	f023 030c 	bic.w	r3, r3, #12
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	6812      	ldr	r2, [r2, #0]
 80046da:	68b9      	ldr	r1, [r7, #8]
 80046dc:	430b      	orrs	r3, r1
 80046de:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	695b      	ldr	r3, [r3, #20]
 80046e6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	699a      	ldr	r2, [r3, #24]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	430a      	orrs	r2, r1
 80046f4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a2c      	ldr	r2, [pc, #176]	; (80047ac <UART_SetConfig+0x114>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d103      	bne.n	8004708 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004700:	f7fe fbae 	bl	8002e60 <HAL_RCC_GetPCLK2Freq>
 8004704:	60f8      	str	r0, [r7, #12]
 8004706:	e002      	b.n	800470e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004708:	f7fe fb96 	bl	8002e38 <HAL_RCC_GetPCLK1Freq>
 800470c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800470e:	68fa      	ldr	r2, [r7, #12]
 8004710:	4613      	mov	r3, r2
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	4413      	add	r3, r2
 8004716:	009a      	lsls	r2, r3, #2
 8004718:	441a      	add	r2, r3
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	fbb2 f3f3 	udiv	r3, r2, r3
 8004724:	4a22      	ldr	r2, [pc, #136]	; (80047b0 <UART_SetConfig+0x118>)
 8004726:	fba2 2303 	umull	r2, r3, r2, r3
 800472a:	095b      	lsrs	r3, r3, #5
 800472c:	0119      	lsls	r1, r3, #4
 800472e:	68fa      	ldr	r2, [r7, #12]
 8004730:	4613      	mov	r3, r2
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	4413      	add	r3, r2
 8004736:	009a      	lsls	r2, r3, #2
 8004738:	441a      	add	r2, r3
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	fbb2 f2f3 	udiv	r2, r2, r3
 8004744:	4b1a      	ldr	r3, [pc, #104]	; (80047b0 <UART_SetConfig+0x118>)
 8004746:	fba3 0302 	umull	r0, r3, r3, r2
 800474a:	095b      	lsrs	r3, r3, #5
 800474c:	2064      	movs	r0, #100	; 0x64
 800474e:	fb00 f303 	mul.w	r3, r0, r3
 8004752:	1ad3      	subs	r3, r2, r3
 8004754:	011b      	lsls	r3, r3, #4
 8004756:	3332      	adds	r3, #50	; 0x32
 8004758:	4a15      	ldr	r2, [pc, #84]	; (80047b0 <UART_SetConfig+0x118>)
 800475a:	fba2 2303 	umull	r2, r3, r2, r3
 800475e:	095b      	lsrs	r3, r3, #5
 8004760:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004764:	4419      	add	r1, r3
 8004766:	68fa      	ldr	r2, [r7, #12]
 8004768:	4613      	mov	r3, r2
 800476a:	009b      	lsls	r3, r3, #2
 800476c:	4413      	add	r3, r2
 800476e:	009a      	lsls	r2, r3, #2
 8004770:	441a      	add	r2, r3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	fbb2 f2f3 	udiv	r2, r2, r3
 800477c:	4b0c      	ldr	r3, [pc, #48]	; (80047b0 <UART_SetConfig+0x118>)
 800477e:	fba3 0302 	umull	r0, r3, r3, r2
 8004782:	095b      	lsrs	r3, r3, #5
 8004784:	2064      	movs	r0, #100	; 0x64
 8004786:	fb00 f303 	mul.w	r3, r0, r3
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	011b      	lsls	r3, r3, #4
 800478e:	3332      	adds	r3, #50	; 0x32
 8004790:	4a07      	ldr	r2, [pc, #28]	; (80047b0 <UART_SetConfig+0x118>)
 8004792:	fba2 2303 	umull	r2, r3, r2, r3
 8004796:	095b      	lsrs	r3, r3, #5
 8004798:	f003 020f 	and.w	r2, r3, #15
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	440a      	add	r2, r1
 80047a2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80047a4:	bf00      	nop
 80047a6:	3710      	adds	r7, #16
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}
 80047ac:	40013800 	.word	0x40013800
 80047b0:	51eb851f 	.word	0x51eb851f

080047b4 <__errno>:
 80047b4:	4b01      	ldr	r3, [pc, #4]	; (80047bc <__errno+0x8>)
 80047b6:	6818      	ldr	r0, [r3, #0]
 80047b8:	4770      	bx	lr
 80047ba:	bf00      	nop
 80047bc:	2000000c 	.word	0x2000000c

080047c0 <__libc_init_array>:
 80047c0:	b570      	push	{r4, r5, r6, lr}
 80047c2:	2600      	movs	r6, #0
 80047c4:	4d0c      	ldr	r5, [pc, #48]	; (80047f8 <__libc_init_array+0x38>)
 80047c6:	4c0d      	ldr	r4, [pc, #52]	; (80047fc <__libc_init_array+0x3c>)
 80047c8:	1b64      	subs	r4, r4, r5
 80047ca:	10a4      	asrs	r4, r4, #2
 80047cc:	42a6      	cmp	r6, r4
 80047ce:	d109      	bne.n	80047e4 <__libc_init_array+0x24>
 80047d0:	f002 fd10 	bl	80071f4 <_init>
 80047d4:	2600      	movs	r6, #0
 80047d6:	4d0a      	ldr	r5, [pc, #40]	; (8004800 <__libc_init_array+0x40>)
 80047d8:	4c0a      	ldr	r4, [pc, #40]	; (8004804 <__libc_init_array+0x44>)
 80047da:	1b64      	subs	r4, r4, r5
 80047dc:	10a4      	asrs	r4, r4, #2
 80047de:	42a6      	cmp	r6, r4
 80047e0:	d105      	bne.n	80047ee <__libc_init_array+0x2e>
 80047e2:	bd70      	pop	{r4, r5, r6, pc}
 80047e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80047e8:	4798      	blx	r3
 80047ea:	3601      	adds	r6, #1
 80047ec:	e7ee      	b.n	80047cc <__libc_init_array+0xc>
 80047ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80047f2:	4798      	blx	r3
 80047f4:	3601      	adds	r6, #1
 80047f6:	e7f2      	b.n	80047de <__libc_init_array+0x1e>
 80047f8:	08007634 	.word	0x08007634
 80047fc:	08007634 	.word	0x08007634
 8004800:	08007634 	.word	0x08007634
 8004804:	08007638 	.word	0x08007638

08004808 <memset>:
 8004808:	4603      	mov	r3, r0
 800480a:	4402      	add	r2, r0
 800480c:	4293      	cmp	r3, r2
 800480e:	d100      	bne.n	8004812 <memset+0xa>
 8004810:	4770      	bx	lr
 8004812:	f803 1b01 	strb.w	r1, [r3], #1
 8004816:	e7f9      	b.n	800480c <memset+0x4>

08004818 <__cvt>:
 8004818:	2b00      	cmp	r3, #0
 800481a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800481e:	461f      	mov	r7, r3
 8004820:	bfbb      	ittet	lt
 8004822:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004826:	461f      	movlt	r7, r3
 8004828:	2300      	movge	r3, #0
 800482a:	232d      	movlt	r3, #45	; 0x2d
 800482c:	b088      	sub	sp, #32
 800482e:	4614      	mov	r4, r2
 8004830:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004832:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004834:	7013      	strb	r3, [r2, #0]
 8004836:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004838:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800483c:	f023 0820 	bic.w	r8, r3, #32
 8004840:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004844:	d005      	beq.n	8004852 <__cvt+0x3a>
 8004846:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800484a:	d100      	bne.n	800484e <__cvt+0x36>
 800484c:	3501      	adds	r5, #1
 800484e:	2302      	movs	r3, #2
 8004850:	e000      	b.n	8004854 <__cvt+0x3c>
 8004852:	2303      	movs	r3, #3
 8004854:	aa07      	add	r2, sp, #28
 8004856:	9204      	str	r2, [sp, #16]
 8004858:	aa06      	add	r2, sp, #24
 800485a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800485e:	e9cd 3500 	strd	r3, r5, [sp]
 8004862:	4622      	mov	r2, r4
 8004864:	463b      	mov	r3, r7
 8004866:	f000 fcdf 	bl	8005228 <_dtoa_r>
 800486a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800486e:	4606      	mov	r6, r0
 8004870:	d102      	bne.n	8004878 <__cvt+0x60>
 8004872:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004874:	07db      	lsls	r3, r3, #31
 8004876:	d522      	bpl.n	80048be <__cvt+0xa6>
 8004878:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800487c:	eb06 0905 	add.w	r9, r6, r5
 8004880:	d110      	bne.n	80048a4 <__cvt+0x8c>
 8004882:	7833      	ldrb	r3, [r6, #0]
 8004884:	2b30      	cmp	r3, #48	; 0x30
 8004886:	d10a      	bne.n	800489e <__cvt+0x86>
 8004888:	2200      	movs	r2, #0
 800488a:	2300      	movs	r3, #0
 800488c:	4620      	mov	r0, r4
 800488e:	4639      	mov	r1, r7
 8004890:	f7fc f88a 	bl	80009a8 <__aeabi_dcmpeq>
 8004894:	b918      	cbnz	r0, 800489e <__cvt+0x86>
 8004896:	f1c5 0501 	rsb	r5, r5, #1
 800489a:	f8ca 5000 	str.w	r5, [sl]
 800489e:	f8da 3000 	ldr.w	r3, [sl]
 80048a2:	4499      	add	r9, r3
 80048a4:	2200      	movs	r2, #0
 80048a6:	2300      	movs	r3, #0
 80048a8:	4620      	mov	r0, r4
 80048aa:	4639      	mov	r1, r7
 80048ac:	f7fc f87c 	bl	80009a8 <__aeabi_dcmpeq>
 80048b0:	b108      	cbz	r0, 80048b6 <__cvt+0x9e>
 80048b2:	f8cd 901c 	str.w	r9, [sp, #28]
 80048b6:	2230      	movs	r2, #48	; 0x30
 80048b8:	9b07      	ldr	r3, [sp, #28]
 80048ba:	454b      	cmp	r3, r9
 80048bc:	d307      	bcc.n	80048ce <__cvt+0xb6>
 80048be:	4630      	mov	r0, r6
 80048c0:	9b07      	ldr	r3, [sp, #28]
 80048c2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80048c4:	1b9b      	subs	r3, r3, r6
 80048c6:	6013      	str	r3, [r2, #0]
 80048c8:	b008      	add	sp, #32
 80048ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048ce:	1c59      	adds	r1, r3, #1
 80048d0:	9107      	str	r1, [sp, #28]
 80048d2:	701a      	strb	r2, [r3, #0]
 80048d4:	e7f0      	b.n	80048b8 <__cvt+0xa0>

080048d6 <__exponent>:
 80048d6:	4603      	mov	r3, r0
 80048d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048da:	2900      	cmp	r1, #0
 80048dc:	f803 2b02 	strb.w	r2, [r3], #2
 80048e0:	bfb6      	itet	lt
 80048e2:	222d      	movlt	r2, #45	; 0x2d
 80048e4:	222b      	movge	r2, #43	; 0x2b
 80048e6:	4249      	neglt	r1, r1
 80048e8:	2909      	cmp	r1, #9
 80048ea:	7042      	strb	r2, [r0, #1]
 80048ec:	dd2b      	ble.n	8004946 <__exponent+0x70>
 80048ee:	f10d 0407 	add.w	r4, sp, #7
 80048f2:	46a4      	mov	ip, r4
 80048f4:	270a      	movs	r7, #10
 80048f6:	fb91 f6f7 	sdiv	r6, r1, r7
 80048fa:	460a      	mov	r2, r1
 80048fc:	46a6      	mov	lr, r4
 80048fe:	fb07 1516 	mls	r5, r7, r6, r1
 8004902:	2a63      	cmp	r2, #99	; 0x63
 8004904:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8004908:	4631      	mov	r1, r6
 800490a:	f104 34ff 	add.w	r4, r4, #4294967295
 800490e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004912:	dcf0      	bgt.n	80048f6 <__exponent+0x20>
 8004914:	3130      	adds	r1, #48	; 0x30
 8004916:	f1ae 0502 	sub.w	r5, lr, #2
 800491a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800491e:	4629      	mov	r1, r5
 8004920:	1c44      	adds	r4, r0, #1
 8004922:	4561      	cmp	r1, ip
 8004924:	d30a      	bcc.n	800493c <__exponent+0x66>
 8004926:	f10d 0209 	add.w	r2, sp, #9
 800492a:	eba2 020e 	sub.w	r2, r2, lr
 800492e:	4565      	cmp	r5, ip
 8004930:	bf88      	it	hi
 8004932:	2200      	movhi	r2, #0
 8004934:	4413      	add	r3, r2
 8004936:	1a18      	subs	r0, r3, r0
 8004938:	b003      	add	sp, #12
 800493a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800493c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004940:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004944:	e7ed      	b.n	8004922 <__exponent+0x4c>
 8004946:	2330      	movs	r3, #48	; 0x30
 8004948:	3130      	adds	r1, #48	; 0x30
 800494a:	7083      	strb	r3, [r0, #2]
 800494c:	70c1      	strb	r1, [r0, #3]
 800494e:	1d03      	adds	r3, r0, #4
 8004950:	e7f1      	b.n	8004936 <__exponent+0x60>
	...

08004954 <_printf_float>:
 8004954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004958:	b091      	sub	sp, #68	; 0x44
 800495a:	460c      	mov	r4, r1
 800495c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8004960:	4616      	mov	r6, r2
 8004962:	461f      	mov	r7, r3
 8004964:	4605      	mov	r5, r0
 8004966:	f001 fb43 	bl	8005ff0 <_localeconv_r>
 800496a:	6803      	ldr	r3, [r0, #0]
 800496c:	4618      	mov	r0, r3
 800496e:	9309      	str	r3, [sp, #36]	; 0x24
 8004970:	f7fb fbee 	bl	8000150 <strlen>
 8004974:	2300      	movs	r3, #0
 8004976:	930e      	str	r3, [sp, #56]	; 0x38
 8004978:	f8d8 3000 	ldr.w	r3, [r8]
 800497c:	900a      	str	r0, [sp, #40]	; 0x28
 800497e:	3307      	adds	r3, #7
 8004980:	f023 0307 	bic.w	r3, r3, #7
 8004984:	f103 0208 	add.w	r2, r3, #8
 8004988:	f894 9018 	ldrb.w	r9, [r4, #24]
 800498c:	f8d4 b000 	ldr.w	fp, [r4]
 8004990:	f8c8 2000 	str.w	r2, [r8]
 8004994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004998:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800499c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80049a0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80049a4:	930b      	str	r3, [sp, #44]	; 0x2c
 80049a6:	f04f 32ff 	mov.w	r2, #4294967295
 80049aa:	4640      	mov	r0, r8
 80049ac:	4b9c      	ldr	r3, [pc, #624]	; (8004c20 <_printf_float+0x2cc>)
 80049ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80049b0:	f7fc f82c 	bl	8000a0c <__aeabi_dcmpun>
 80049b4:	bb70      	cbnz	r0, 8004a14 <_printf_float+0xc0>
 80049b6:	f04f 32ff 	mov.w	r2, #4294967295
 80049ba:	4640      	mov	r0, r8
 80049bc:	4b98      	ldr	r3, [pc, #608]	; (8004c20 <_printf_float+0x2cc>)
 80049be:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80049c0:	f7fc f806 	bl	80009d0 <__aeabi_dcmple>
 80049c4:	bb30      	cbnz	r0, 8004a14 <_printf_float+0xc0>
 80049c6:	2200      	movs	r2, #0
 80049c8:	2300      	movs	r3, #0
 80049ca:	4640      	mov	r0, r8
 80049cc:	4651      	mov	r1, sl
 80049ce:	f7fb fff5 	bl	80009bc <__aeabi_dcmplt>
 80049d2:	b110      	cbz	r0, 80049da <_printf_float+0x86>
 80049d4:	232d      	movs	r3, #45	; 0x2d
 80049d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049da:	4b92      	ldr	r3, [pc, #584]	; (8004c24 <_printf_float+0x2d0>)
 80049dc:	4892      	ldr	r0, [pc, #584]	; (8004c28 <_printf_float+0x2d4>)
 80049de:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80049e2:	bf94      	ite	ls
 80049e4:	4698      	movls	r8, r3
 80049e6:	4680      	movhi	r8, r0
 80049e8:	2303      	movs	r3, #3
 80049ea:	f04f 0a00 	mov.w	sl, #0
 80049ee:	6123      	str	r3, [r4, #16]
 80049f0:	f02b 0304 	bic.w	r3, fp, #4
 80049f4:	6023      	str	r3, [r4, #0]
 80049f6:	4633      	mov	r3, r6
 80049f8:	4621      	mov	r1, r4
 80049fa:	4628      	mov	r0, r5
 80049fc:	9700      	str	r7, [sp, #0]
 80049fe:	aa0f      	add	r2, sp, #60	; 0x3c
 8004a00:	f000 f9d4 	bl	8004dac <_printf_common>
 8004a04:	3001      	adds	r0, #1
 8004a06:	f040 8090 	bne.w	8004b2a <_printf_float+0x1d6>
 8004a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8004a0e:	b011      	add	sp, #68	; 0x44
 8004a10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a14:	4642      	mov	r2, r8
 8004a16:	4653      	mov	r3, sl
 8004a18:	4640      	mov	r0, r8
 8004a1a:	4651      	mov	r1, sl
 8004a1c:	f7fb fff6 	bl	8000a0c <__aeabi_dcmpun>
 8004a20:	b148      	cbz	r0, 8004a36 <_printf_float+0xe2>
 8004a22:	f1ba 0f00 	cmp.w	sl, #0
 8004a26:	bfb8      	it	lt
 8004a28:	232d      	movlt	r3, #45	; 0x2d
 8004a2a:	4880      	ldr	r0, [pc, #512]	; (8004c2c <_printf_float+0x2d8>)
 8004a2c:	bfb8      	it	lt
 8004a2e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004a32:	4b7f      	ldr	r3, [pc, #508]	; (8004c30 <_printf_float+0x2dc>)
 8004a34:	e7d3      	b.n	80049de <_printf_float+0x8a>
 8004a36:	6863      	ldr	r3, [r4, #4]
 8004a38:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004a3c:	1c5a      	adds	r2, r3, #1
 8004a3e:	d142      	bne.n	8004ac6 <_printf_float+0x172>
 8004a40:	2306      	movs	r3, #6
 8004a42:	6063      	str	r3, [r4, #4]
 8004a44:	2200      	movs	r2, #0
 8004a46:	9206      	str	r2, [sp, #24]
 8004a48:	aa0e      	add	r2, sp, #56	; 0x38
 8004a4a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8004a4e:	aa0d      	add	r2, sp, #52	; 0x34
 8004a50:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004a54:	9203      	str	r2, [sp, #12]
 8004a56:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004a5a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004a5e:	6023      	str	r3, [r4, #0]
 8004a60:	6863      	ldr	r3, [r4, #4]
 8004a62:	4642      	mov	r2, r8
 8004a64:	9300      	str	r3, [sp, #0]
 8004a66:	4628      	mov	r0, r5
 8004a68:	4653      	mov	r3, sl
 8004a6a:	910b      	str	r1, [sp, #44]	; 0x2c
 8004a6c:	f7ff fed4 	bl	8004818 <__cvt>
 8004a70:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004a72:	4680      	mov	r8, r0
 8004a74:	2947      	cmp	r1, #71	; 0x47
 8004a76:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004a78:	d108      	bne.n	8004a8c <_printf_float+0x138>
 8004a7a:	1cc8      	adds	r0, r1, #3
 8004a7c:	db02      	blt.n	8004a84 <_printf_float+0x130>
 8004a7e:	6863      	ldr	r3, [r4, #4]
 8004a80:	4299      	cmp	r1, r3
 8004a82:	dd40      	ble.n	8004b06 <_printf_float+0x1b2>
 8004a84:	f1a9 0902 	sub.w	r9, r9, #2
 8004a88:	fa5f f989 	uxtb.w	r9, r9
 8004a8c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004a90:	d81f      	bhi.n	8004ad2 <_printf_float+0x17e>
 8004a92:	464a      	mov	r2, r9
 8004a94:	3901      	subs	r1, #1
 8004a96:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004a9a:	910d      	str	r1, [sp, #52]	; 0x34
 8004a9c:	f7ff ff1b 	bl	80048d6 <__exponent>
 8004aa0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004aa2:	4682      	mov	sl, r0
 8004aa4:	1813      	adds	r3, r2, r0
 8004aa6:	2a01      	cmp	r2, #1
 8004aa8:	6123      	str	r3, [r4, #16]
 8004aaa:	dc02      	bgt.n	8004ab2 <_printf_float+0x15e>
 8004aac:	6822      	ldr	r2, [r4, #0]
 8004aae:	07d2      	lsls	r2, r2, #31
 8004ab0:	d501      	bpl.n	8004ab6 <_printf_float+0x162>
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	6123      	str	r3, [r4, #16]
 8004ab6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d09b      	beq.n	80049f6 <_printf_float+0xa2>
 8004abe:	232d      	movs	r3, #45	; 0x2d
 8004ac0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ac4:	e797      	b.n	80049f6 <_printf_float+0xa2>
 8004ac6:	2947      	cmp	r1, #71	; 0x47
 8004ac8:	d1bc      	bne.n	8004a44 <_printf_float+0xf0>
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d1ba      	bne.n	8004a44 <_printf_float+0xf0>
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e7b7      	b.n	8004a42 <_printf_float+0xee>
 8004ad2:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004ad6:	d118      	bne.n	8004b0a <_printf_float+0x1b6>
 8004ad8:	2900      	cmp	r1, #0
 8004ada:	6863      	ldr	r3, [r4, #4]
 8004adc:	dd0b      	ble.n	8004af6 <_printf_float+0x1a2>
 8004ade:	6121      	str	r1, [r4, #16]
 8004ae0:	b913      	cbnz	r3, 8004ae8 <_printf_float+0x194>
 8004ae2:	6822      	ldr	r2, [r4, #0]
 8004ae4:	07d0      	lsls	r0, r2, #31
 8004ae6:	d502      	bpl.n	8004aee <_printf_float+0x19a>
 8004ae8:	3301      	adds	r3, #1
 8004aea:	440b      	add	r3, r1
 8004aec:	6123      	str	r3, [r4, #16]
 8004aee:	f04f 0a00 	mov.w	sl, #0
 8004af2:	65a1      	str	r1, [r4, #88]	; 0x58
 8004af4:	e7df      	b.n	8004ab6 <_printf_float+0x162>
 8004af6:	b913      	cbnz	r3, 8004afe <_printf_float+0x1aa>
 8004af8:	6822      	ldr	r2, [r4, #0]
 8004afa:	07d2      	lsls	r2, r2, #31
 8004afc:	d501      	bpl.n	8004b02 <_printf_float+0x1ae>
 8004afe:	3302      	adds	r3, #2
 8004b00:	e7f4      	b.n	8004aec <_printf_float+0x198>
 8004b02:	2301      	movs	r3, #1
 8004b04:	e7f2      	b.n	8004aec <_printf_float+0x198>
 8004b06:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004b0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b0c:	4299      	cmp	r1, r3
 8004b0e:	db05      	blt.n	8004b1c <_printf_float+0x1c8>
 8004b10:	6823      	ldr	r3, [r4, #0]
 8004b12:	6121      	str	r1, [r4, #16]
 8004b14:	07d8      	lsls	r0, r3, #31
 8004b16:	d5ea      	bpl.n	8004aee <_printf_float+0x19a>
 8004b18:	1c4b      	adds	r3, r1, #1
 8004b1a:	e7e7      	b.n	8004aec <_printf_float+0x198>
 8004b1c:	2900      	cmp	r1, #0
 8004b1e:	bfcc      	ite	gt
 8004b20:	2201      	movgt	r2, #1
 8004b22:	f1c1 0202 	rsble	r2, r1, #2
 8004b26:	4413      	add	r3, r2
 8004b28:	e7e0      	b.n	8004aec <_printf_float+0x198>
 8004b2a:	6823      	ldr	r3, [r4, #0]
 8004b2c:	055a      	lsls	r2, r3, #21
 8004b2e:	d407      	bmi.n	8004b40 <_printf_float+0x1ec>
 8004b30:	6923      	ldr	r3, [r4, #16]
 8004b32:	4642      	mov	r2, r8
 8004b34:	4631      	mov	r1, r6
 8004b36:	4628      	mov	r0, r5
 8004b38:	47b8      	blx	r7
 8004b3a:	3001      	adds	r0, #1
 8004b3c:	d12b      	bne.n	8004b96 <_printf_float+0x242>
 8004b3e:	e764      	b.n	8004a0a <_printf_float+0xb6>
 8004b40:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004b44:	f240 80dd 	bls.w	8004d02 <_printf_float+0x3ae>
 8004b48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	2300      	movs	r3, #0
 8004b50:	f7fb ff2a 	bl	80009a8 <__aeabi_dcmpeq>
 8004b54:	2800      	cmp	r0, #0
 8004b56:	d033      	beq.n	8004bc0 <_printf_float+0x26c>
 8004b58:	2301      	movs	r3, #1
 8004b5a:	4631      	mov	r1, r6
 8004b5c:	4628      	mov	r0, r5
 8004b5e:	4a35      	ldr	r2, [pc, #212]	; (8004c34 <_printf_float+0x2e0>)
 8004b60:	47b8      	blx	r7
 8004b62:	3001      	adds	r0, #1
 8004b64:	f43f af51 	beq.w	8004a0a <_printf_float+0xb6>
 8004b68:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	db02      	blt.n	8004b76 <_printf_float+0x222>
 8004b70:	6823      	ldr	r3, [r4, #0]
 8004b72:	07d8      	lsls	r0, r3, #31
 8004b74:	d50f      	bpl.n	8004b96 <_printf_float+0x242>
 8004b76:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b7a:	4631      	mov	r1, r6
 8004b7c:	4628      	mov	r0, r5
 8004b7e:	47b8      	blx	r7
 8004b80:	3001      	adds	r0, #1
 8004b82:	f43f af42 	beq.w	8004a0a <_printf_float+0xb6>
 8004b86:	f04f 0800 	mov.w	r8, #0
 8004b8a:	f104 091a 	add.w	r9, r4, #26
 8004b8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b90:	3b01      	subs	r3, #1
 8004b92:	4543      	cmp	r3, r8
 8004b94:	dc09      	bgt.n	8004baa <_printf_float+0x256>
 8004b96:	6823      	ldr	r3, [r4, #0]
 8004b98:	079b      	lsls	r3, r3, #30
 8004b9a:	f100 8102 	bmi.w	8004da2 <_printf_float+0x44e>
 8004b9e:	68e0      	ldr	r0, [r4, #12]
 8004ba0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004ba2:	4298      	cmp	r0, r3
 8004ba4:	bfb8      	it	lt
 8004ba6:	4618      	movlt	r0, r3
 8004ba8:	e731      	b.n	8004a0e <_printf_float+0xba>
 8004baa:	2301      	movs	r3, #1
 8004bac:	464a      	mov	r2, r9
 8004bae:	4631      	mov	r1, r6
 8004bb0:	4628      	mov	r0, r5
 8004bb2:	47b8      	blx	r7
 8004bb4:	3001      	adds	r0, #1
 8004bb6:	f43f af28 	beq.w	8004a0a <_printf_float+0xb6>
 8004bba:	f108 0801 	add.w	r8, r8, #1
 8004bbe:	e7e6      	b.n	8004b8e <_printf_float+0x23a>
 8004bc0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	dc38      	bgt.n	8004c38 <_printf_float+0x2e4>
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	4631      	mov	r1, r6
 8004bca:	4628      	mov	r0, r5
 8004bcc:	4a19      	ldr	r2, [pc, #100]	; (8004c34 <_printf_float+0x2e0>)
 8004bce:	47b8      	blx	r7
 8004bd0:	3001      	adds	r0, #1
 8004bd2:	f43f af1a 	beq.w	8004a0a <_printf_float+0xb6>
 8004bd6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	d102      	bne.n	8004be4 <_printf_float+0x290>
 8004bde:	6823      	ldr	r3, [r4, #0]
 8004be0:	07d9      	lsls	r1, r3, #31
 8004be2:	d5d8      	bpl.n	8004b96 <_printf_float+0x242>
 8004be4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004be8:	4631      	mov	r1, r6
 8004bea:	4628      	mov	r0, r5
 8004bec:	47b8      	blx	r7
 8004bee:	3001      	adds	r0, #1
 8004bf0:	f43f af0b 	beq.w	8004a0a <_printf_float+0xb6>
 8004bf4:	f04f 0900 	mov.w	r9, #0
 8004bf8:	f104 0a1a 	add.w	sl, r4, #26
 8004bfc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004bfe:	425b      	negs	r3, r3
 8004c00:	454b      	cmp	r3, r9
 8004c02:	dc01      	bgt.n	8004c08 <_printf_float+0x2b4>
 8004c04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c06:	e794      	b.n	8004b32 <_printf_float+0x1de>
 8004c08:	2301      	movs	r3, #1
 8004c0a:	4652      	mov	r2, sl
 8004c0c:	4631      	mov	r1, r6
 8004c0e:	4628      	mov	r0, r5
 8004c10:	47b8      	blx	r7
 8004c12:	3001      	adds	r0, #1
 8004c14:	f43f aef9 	beq.w	8004a0a <_printf_float+0xb6>
 8004c18:	f109 0901 	add.w	r9, r9, #1
 8004c1c:	e7ee      	b.n	8004bfc <_printf_float+0x2a8>
 8004c1e:	bf00      	nop
 8004c20:	7fefffff 	.word	0x7fefffff
 8004c24:	08007254 	.word	0x08007254
 8004c28:	08007258 	.word	0x08007258
 8004c2c:	08007260 	.word	0x08007260
 8004c30:	0800725c 	.word	0x0800725c
 8004c34:	08007264 	.word	0x08007264
 8004c38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004c3a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	bfa8      	it	ge
 8004c40:	461a      	movge	r2, r3
 8004c42:	2a00      	cmp	r2, #0
 8004c44:	4691      	mov	r9, r2
 8004c46:	dc37      	bgt.n	8004cb8 <_printf_float+0x364>
 8004c48:	f04f 0b00 	mov.w	fp, #0
 8004c4c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c50:	f104 021a 	add.w	r2, r4, #26
 8004c54:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004c58:	ebaa 0309 	sub.w	r3, sl, r9
 8004c5c:	455b      	cmp	r3, fp
 8004c5e:	dc33      	bgt.n	8004cc8 <_printf_float+0x374>
 8004c60:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004c64:	429a      	cmp	r2, r3
 8004c66:	db3b      	blt.n	8004ce0 <_printf_float+0x38c>
 8004c68:	6823      	ldr	r3, [r4, #0]
 8004c6a:	07da      	lsls	r2, r3, #31
 8004c6c:	d438      	bmi.n	8004ce0 <_printf_float+0x38c>
 8004c6e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004c70:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004c72:	eba2 030a 	sub.w	r3, r2, sl
 8004c76:	eba2 0901 	sub.w	r9, r2, r1
 8004c7a:	4599      	cmp	r9, r3
 8004c7c:	bfa8      	it	ge
 8004c7e:	4699      	movge	r9, r3
 8004c80:	f1b9 0f00 	cmp.w	r9, #0
 8004c84:	dc34      	bgt.n	8004cf0 <_printf_float+0x39c>
 8004c86:	f04f 0800 	mov.w	r8, #0
 8004c8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c8e:	f104 0a1a 	add.w	sl, r4, #26
 8004c92:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004c96:	1a9b      	subs	r3, r3, r2
 8004c98:	eba3 0309 	sub.w	r3, r3, r9
 8004c9c:	4543      	cmp	r3, r8
 8004c9e:	f77f af7a 	ble.w	8004b96 <_printf_float+0x242>
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	4652      	mov	r2, sl
 8004ca6:	4631      	mov	r1, r6
 8004ca8:	4628      	mov	r0, r5
 8004caa:	47b8      	blx	r7
 8004cac:	3001      	adds	r0, #1
 8004cae:	f43f aeac 	beq.w	8004a0a <_printf_float+0xb6>
 8004cb2:	f108 0801 	add.w	r8, r8, #1
 8004cb6:	e7ec      	b.n	8004c92 <_printf_float+0x33e>
 8004cb8:	4613      	mov	r3, r2
 8004cba:	4631      	mov	r1, r6
 8004cbc:	4642      	mov	r2, r8
 8004cbe:	4628      	mov	r0, r5
 8004cc0:	47b8      	blx	r7
 8004cc2:	3001      	adds	r0, #1
 8004cc4:	d1c0      	bne.n	8004c48 <_printf_float+0x2f4>
 8004cc6:	e6a0      	b.n	8004a0a <_printf_float+0xb6>
 8004cc8:	2301      	movs	r3, #1
 8004cca:	4631      	mov	r1, r6
 8004ccc:	4628      	mov	r0, r5
 8004cce:	920b      	str	r2, [sp, #44]	; 0x2c
 8004cd0:	47b8      	blx	r7
 8004cd2:	3001      	adds	r0, #1
 8004cd4:	f43f ae99 	beq.w	8004a0a <_printf_float+0xb6>
 8004cd8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004cda:	f10b 0b01 	add.w	fp, fp, #1
 8004cde:	e7b9      	b.n	8004c54 <_printf_float+0x300>
 8004ce0:	4631      	mov	r1, r6
 8004ce2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ce6:	4628      	mov	r0, r5
 8004ce8:	47b8      	blx	r7
 8004cea:	3001      	adds	r0, #1
 8004cec:	d1bf      	bne.n	8004c6e <_printf_float+0x31a>
 8004cee:	e68c      	b.n	8004a0a <_printf_float+0xb6>
 8004cf0:	464b      	mov	r3, r9
 8004cf2:	4631      	mov	r1, r6
 8004cf4:	4628      	mov	r0, r5
 8004cf6:	eb08 020a 	add.w	r2, r8, sl
 8004cfa:	47b8      	blx	r7
 8004cfc:	3001      	adds	r0, #1
 8004cfe:	d1c2      	bne.n	8004c86 <_printf_float+0x332>
 8004d00:	e683      	b.n	8004a0a <_printf_float+0xb6>
 8004d02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004d04:	2a01      	cmp	r2, #1
 8004d06:	dc01      	bgt.n	8004d0c <_printf_float+0x3b8>
 8004d08:	07db      	lsls	r3, r3, #31
 8004d0a:	d537      	bpl.n	8004d7c <_printf_float+0x428>
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	4642      	mov	r2, r8
 8004d10:	4631      	mov	r1, r6
 8004d12:	4628      	mov	r0, r5
 8004d14:	47b8      	blx	r7
 8004d16:	3001      	adds	r0, #1
 8004d18:	f43f ae77 	beq.w	8004a0a <_printf_float+0xb6>
 8004d1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004d20:	4631      	mov	r1, r6
 8004d22:	4628      	mov	r0, r5
 8004d24:	47b8      	blx	r7
 8004d26:	3001      	adds	r0, #1
 8004d28:	f43f ae6f 	beq.w	8004a0a <_printf_float+0xb6>
 8004d2c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004d30:	2200      	movs	r2, #0
 8004d32:	2300      	movs	r3, #0
 8004d34:	f7fb fe38 	bl	80009a8 <__aeabi_dcmpeq>
 8004d38:	b9d8      	cbnz	r0, 8004d72 <_printf_float+0x41e>
 8004d3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d3c:	f108 0201 	add.w	r2, r8, #1
 8004d40:	3b01      	subs	r3, #1
 8004d42:	4631      	mov	r1, r6
 8004d44:	4628      	mov	r0, r5
 8004d46:	47b8      	blx	r7
 8004d48:	3001      	adds	r0, #1
 8004d4a:	d10e      	bne.n	8004d6a <_printf_float+0x416>
 8004d4c:	e65d      	b.n	8004a0a <_printf_float+0xb6>
 8004d4e:	2301      	movs	r3, #1
 8004d50:	464a      	mov	r2, r9
 8004d52:	4631      	mov	r1, r6
 8004d54:	4628      	mov	r0, r5
 8004d56:	47b8      	blx	r7
 8004d58:	3001      	adds	r0, #1
 8004d5a:	f43f ae56 	beq.w	8004a0a <_printf_float+0xb6>
 8004d5e:	f108 0801 	add.w	r8, r8, #1
 8004d62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d64:	3b01      	subs	r3, #1
 8004d66:	4543      	cmp	r3, r8
 8004d68:	dcf1      	bgt.n	8004d4e <_printf_float+0x3fa>
 8004d6a:	4653      	mov	r3, sl
 8004d6c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004d70:	e6e0      	b.n	8004b34 <_printf_float+0x1e0>
 8004d72:	f04f 0800 	mov.w	r8, #0
 8004d76:	f104 091a 	add.w	r9, r4, #26
 8004d7a:	e7f2      	b.n	8004d62 <_printf_float+0x40e>
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	4642      	mov	r2, r8
 8004d80:	e7df      	b.n	8004d42 <_printf_float+0x3ee>
 8004d82:	2301      	movs	r3, #1
 8004d84:	464a      	mov	r2, r9
 8004d86:	4631      	mov	r1, r6
 8004d88:	4628      	mov	r0, r5
 8004d8a:	47b8      	blx	r7
 8004d8c:	3001      	adds	r0, #1
 8004d8e:	f43f ae3c 	beq.w	8004a0a <_printf_float+0xb6>
 8004d92:	f108 0801 	add.w	r8, r8, #1
 8004d96:	68e3      	ldr	r3, [r4, #12]
 8004d98:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004d9a:	1a5b      	subs	r3, r3, r1
 8004d9c:	4543      	cmp	r3, r8
 8004d9e:	dcf0      	bgt.n	8004d82 <_printf_float+0x42e>
 8004da0:	e6fd      	b.n	8004b9e <_printf_float+0x24a>
 8004da2:	f04f 0800 	mov.w	r8, #0
 8004da6:	f104 0919 	add.w	r9, r4, #25
 8004daa:	e7f4      	b.n	8004d96 <_printf_float+0x442>

08004dac <_printf_common>:
 8004dac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004db0:	4616      	mov	r6, r2
 8004db2:	4699      	mov	r9, r3
 8004db4:	688a      	ldr	r2, [r1, #8]
 8004db6:	690b      	ldr	r3, [r1, #16]
 8004db8:	4607      	mov	r7, r0
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	bfb8      	it	lt
 8004dbe:	4613      	movlt	r3, r2
 8004dc0:	6033      	str	r3, [r6, #0]
 8004dc2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004dc6:	460c      	mov	r4, r1
 8004dc8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004dcc:	b10a      	cbz	r2, 8004dd2 <_printf_common+0x26>
 8004dce:	3301      	adds	r3, #1
 8004dd0:	6033      	str	r3, [r6, #0]
 8004dd2:	6823      	ldr	r3, [r4, #0]
 8004dd4:	0699      	lsls	r1, r3, #26
 8004dd6:	bf42      	ittt	mi
 8004dd8:	6833      	ldrmi	r3, [r6, #0]
 8004dda:	3302      	addmi	r3, #2
 8004ddc:	6033      	strmi	r3, [r6, #0]
 8004dde:	6825      	ldr	r5, [r4, #0]
 8004de0:	f015 0506 	ands.w	r5, r5, #6
 8004de4:	d106      	bne.n	8004df4 <_printf_common+0x48>
 8004de6:	f104 0a19 	add.w	sl, r4, #25
 8004dea:	68e3      	ldr	r3, [r4, #12]
 8004dec:	6832      	ldr	r2, [r6, #0]
 8004dee:	1a9b      	subs	r3, r3, r2
 8004df0:	42ab      	cmp	r3, r5
 8004df2:	dc28      	bgt.n	8004e46 <_printf_common+0x9a>
 8004df4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004df8:	1e13      	subs	r3, r2, #0
 8004dfa:	6822      	ldr	r2, [r4, #0]
 8004dfc:	bf18      	it	ne
 8004dfe:	2301      	movne	r3, #1
 8004e00:	0692      	lsls	r2, r2, #26
 8004e02:	d42d      	bmi.n	8004e60 <_printf_common+0xb4>
 8004e04:	4649      	mov	r1, r9
 8004e06:	4638      	mov	r0, r7
 8004e08:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e0c:	47c0      	blx	r8
 8004e0e:	3001      	adds	r0, #1
 8004e10:	d020      	beq.n	8004e54 <_printf_common+0xa8>
 8004e12:	6823      	ldr	r3, [r4, #0]
 8004e14:	68e5      	ldr	r5, [r4, #12]
 8004e16:	f003 0306 	and.w	r3, r3, #6
 8004e1a:	2b04      	cmp	r3, #4
 8004e1c:	bf18      	it	ne
 8004e1e:	2500      	movne	r5, #0
 8004e20:	6832      	ldr	r2, [r6, #0]
 8004e22:	f04f 0600 	mov.w	r6, #0
 8004e26:	68a3      	ldr	r3, [r4, #8]
 8004e28:	bf08      	it	eq
 8004e2a:	1aad      	subeq	r5, r5, r2
 8004e2c:	6922      	ldr	r2, [r4, #16]
 8004e2e:	bf08      	it	eq
 8004e30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e34:	4293      	cmp	r3, r2
 8004e36:	bfc4      	itt	gt
 8004e38:	1a9b      	subgt	r3, r3, r2
 8004e3a:	18ed      	addgt	r5, r5, r3
 8004e3c:	341a      	adds	r4, #26
 8004e3e:	42b5      	cmp	r5, r6
 8004e40:	d11a      	bne.n	8004e78 <_printf_common+0xcc>
 8004e42:	2000      	movs	r0, #0
 8004e44:	e008      	b.n	8004e58 <_printf_common+0xac>
 8004e46:	2301      	movs	r3, #1
 8004e48:	4652      	mov	r2, sl
 8004e4a:	4649      	mov	r1, r9
 8004e4c:	4638      	mov	r0, r7
 8004e4e:	47c0      	blx	r8
 8004e50:	3001      	adds	r0, #1
 8004e52:	d103      	bne.n	8004e5c <_printf_common+0xb0>
 8004e54:	f04f 30ff 	mov.w	r0, #4294967295
 8004e58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e5c:	3501      	adds	r5, #1
 8004e5e:	e7c4      	b.n	8004dea <_printf_common+0x3e>
 8004e60:	2030      	movs	r0, #48	; 0x30
 8004e62:	18e1      	adds	r1, r4, r3
 8004e64:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e68:	1c5a      	adds	r2, r3, #1
 8004e6a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e6e:	4422      	add	r2, r4
 8004e70:	3302      	adds	r3, #2
 8004e72:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e76:	e7c5      	b.n	8004e04 <_printf_common+0x58>
 8004e78:	2301      	movs	r3, #1
 8004e7a:	4622      	mov	r2, r4
 8004e7c:	4649      	mov	r1, r9
 8004e7e:	4638      	mov	r0, r7
 8004e80:	47c0      	blx	r8
 8004e82:	3001      	adds	r0, #1
 8004e84:	d0e6      	beq.n	8004e54 <_printf_common+0xa8>
 8004e86:	3601      	adds	r6, #1
 8004e88:	e7d9      	b.n	8004e3e <_printf_common+0x92>
	...

08004e8c <_printf_i>:
 8004e8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e90:	460c      	mov	r4, r1
 8004e92:	7e27      	ldrb	r7, [r4, #24]
 8004e94:	4691      	mov	r9, r2
 8004e96:	2f78      	cmp	r7, #120	; 0x78
 8004e98:	4680      	mov	r8, r0
 8004e9a:	469a      	mov	sl, r3
 8004e9c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004e9e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ea2:	d807      	bhi.n	8004eb4 <_printf_i+0x28>
 8004ea4:	2f62      	cmp	r7, #98	; 0x62
 8004ea6:	d80a      	bhi.n	8004ebe <_printf_i+0x32>
 8004ea8:	2f00      	cmp	r7, #0
 8004eaa:	f000 80d9 	beq.w	8005060 <_printf_i+0x1d4>
 8004eae:	2f58      	cmp	r7, #88	; 0x58
 8004eb0:	f000 80a4 	beq.w	8004ffc <_printf_i+0x170>
 8004eb4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004eb8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004ebc:	e03a      	b.n	8004f34 <_printf_i+0xa8>
 8004ebe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004ec2:	2b15      	cmp	r3, #21
 8004ec4:	d8f6      	bhi.n	8004eb4 <_printf_i+0x28>
 8004ec6:	a001      	add	r0, pc, #4	; (adr r0, 8004ecc <_printf_i+0x40>)
 8004ec8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004ecc:	08004f25 	.word	0x08004f25
 8004ed0:	08004f39 	.word	0x08004f39
 8004ed4:	08004eb5 	.word	0x08004eb5
 8004ed8:	08004eb5 	.word	0x08004eb5
 8004edc:	08004eb5 	.word	0x08004eb5
 8004ee0:	08004eb5 	.word	0x08004eb5
 8004ee4:	08004f39 	.word	0x08004f39
 8004ee8:	08004eb5 	.word	0x08004eb5
 8004eec:	08004eb5 	.word	0x08004eb5
 8004ef0:	08004eb5 	.word	0x08004eb5
 8004ef4:	08004eb5 	.word	0x08004eb5
 8004ef8:	08005047 	.word	0x08005047
 8004efc:	08004f69 	.word	0x08004f69
 8004f00:	08005029 	.word	0x08005029
 8004f04:	08004eb5 	.word	0x08004eb5
 8004f08:	08004eb5 	.word	0x08004eb5
 8004f0c:	08005069 	.word	0x08005069
 8004f10:	08004eb5 	.word	0x08004eb5
 8004f14:	08004f69 	.word	0x08004f69
 8004f18:	08004eb5 	.word	0x08004eb5
 8004f1c:	08004eb5 	.word	0x08004eb5
 8004f20:	08005031 	.word	0x08005031
 8004f24:	680b      	ldr	r3, [r1, #0]
 8004f26:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004f2a:	1d1a      	adds	r2, r3, #4
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	600a      	str	r2, [r1, #0]
 8004f30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f34:	2301      	movs	r3, #1
 8004f36:	e0a4      	b.n	8005082 <_printf_i+0x1f6>
 8004f38:	6825      	ldr	r5, [r4, #0]
 8004f3a:	6808      	ldr	r0, [r1, #0]
 8004f3c:	062e      	lsls	r6, r5, #24
 8004f3e:	f100 0304 	add.w	r3, r0, #4
 8004f42:	d50a      	bpl.n	8004f5a <_printf_i+0xce>
 8004f44:	6805      	ldr	r5, [r0, #0]
 8004f46:	600b      	str	r3, [r1, #0]
 8004f48:	2d00      	cmp	r5, #0
 8004f4a:	da03      	bge.n	8004f54 <_printf_i+0xc8>
 8004f4c:	232d      	movs	r3, #45	; 0x2d
 8004f4e:	426d      	negs	r5, r5
 8004f50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f54:	230a      	movs	r3, #10
 8004f56:	485e      	ldr	r0, [pc, #376]	; (80050d0 <_printf_i+0x244>)
 8004f58:	e019      	b.n	8004f8e <_printf_i+0x102>
 8004f5a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004f5e:	6805      	ldr	r5, [r0, #0]
 8004f60:	600b      	str	r3, [r1, #0]
 8004f62:	bf18      	it	ne
 8004f64:	b22d      	sxthne	r5, r5
 8004f66:	e7ef      	b.n	8004f48 <_printf_i+0xbc>
 8004f68:	680b      	ldr	r3, [r1, #0]
 8004f6a:	6825      	ldr	r5, [r4, #0]
 8004f6c:	1d18      	adds	r0, r3, #4
 8004f6e:	6008      	str	r0, [r1, #0]
 8004f70:	0628      	lsls	r0, r5, #24
 8004f72:	d501      	bpl.n	8004f78 <_printf_i+0xec>
 8004f74:	681d      	ldr	r5, [r3, #0]
 8004f76:	e002      	b.n	8004f7e <_printf_i+0xf2>
 8004f78:	0669      	lsls	r1, r5, #25
 8004f7a:	d5fb      	bpl.n	8004f74 <_printf_i+0xe8>
 8004f7c:	881d      	ldrh	r5, [r3, #0]
 8004f7e:	2f6f      	cmp	r7, #111	; 0x6f
 8004f80:	bf0c      	ite	eq
 8004f82:	2308      	moveq	r3, #8
 8004f84:	230a      	movne	r3, #10
 8004f86:	4852      	ldr	r0, [pc, #328]	; (80050d0 <_printf_i+0x244>)
 8004f88:	2100      	movs	r1, #0
 8004f8a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004f8e:	6866      	ldr	r6, [r4, #4]
 8004f90:	2e00      	cmp	r6, #0
 8004f92:	bfa8      	it	ge
 8004f94:	6821      	ldrge	r1, [r4, #0]
 8004f96:	60a6      	str	r6, [r4, #8]
 8004f98:	bfa4      	itt	ge
 8004f9a:	f021 0104 	bicge.w	r1, r1, #4
 8004f9e:	6021      	strge	r1, [r4, #0]
 8004fa0:	b90d      	cbnz	r5, 8004fa6 <_printf_i+0x11a>
 8004fa2:	2e00      	cmp	r6, #0
 8004fa4:	d04d      	beq.n	8005042 <_printf_i+0x1b6>
 8004fa6:	4616      	mov	r6, r2
 8004fa8:	fbb5 f1f3 	udiv	r1, r5, r3
 8004fac:	fb03 5711 	mls	r7, r3, r1, r5
 8004fb0:	5dc7      	ldrb	r7, [r0, r7]
 8004fb2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004fb6:	462f      	mov	r7, r5
 8004fb8:	42bb      	cmp	r3, r7
 8004fba:	460d      	mov	r5, r1
 8004fbc:	d9f4      	bls.n	8004fa8 <_printf_i+0x11c>
 8004fbe:	2b08      	cmp	r3, #8
 8004fc0:	d10b      	bne.n	8004fda <_printf_i+0x14e>
 8004fc2:	6823      	ldr	r3, [r4, #0]
 8004fc4:	07df      	lsls	r7, r3, #31
 8004fc6:	d508      	bpl.n	8004fda <_printf_i+0x14e>
 8004fc8:	6923      	ldr	r3, [r4, #16]
 8004fca:	6861      	ldr	r1, [r4, #4]
 8004fcc:	4299      	cmp	r1, r3
 8004fce:	bfde      	ittt	le
 8004fd0:	2330      	movle	r3, #48	; 0x30
 8004fd2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004fd6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004fda:	1b92      	subs	r2, r2, r6
 8004fdc:	6122      	str	r2, [r4, #16]
 8004fde:	464b      	mov	r3, r9
 8004fe0:	4621      	mov	r1, r4
 8004fe2:	4640      	mov	r0, r8
 8004fe4:	f8cd a000 	str.w	sl, [sp]
 8004fe8:	aa03      	add	r2, sp, #12
 8004fea:	f7ff fedf 	bl	8004dac <_printf_common>
 8004fee:	3001      	adds	r0, #1
 8004ff0:	d14c      	bne.n	800508c <_printf_i+0x200>
 8004ff2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ff6:	b004      	add	sp, #16
 8004ff8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ffc:	4834      	ldr	r0, [pc, #208]	; (80050d0 <_printf_i+0x244>)
 8004ffe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005002:	680e      	ldr	r6, [r1, #0]
 8005004:	6823      	ldr	r3, [r4, #0]
 8005006:	f856 5b04 	ldr.w	r5, [r6], #4
 800500a:	061f      	lsls	r7, r3, #24
 800500c:	600e      	str	r6, [r1, #0]
 800500e:	d514      	bpl.n	800503a <_printf_i+0x1ae>
 8005010:	07d9      	lsls	r1, r3, #31
 8005012:	bf44      	itt	mi
 8005014:	f043 0320 	orrmi.w	r3, r3, #32
 8005018:	6023      	strmi	r3, [r4, #0]
 800501a:	b91d      	cbnz	r5, 8005024 <_printf_i+0x198>
 800501c:	6823      	ldr	r3, [r4, #0]
 800501e:	f023 0320 	bic.w	r3, r3, #32
 8005022:	6023      	str	r3, [r4, #0]
 8005024:	2310      	movs	r3, #16
 8005026:	e7af      	b.n	8004f88 <_printf_i+0xfc>
 8005028:	6823      	ldr	r3, [r4, #0]
 800502a:	f043 0320 	orr.w	r3, r3, #32
 800502e:	6023      	str	r3, [r4, #0]
 8005030:	2378      	movs	r3, #120	; 0x78
 8005032:	4828      	ldr	r0, [pc, #160]	; (80050d4 <_printf_i+0x248>)
 8005034:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005038:	e7e3      	b.n	8005002 <_printf_i+0x176>
 800503a:	065e      	lsls	r6, r3, #25
 800503c:	bf48      	it	mi
 800503e:	b2ad      	uxthmi	r5, r5
 8005040:	e7e6      	b.n	8005010 <_printf_i+0x184>
 8005042:	4616      	mov	r6, r2
 8005044:	e7bb      	b.n	8004fbe <_printf_i+0x132>
 8005046:	680b      	ldr	r3, [r1, #0]
 8005048:	6826      	ldr	r6, [r4, #0]
 800504a:	1d1d      	adds	r5, r3, #4
 800504c:	6960      	ldr	r0, [r4, #20]
 800504e:	600d      	str	r5, [r1, #0]
 8005050:	0635      	lsls	r5, r6, #24
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	d501      	bpl.n	800505a <_printf_i+0x1ce>
 8005056:	6018      	str	r0, [r3, #0]
 8005058:	e002      	b.n	8005060 <_printf_i+0x1d4>
 800505a:	0671      	lsls	r1, r6, #25
 800505c:	d5fb      	bpl.n	8005056 <_printf_i+0x1ca>
 800505e:	8018      	strh	r0, [r3, #0]
 8005060:	2300      	movs	r3, #0
 8005062:	4616      	mov	r6, r2
 8005064:	6123      	str	r3, [r4, #16]
 8005066:	e7ba      	b.n	8004fde <_printf_i+0x152>
 8005068:	680b      	ldr	r3, [r1, #0]
 800506a:	1d1a      	adds	r2, r3, #4
 800506c:	600a      	str	r2, [r1, #0]
 800506e:	681e      	ldr	r6, [r3, #0]
 8005070:	2100      	movs	r1, #0
 8005072:	4630      	mov	r0, r6
 8005074:	6862      	ldr	r2, [r4, #4]
 8005076:	f000 ffcb 	bl	8006010 <memchr>
 800507a:	b108      	cbz	r0, 8005080 <_printf_i+0x1f4>
 800507c:	1b80      	subs	r0, r0, r6
 800507e:	6060      	str	r0, [r4, #4]
 8005080:	6863      	ldr	r3, [r4, #4]
 8005082:	6123      	str	r3, [r4, #16]
 8005084:	2300      	movs	r3, #0
 8005086:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800508a:	e7a8      	b.n	8004fde <_printf_i+0x152>
 800508c:	4632      	mov	r2, r6
 800508e:	4649      	mov	r1, r9
 8005090:	4640      	mov	r0, r8
 8005092:	6923      	ldr	r3, [r4, #16]
 8005094:	47d0      	blx	sl
 8005096:	3001      	adds	r0, #1
 8005098:	d0ab      	beq.n	8004ff2 <_printf_i+0x166>
 800509a:	6823      	ldr	r3, [r4, #0]
 800509c:	079b      	lsls	r3, r3, #30
 800509e:	d413      	bmi.n	80050c8 <_printf_i+0x23c>
 80050a0:	68e0      	ldr	r0, [r4, #12]
 80050a2:	9b03      	ldr	r3, [sp, #12]
 80050a4:	4298      	cmp	r0, r3
 80050a6:	bfb8      	it	lt
 80050a8:	4618      	movlt	r0, r3
 80050aa:	e7a4      	b.n	8004ff6 <_printf_i+0x16a>
 80050ac:	2301      	movs	r3, #1
 80050ae:	4632      	mov	r2, r6
 80050b0:	4649      	mov	r1, r9
 80050b2:	4640      	mov	r0, r8
 80050b4:	47d0      	blx	sl
 80050b6:	3001      	adds	r0, #1
 80050b8:	d09b      	beq.n	8004ff2 <_printf_i+0x166>
 80050ba:	3501      	adds	r5, #1
 80050bc:	68e3      	ldr	r3, [r4, #12]
 80050be:	9903      	ldr	r1, [sp, #12]
 80050c0:	1a5b      	subs	r3, r3, r1
 80050c2:	42ab      	cmp	r3, r5
 80050c4:	dcf2      	bgt.n	80050ac <_printf_i+0x220>
 80050c6:	e7eb      	b.n	80050a0 <_printf_i+0x214>
 80050c8:	2500      	movs	r5, #0
 80050ca:	f104 0619 	add.w	r6, r4, #25
 80050ce:	e7f5      	b.n	80050bc <_printf_i+0x230>
 80050d0:	08007266 	.word	0x08007266
 80050d4:	08007277 	.word	0x08007277

080050d8 <iprintf>:
 80050d8:	b40f      	push	{r0, r1, r2, r3}
 80050da:	4b0a      	ldr	r3, [pc, #40]	; (8005104 <iprintf+0x2c>)
 80050dc:	b513      	push	{r0, r1, r4, lr}
 80050de:	681c      	ldr	r4, [r3, #0]
 80050e0:	b124      	cbz	r4, 80050ec <iprintf+0x14>
 80050e2:	69a3      	ldr	r3, [r4, #24]
 80050e4:	b913      	cbnz	r3, 80050ec <iprintf+0x14>
 80050e6:	4620      	mov	r0, r4
 80050e8:	f000 fee4 	bl	8005eb4 <__sinit>
 80050ec:	ab05      	add	r3, sp, #20
 80050ee:	4620      	mov	r0, r4
 80050f0:	9a04      	ldr	r2, [sp, #16]
 80050f2:	68a1      	ldr	r1, [r4, #8]
 80050f4:	9301      	str	r3, [sp, #4]
 80050f6:	f001 fc05 	bl	8006904 <_vfiprintf_r>
 80050fa:	b002      	add	sp, #8
 80050fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005100:	b004      	add	sp, #16
 8005102:	4770      	bx	lr
 8005104:	2000000c 	.word	0x2000000c

08005108 <quorem>:
 8005108:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800510c:	6903      	ldr	r3, [r0, #16]
 800510e:	690c      	ldr	r4, [r1, #16]
 8005110:	4607      	mov	r7, r0
 8005112:	42a3      	cmp	r3, r4
 8005114:	f2c0 8083 	blt.w	800521e <quorem+0x116>
 8005118:	3c01      	subs	r4, #1
 800511a:	f100 0514 	add.w	r5, r0, #20
 800511e:	f101 0814 	add.w	r8, r1, #20
 8005122:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005126:	9301      	str	r3, [sp, #4]
 8005128:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800512c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005130:	3301      	adds	r3, #1
 8005132:	429a      	cmp	r2, r3
 8005134:	fbb2 f6f3 	udiv	r6, r2, r3
 8005138:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800513c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005140:	d332      	bcc.n	80051a8 <quorem+0xa0>
 8005142:	f04f 0e00 	mov.w	lr, #0
 8005146:	4640      	mov	r0, r8
 8005148:	46ac      	mov	ip, r5
 800514a:	46f2      	mov	sl, lr
 800514c:	f850 2b04 	ldr.w	r2, [r0], #4
 8005150:	b293      	uxth	r3, r2
 8005152:	fb06 e303 	mla	r3, r6, r3, lr
 8005156:	0c12      	lsrs	r2, r2, #16
 8005158:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800515c:	fb06 e202 	mla	r2, r6, r2, lr
 8005160:	b29b      	uxth	r3, r3
 8005162:	ebaa 0303 	sub.w	r3, sl, r3
 8005166:	f8dc a000 	ldr.w	sl, [ip]
 800516a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800516e:	fa1f fa8a 	uxth.w	sl, sl
 8005172:	4453      	add	r3, sl
 8005174:	fa1f fa82 	uxth.w	sl, r2
 8005178:	f8dc 2000 	ldr.w	r2, [ip]
 800517c:	4581      	cmp	r9, r0
 800517e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8005182:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005186:	b29b      	uxth	r3, r3
 8005188:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800518c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005190:	f84c 3b04 	str.w	r3, [ip], #4
 8005194:	d2da      	bcs.n	800514c <quorem+0x44>
 8005196:	f855 300b 	ldr.w	r3, [r5, fp]
 800519a:	b92b      	cbnz	r3, 80051a8 <quorem+0xa0>
 800519c:	9b01      	ldr	r3, [sp, #4]
 800519e:	3b04      	subs	r3, #4
 80051a0:	429d      	cmp	r5, r3
 80051a2:	461a      	mov	r2, r3
 80051a4:	d32f      	bcc.n	8005206 <quorem+0xfe>
 80051a6:	613c      	str	r4, [r7, #16]
 80051a8:	4638      	mov	r0, r7
 80051aa:	f001 f9c7 	bl	800653c <__mcmp>
 80051ae:	2800      	cmp	r0, #0
 80051b0:	db25      	blt.n	80051fe <quorem+0xf6>
 80051b2:	4628      	mov	r0, r5
 80051b4:	f04f 0c00 	mov.w	ip, #0
 80051b8:	3601      	adds	r6, #1
 80051ba:	f858 1b04 	ldr.w	r1, [r8], #4
 80051be:	f8d0 e000 	ldr.w	lr, [r0]
 80051c2:	b28b      	uxth	r3, r1
 80051c4:	ebac 0303 	sub.w	r3, ip, r3
 80051c8:	fa1f f28e 	uxth.w	r2, lr
 80051cc:	4413      	add	r3, r2
 80051ce:	0c0a      	lsrs	r2, r1, #16
 80051d0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80051d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80051d8:	b29b      	uxth	r3, r3
 80051da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80051de:	45c1      	cmp	r9, r8
 80051e0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80051e4:	f840 3b04 	str.w	r3, [r0], #4
 80051e8:	d2e7      	bcs.n	80051ba <quorem+0xb2>
 80051ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80051ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80051f2:	b922      	cbnz	r2, 80051fe <quorem+0xf6>
 80051f4:	3b04      	subs	r3, #4
 80051f6:	429d      	cmp	r5, r3
 80051f8:	461a      	mov	r2, r3
 80051fa:	d30a      	bcc.n	8005212 <quorem+0x10a>
 80051fc:	613c      	str	r4, [r7, #16]
 80051fe:	4630      	mov	r0, r6
 8005200:	b003      	add	sp, #12
 8005202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005206:	6812      	ldr	r2, [r2, #0]
 8005208:	3b04      	subs	r3, #4
 800520a:	2a00      	cmp	r2, #0
 800520c:	d1cb      	bne.n	80051a6 <quorem+0x9e>
 800520e:	3c01      	subs	r4, #1
 8005210:	e7c6      	b.n	80051a0 <quorem+0x98>
 8005212:	6812      	ldr	r2, [r2, #0]
 8005214:	3b04      	subs	r3, #4
 8005216:	2a00      	cmp	r2, #0
 8005218:	d1f0      	bne.n	80051fc <quorem+0xf4>
 800521a:	3c01      	subs	r4, #1
 800521c:	e7eb      	b.n	80051f6 <quorem+0xee>
 800521e:	2000      	movs	r0, #0
 8005220:	e7ee      	b.n	8005200 <quorem+0xf8>
 8005222:	0000      	movs	r0, r0
 8005224:	0000      	movs	r0, r0
	...

08005228 <_dtoa_r>:
 8005228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800522c:	4616      	mov	r6, r2
 800522e:	461f      	mov	r7, r3
 8005230:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005232:	b099      	sub	sp, #100	; 0x64
 8005234:	4605      	mov	r5, r0
 8005236:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800523a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800523e:	b974      	cbnz	r4, 800525e <_dtoa_r+0x36>
 8005240:	2010      	movs	r0, #16
 8005242:	f000 fedd 	bl	8006000 <malloc>
 8005246:	4602      	mov	r2, r0
 8005248:	6268      	str	r0, [r5, #36]	; 0x24
 800524a:	b920      	cbnz	r0, 8005256 <_dtoa_r+0x2e>
 800524c:	21ea      	movs	r1, #234	; 0xea
 800524e:	4bae      	ldr	r3, [pc, #696]	; (8005508 <_dtoa_r+0x2e0>)
 8005250:	48ae      	ldr	r0, [pc, #696]	; (800550c <_dtoa_r+0x2e4>)
 8005252:	f001 fdad 	bl	8006db0 <__assert_func>
 8005256:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800525a:	6004      	str	r4, [r0, #0]
 800525c:	60c4      	str	r4, [r0, #12]
 800525e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005260:	6819      	ldr	r1, [r3, #0]
 8005262:	b151      	cbz	r1, 800527a <_dtoa_r+0x52>
 8005264:	685a      	ldr	r2, [r3, #4]
 8005266:	2301      	movs	r3, #1
 8005268:	4093      	lsls	r3, r2
 800526a:	604a      	str	r2, [r1, #4]
 800526c:	608b      	str	r3, [r1, #8]
 800526e:	4628      	mov	r0, r5
 8005270:	f000 ff2a 	bl	80060c8 <_Bfree>
 8005274:	2200      	movs	r2, #0
 8005276:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005278:	601a      	str	r2, [r3, #0]
 800527a:	1e3b      	subs	r3, r7, #0
 800527c:	bfaf      	iteee	ge
 800527e:	2300      	movge	r3, #0
 8005280:	2201      	movlt	r2, #1
 8005282:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005286:	9305      	strlt	r3, [sp, #20]
 8005288:	bfa8      	it	ge
 800528a:	f8c8 3000 	strge.w	r3, [r8]
 800528e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005292:	4b9f      	ldr	r3, [pc, #636]	; (8005510 <_dtoa_r+0x2e8>)
 8005294:	bfb8      	it	lt
 8005296:	f8c8 2000 	strlt.w	r2, [r8]
 800529a:	ea33 0309 	bics.w	r3, r3, r9
 800529e:	d119      	bne.n	80052d4 <_dtoa_r+0xac>
 80052a0:	f242 730f 	movw	r3, #9999	; 0x270f
 80052a4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80052a6:	6013      	str	r3, [r2, #0]
 80052a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80052ac:	4333      	orrs	r3, r6
 80052ae:	f000 8580 	beq.w	8005db2 <_dtoa_r+0xb8a>
 80052b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80052b4:	b953      	cbnz	r3, 80052cc <_dtoa_r+0xa4>
 80052b6:	4b97      	ldr	r3, [pc, #604]	; (8005514 <_dtoa_r+0x2ec>)
 80052b8:	e022      	b.n	8005300 <_dtoa_r+0xd8>
 80052ba:	4b97      	ldr	r3, [pc, #604]	; (8005518 <_dtoa_r+0x2f0>)
 80052bc:	9308      	str	r3, [sp, #32]
 80052be:	3308      	adds	r3, #8
 80052c0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80052c2:	6013      	str	r3, [r2, #0]
 80052c4:	9808      	ldr	r0, [sp, #32]
 80052c6:	b019      	add	sp, #100	; 0x64
 80052c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052cc:	4b91      	ldr	r3, [pc, #580]	; (8005514 <_dtoa_r+0x2ec>)
 80052ce:	9308      	str	r3, [sp, #32]
 80052d0:	3303      	adds	r3, #3
 80052d2:	e7f5      	b.n	80052c0 <_dtoa_r+0x98>
 80052d4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80052d8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80052dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80052e0:	2200      	movs	r2, #0
 80052e2:	2300      	movs	r3, #0
 80052e4:	f7fb fb60 	bl	80009a8 <__aeabi_dcmpeq>
 80052e8:	4680      	mov	r8, r0
 80052ea:	b158      	cbz	r0, 8005304 <_dtoa_r+0xdc>
 80052ec:	2301      	movs	r3, #1
 80052ee:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80052f0:	6013      	str	r3, [r2, #0]
 80052f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	f000 8559 	beq.w	8005dac <_dtoa_r+0xb84>
 80052fa:	4888      	ldr	r0, [pc, #544]	; (800551c <_dtoa_r+0x2f4>)
 80052fc:	6018      	str	r0, [r3, #0]
 80052fe:	1e43      	subs	r3, r0, #1
 8005300:	9308      	str	r3, [sp, #32]
 8005302:	e7df      	b.n	80052c4 <_dtoa_r+0x9c>
 8005304:	ab16      	add	r3, sp, #88	; 0x58
 8005306:	9301      	str	r3, [sp, #4]
 8005308:	ab17      	add	r3, sp, #92	; 0x5c
 800530a:	9300      	str	r3, [sp, #0]
 800530c:	4628      	mov	r0, r5
 800530e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005312:	f001 f9bf 	bl	8006694 <__d2b>
 8005316:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800531a:	4682      	mov	sl, r0
 800531c:	2c00      	cmp	r4, #0
 800531e:	d07e      	beq.n	800541e <_dtoa_r+0x1f6>
 8005320:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005324:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005326:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800532a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800532e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005332:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005336:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800533a:	2200      	movs	r2, #0
 800533c:	4b78      	ldr	r3, [pc, #480]	; (8005520 <_dtoa_r+0x2f8>)
 800533e:	f7fa ff13 	bl	8000168 <__aeabi_dsub>
 8005342:	a36b      	add	r3, pc, #428	; (adr r3, 80054f0 <_dtoa_r+0x2c8>)
 8005344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005348:	f7fb f8c6 	bl	80004d8 <__aeabi_dmul>
 800534c:	a36a      	add	r3, pc, #424	; (adr r3, 80054f8 <_dtoa_r+0x2d0>)
 800534e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005352:	f7fa ff0b 	bl	800016c <__adddf3>
 8005356:	4606      	mov	r6, r0
 8005358:	4620      	mov	r0, r4
 800535a:	460f      	mov	r7, r1
 800535c:	f7fb f852 	bl	8000404 <__aeabi_i2d>
 8005360:	a367      	add	r3, pc, #412	; (adr r3, 8005500 <_dtoa_r+0x2d8>)
 8005362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005366:	f7fb f8b7 	bl	80004d8 <__aeabi_dmul>
 800536a:	4602      	mov	r2, r0
 800536c:	460b      	mov	r3, r1
 800536e:	4630      	mov	r0, r6
 8005370:	4639      	mov	r1, r7
 8005372:	f7fa fefb 	bl	800016c <__adddf3>
 8005376:	4606      	mov	r6, r0
 8005378:	460f      	mov	r7, r1
 800537a:	f7fb fb5d 	bl	8000a38 <__aeabi_d2iz>
 800537e:	2200      	movs	r2, #0
 8005380:	4681      	mov	r9, r0
 8005382:	2300      	movs	r3, #0
 8005384:	4630      	mov	r0, r6
 8005386:	4639      	mov	r1, r7
 8005388:	f7fb fb18 	bl	80009bc <__aeabi_dcmplt>
 800538c:	b148      	cbz	r0, 80053a2 <_dtoa_r+0x17a>
 800538e:	4648      	mov	r0, r9
 8005390:	f7fb f838 	bl	8000404 <__aeabi_i2d>
 8005394:	4632      	mov	r2, r6
 8005396:	463b      	mov	r3, r7
 8005398:	f7fb fb06 	bl	80009a8 <__aeabi_dcmpeq>
 800539c:	b908      	cbnz	r0, 80053a2 <_dtoa_r+0x17a>
 800539e:	f109 39ff 	add.w	r9, r9, #4294967295
 80053a2:	f1b9 0f16 	cmp.w	r9, #22
 80053a6:	d857      	bhi.n	8005458 <_dtoa_r+0x230>
 80053a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80053ac:	4b5d      	ldr	r3, [pc, #372]	; (8005524 <_dtoa_r+0x2fc>)
 80053ae:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80053b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b6:	f7fb fb01 	bl	80009bc <__aeabi_dcmplt>
 80053ba:	2800      	cmp	r0, #0
 80053bc:	d04e      	beq.n	800545c <_dtoa_r+0x234>
 80053be:	2300      	movs	r3, #0
 80053c0:	f109 39ff 	add.w	r9, r9, #4294967295
 80053c4:	930f      	str	r3, [sp, #60]	; 0x3c
 80053c6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80053c8:	1b1c      	subs	r4, r3, r4
 80053ca:	1e63      	subs	r3, r4, #1
 80053cc:	9309      	str	r3, [sp, #36]	; 0x24
 80053ce:	bf49      	itett	mi
 80053d0:	f1c4 0301 	rsbmi	r3, r4, #1
 80053d4:	2300      	movpl	r3, #0
 80053d6:	9306      	strmi	r3, [sp, #24]
 80053d8:	2300      	movmi	r3, #0
 80053da:	bf54      	ite	pl
 80053dc:	9306      	strpl	r3, [sp, #24]
 80053de:	9309      	strmi	r3, [sp, #36]	; 0x24
 80053e0:	f1b9 0f00 	cmp.w	r9, #0
 80053e4:	db3c      	blt.n	8005460 <_dtoa_r+0x238>
 80053e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053e8:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80053ec:	444b      	add	r3, r9
 80053ee:	9309      	str	r3, [sp, #36]	; 0x24
 80053f0:	2300      	movs	r3, #0
 80053f2:	930a      	str	r3, [sp, #40]	; 0x28
 80053f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80053f6:	2b09      	cmp	r3, #9
 80053f8:	d86c      	bhi.n	80054d4 <_dtoa_r+0x2ac>
 80053fa:	2b05      	cmp	r3, #5
 80053fc:	bfc4      	itt	gt
 80053fe:	3b04      	subgt	r3, #4
 8005400:	9322      	strgt	r3, [sp, #136]	; 0x88
 8005402:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005404:	bfc8      	it	gt
 8005406:	2400      	movgt	r4, #0
 8005408:	f1a3 0302 	sub.w	r3, r3, #2
 800540c:	bfd8      	it	le
 800540e:	2401      	movle	r4, #1
 8005410:	2b03      	cmp	r3, #3
 8005412:	f200 808b 	bhi.w	800552c <_dtoa_r+0x304>
 8005416:	e8df f003 	tbb	[pc, r3]
 800541a:	4f2d      	.short	0x4f2d
 800541c:	5b4d      	.short	0x5b4d
 800541e:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8005422:	441c      	add	r4, r3
 8005424:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8005428:	2b20      	cmp	r3, #32
 800542a:	bfc3      	ittte	gt
 800542c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005430:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8005434:	fa09 f303 	lslgt.w	r3, r9, r3
 8005438:	f1c3 0320 	rsble	r3, r3, #32
 800543c:	bfc6      	itte	gt
 800543e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005442:	4318      	orrgt	r0, r3
 8005444:	fa06 f003 	lslle.w	r0, r6, r3
 8005448:	f7fa ffcc 	bl	80003e4 <__aeabi_ui2d>
 800544c:	2301      	movs	r3, #1
 800544e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005452:	3c01      	subs	r4, #1
 8005454:	9313      	str	r3, [sp, #76]	; 0x4c
 8005456:	e770      	b.n	800533a <_dtoa_r+0x112>
 8005458:	2301      	movs	r3, #1
 800545a:	e7b3      	b.n	80053c4 <_dtoa_r+0x19c>
 800545c:	900f      	str	r0, [sp, #60]	; 0x3c
 800545e:	e7b2      	b.n	80053c6 <_dtoa_r+0x19e>
 8005460:	9b06      	ldr	r3, [sp, #24]
 8005462:	eba3 0309 	sub.w	r3, r3, r9
 8005466:	9306      	str	r3, [sp, #24]
 8005468:	f1c9 0300 	rsb	r3, r9, #0
 800546c:	930a      	str	r3, [sp, #40]	; 0x28
 800546e:	2300      	movs	r3, #0
 8005470:	930e      	str	r3, [sp, #56]	; 0x38
 8005472:	e7bf      	b.n	80053f4 <_dtoa_r+0x1cc>
 8005474:	2300      	movs	r3, #0
 8005476:	930b      	str	r3, [sp, #44]	; 0x2c
 8005478:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800547a:	2b00      	cmp	r3, #0
 800547c:	dc59      	bgt.n	8005532 <_dtoa_r+0x30a>
 800547e:	f04f 0b01 	mov.w	fp, #1
 8005482:	465b      	mov	r3, fp
 8005484:	f8cd b008 	str.w	fp, [sp, #8]
 8005488:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800548c:	2200      	movs	r2, #0
 800548e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8005490:	6042      	str	r2, [r0, #4]
 8005492:	2204      	movs	r2, #4
 8005494:	f102 0614 	add.w	r6, r2, #20
 8005498:	429e      	cmp	r6, r3
 800549a:	6841      	ldr	r1, [r0, #4]
 800549c:	d94f      	bls.n	800553e <_dtoa_r+0x316>
 800549e:	4628      	mov	r0, r5
 80054a0:	f000 fdd2 	bl	8006048 <_Balloc>
 80054a4:	9008      	str	r0, [sp, #32]
 80054a6:	2800      	cmp	r0, #0
 80054a8:	d14d      	bne.n	8005546 <_dtoa_r+0x31e>
 80054aa:	4602      	mov	r2, r0
 80054ac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80054b0:	4b1d      	ldr	r3, [pc, #116]	; (8005528 <_dtoa_r+0x300>)
 80054b2:	e6cd      	b.n	8005250 <_dtoa_r+0x28>
 80054b4:	2301      	movs	r3, #1
 80054b6:	e7de      	b.n	8005476 <_dtoa_r+0x24e>
 80054b8:	2300      	movs	r3, #0
 80054ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80054bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80054be:	eb09 0b03 	add.w	fp, r9, r3
 80054c2:	f10b 0301 	add.w	r3, fp, #1
 80054c6:	2b01      	cmp	r3, #1
 80054c8:	9302      	str	r3, [sp, #8]
 80054ca:	bfb8      	it	lt
 80054cc:	2301      	movlt	r3, #1
 80054ce:	e7dd      	b.n	800548c <_dtoa_r+0x264>
 80054d0:	2301      	movs	r3, #1
 80054d2:	e7f2      	b.n	80054ba <_dtoa_r+0x292>
 80054d4:	2401      	movs	r4, #1
 80054d6:	2300      	movs	r3, #0
 80054d8:	940b      	str	r4, [sp, #44]	; 0x2c
 80054da:	9322      	str	r3, [sp, #136]	; 0x88
 80054dc:	f04f 3bff 	mov.w	fp, #4294967295
 80054e0:	2200      	movs	r2, #0
 80054e2:	2312      	movs	r3, #18
 80054e4:	f8cd b008 	str.w	fp, [sp, #8]
 80054e8:	9223      	str	r2, [sp, #140]	; 0x8c
 80054ea:	e7cf      	b.n	800548c <_dtoa_r+0x264>
 80054ec:	f3af 8000 	nop.w
 80054f0:	636f4361 	.word	0x636f4361
 80054f4:	3fd287a7 	.word	0x3fd287a7
 80054f8:	8b60c8b3 	.word	0x8b60c8b3
 80054fc:	3fc68a28 	.word	0x3fc68a28
 8005500:	509f79fb 	.word	0x509f79fb
 8005504:	3fd34413 	.word	0x3fd34413
 8005508:	08007295 	.word	0x08007295
 800550c:	080072ac 	.word	0x080072ac
 8005510:	7ff00000 	.word	0x7ff00000
 8005514:	08007291 	.word	0x08007291
 8005518:	08007288 	.word	0x08007288
 800551c:	08007265 	.word	0x08007265
 8005520:	3ff80000 	.word	0x3ff80000
 8005524:	08007408 	.word	0x08007408
 8005528:	0800730b 	.word	0x0800730b
 800552c:	2301      	movs	r3, #1
 800552e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005530:	e7d4      	b.n	80054dc <_dtoa_r+0x2b4>
 8005532:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8005536:	465b      	mov	r3, fp
 8005538:	f8cd b008 	str.w	fp, [sp, #8]
 800553c:	e7a6      	b.n	800548c <_dtoa_r+0x264>
 800553e:	3101      	adds	r1, #1
 8005540:	6041      	str	r1, [r0, #4]
 8005542:	0052      	lsls	r2, r2, #1
 8005544:	e7a6      	b.n	8005494 <_dtoa_r+0x26c>
 8005546:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005548:	9a08      	ldr	r2, [sp, #32]
 800554a:	601a      	str	r2, [r3, #0]
 800554c:	9b02      	ldr	r3, [sp, #8]
 800554e:	2b0e      	cmp	r3, #14
 8005550:	f200 80a8 	bhi.w	80056a4 <_dtoa_r+0x47c>
 8005554:	2c00      	cmp	r4, #0
 8005556:	f000 80a5 	beq.w	80056a4 <_dtoa_r+0x47c>
 800555a:	f1b9 0f00 	cmp.w	r9, #0
 800555e:	dd34      	ble.n	80055ca <_dtoa_r+0x3a2>
 8005560:	4a9a      	ldr	r2, [pc, #616]	; (80057cc <_dtoa_r+0x5a4>)
 8005562:	f009 030f 	and.w	r3, r9, #15
 8005566:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800556a:	f419 7f80 	tst.w	r9, #256	; 0x100
 800556e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005572:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005576:	ea4f 1429 	mov.w	r4, r9, asr #4
 800557a:	d016      	beq.n	80055aa <_dtoa_r+0x382>
 800557c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005580:	4b93      	ldr	r3, [pc, #588]	; (80057d0 <_dtoa_r+0x5a8>)
 8005582:	2703      	movs	r7, #3
 8005584:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005588:	f7fb f8d0 	bl	800072c <__aeabi_ddiv>
 800558c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005590:	f004 040f 	and.w	r4, r4, #15
 8005594:	4e8e      	ldr	r6, [pc, #568]	; (80057d0 <_dtoa_r+0x5a8>)
 8005596:	b954      	cbnz	r4, 80055ae <_dtoa_r+0x386>
 8005598:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800559c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80055a0:	f7fb f8c4 	bl	800072c <__aeabi_ddiv>
 80055a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055a8:	e029      	b.n	80055fe <_dtoa_r+0x3d6>
 80055aa:	2702      	movs	r7, #2
 80055ac:	e7f2      	b.n	8005594 <_dtoa_r+0x36c>
 80055ae:	07e1      	lsls	r1, r4, #31
 80055b0:	d508      	bpl.n	80055c4 <_dtoa_r+0x39c>
 80055b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80055b6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80055ba:	f7fa ff8d 	bl	80004d8 <__aeabi_dmul>
 80055be:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80055c2:	3701      	adds	r7, #1
 80055c4:	1064      	asrs	r4, r4, #1
 80055c6:	3608      	adds	r6, #8
 80055c8:	e7e5      	b.n	8005596 <_dtoa_r+0x36e>
 80055ca:	f000 80a5 	beq.w	8005718 <_dtoa_r+0x4f0>
 80055ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80055d2:	f1c9 0400 	rsb	r4, r9, #0
 80055d6:	4b7d      	ldr	r3, [pc, #500]	; (80057cc <_dtoa_r+0x5a4>)
 80055d8:	f004 020f 	and.w	r2, r4, #15
 80055dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80055e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e4:	f7fa ff78 	bl	80004d8 <__aeabi_dmul>
 80055e8:	2702      	movs	r7, #2
 80055ea:	2300      	movs	r3, #0
 80055ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055f0:	4e77      	ldr	r6, [pc, #476]	; (80057d0 <_dtoa_r+0x5a8>)
 80055f2:	1124      	asrs	r4, r4, #4
 80055f4:	2c00      	cmp	r4, #0
 80055f6:	f040 8084 	bne.w	8005702 <_dtoa_r+0x4da>
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d1d2      	bne.n	80055a4 <_dtoa_r+0x37c>
 80055fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005600:	2b00      	cmp	r3, #0
 8005602:	f000 808b 	beq.w	800571c <_dtoa_r+0x4f4>
 8005606:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800560a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800560e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005612:	2200      	movs	r2, #0
 8005614:	4b6f      	ldr	r3, [pc, #444]	; (80057d4 <_dtoa_r+0x5ac>)
 8005616:	f7fb f9d1 	bl	80009bc <__aeabi_dcmplt>
 800561a:	2800      	cmp	r0, #0
 800561c:	d07e      	beq.n	800571c <_dtoa_r+0x4f4>
 800561e:	9b02      	ldr	r3, [sp, #8]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d07b      	beq.n	800571c <_dtoa_r+0x4f4>
 8005624:	f1bb 0f00 	cmp.w	fp, #0
 8005628:	dd38      	ble.n	800569c <_dtoa_r+0x474>
 800562a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800562e:	2200      	movs	r2, #0
 8005630:	4b69      	ldr	r3, [pc, #420]	; (80057d8 <_dtoa_r+0x5b0>)
 8005632:	f7fa ff51 	bl	80004d8 <__aeabi_dmul>
 8005636:	465c      	mov	r4, fp
 8005638:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800563c:	f109 38ff 	add.w	r8, r9, #4294967295
 8005640:	3701      	adds	r7, #1
 8005642:	4638      	mov	r0, r7
 8005644:	f7fa fede 	bl	8000404 <__aeabi_i2d>
 8005648:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800564c:	f7fa ff44 	bl	80004d8 <__aeabi_dmul>
 8005650:	2200      	movs	r2, #0
 8005652:	4b62      	ldr	r3, [pc, #392]	; (80057dc <_dtoa_r+0x5b4>)
 8005654:	f7fa fd8a 	bl	800016c <__adddf3>
 8005658:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800565c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005660:	9611      	str	r6, [sp, #68]	; 0x44
 8005662:	2c00      	cmp	r4, #0
 8005664:	d15d      	bne.n	8005722 <_dtoa_r+0x4fa>
 8005666:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800566a:	2200      	movs	r2, #0
 800566c:	4b5c      	ldr	r3, [pc, #368]	; (80057e0 <_dtoa_r+0x5b8>)
 800566e:	f7fa fd7b 	bl	8000168 <__aeabi_dsub>
 8005672:	4602      	mov	r2, r0
 8005674:	460b      	mov	r3, r1
 8005676:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800567a:	4633      	mov	r3, r6
 800567c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800567e:	f7fb f9bb 	bl	80009f8 <__aeabi_dcmpgt>
 8005682:	2800      	cmp	r0, #0
 8005684:	f040 829e 	bne.w	8005bc4 <_dtoa_r+0x99c>
 8005688:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800568c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800568e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005692:	f7fb f993 	bl	80009bc <__aeabi_dcmplt>
 8005696:	2800      	cmp	r0, #0
 8005698:	f040 8292 	bne.w	8005bc0 <_dtoa_r+0x998>
 800569c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80056a0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80056a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	f2c0 8153 	blt.w	8005952 <_dtoa_r+0x72a>
 80056ac:	f1b9 0f0e 	cmp.w	r9, #14
 80056b0:	f300 814f 	bgt.w	8005952 <_dtoa_r+0x72a>
 80056b4:	4b45      	ldr	r3, [pc, #276]	; (80057cc <_dtoa_r+0x5a4>)
 80056b6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80056ba:	e9d3 3400 	ldrd	r3, r4, [r3]
 80056be:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80056c2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	f280 80db 	bge.w	8005880 <_dtoa_r+0x658>
 80056ca:	9b02      	ldr	r3, [sp, #8]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	f300 80d7 	bgt.w	8005880 <_dtoa_r+0x658>
 80056d2:	f040 8274 	bne.w	8005bbe <_dtoa_r+0x996>
 80056d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80056da:	2200      	movs	r2, #0
 80056dc:	4b40      	ldr	r3, [pc, #256]	; (80057e0 <_dtoa_r+0x5b8>)
 80056de:	f7fa fefb 	bl	80004d8 <__aeabi_dmul>
 80056e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056e6:	f7fb f97d 	bl	80009e4 <__aeabi_dcmpge>
 80056ea:	9c02      	ldr	r4, [sp, #8]
 80056ec:	4626      	mov	r6, r4
 80056ee:	2800      	cmp	r0, #0
 80056f0:	f040 824a 	bne.w	8005b88 <_dtoa_r+0x960>
 80056f4:	2331      	movs	r3, #49	; 0x31
 80056f6:	9f08      	ldr	r7, [sp, #32]
 80056f8:	f109 0901 	add.w	r9, r9, #1
 80056fc:	f807 3b01 	strb.w	r3, [r7], #1
 8005700:	e246      	b.n	8005b90 <_dtoa_r+0x968>
 8005702:	07e2      	lsls	r2, r4, #31
 8005704:	d505      	bpl.n	8005712 <_dtoa_r+0x4ea>
 8005706:	e9d6 2300 	ldrd	r2, r3, [r6]
 800570a:	f7fa fee5 	bl	80004d8 <__aeabi_dmul>
 800570e:	2301      	movs	r3, #1
 8005710:	3701      	adds	r7, #1
 8005712:	1064      	asrs	r4, r4, #1
 8005714:	3608      	adds	r6, #8
 8005716:	e76d      	b.n	80055f4 <_dtoa_r+0x3cc>
 8005718:	2702      	movs	r7, #2
 800571a:	e770      	b.n	80055fe <_dtoa_r+0x3d6>
 800571c:	46c8      	mov	r8, r9
 800571e:	9c02      	ldr	r4, [sp, #8]
 8005720:	e78f      	b.n	8005642 <_dtoa_r+0x41a>
 8005722:	9908      	ldr	r1, [sp, #32]
 8005724:	4b29      	ldr	r3, [pc, #164]	; (80057cc <_dtoa_r+0x5a4>)
 8005726:	4421      	add	r1, r4
 8005728:	9112      	str	r1, [sp, #72]	; 0x48
 800572a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800572c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005730:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005734:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005738:	2900      	cmp	r1, #0
 800573a:	d055      	beq.n	80057e8 <_dtoa_r+0x5c0>
 800573c:	2000      	movs	r0, #0
 800573e:	4929      	ldr	r1, [pc, #164]	; (80057e4 <_dtoa_r+0x5bc>)
 8005740:	f7fa fff4 	bl	800072c <__aeabi_ddiv>
 8005744:	463b      	mov	r3, r7
 8005746:	4632      	mov	r2, r6
 8005748:	f7fa fd0e 	bl	8000168 <__aeabi_dsub>
 800574c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005750:	9f08      	ldr	r7, [sp, #32]
 8005752:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005756:	f7fb f96f 	bl	8000a38 <__aeabi_d2iz>
 800575a:	4604      	mov	r4, r0
 800575c:	f7fa fe52 	bl	8000404 <__aeabi_i2d>
 8005760:	4602      	mov	r2, r0
 8005762:	460b      	mov	r3, r1
 8005764:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005768:	f7fa fcfe 	bl	8000168 <__aeabi_dsub>
 800576c:	4602      	mov	r2, r0
 800576e:	460b      	mov	r3, r1
 8005770:	3430      	adds	r4, #48	; 0x30
 8005772:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005776:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800577a:	f807 4b01 	strb.w	r4, [r7], #1
 800577e:	f7fb f91d 	bl	80009bc <__aeabi_dcmplt>
 8005782:	2800      	cmp	r0, #0
 8005784:	d174      	bne.n	8005870 <_dtoa_r+0x648>
 8005786:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800578a:	2000      	movs	r0, #0
 800578c:	4911      	ldr	r1, [pc, #68]	; (80057d4 <_dtoa_r+0x5ac>)
 800578e:	f7fa fceb 	bl	8000168 <__aeabi_dsub>
 8005792:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005796:	f7fb f911 	bl	80009bc <__aeabi_dcmplt>
 800579a:	2800      	cmp	r0, #0
 800579c:	f040 80b6 	bne.w	800590c <_dtoa_r+0x6e4>
 80057a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80057a2:	429f      	cmp	r7, r3
 80057a4:	f43f af7a 	beq.w	800569c <_dtoa_r+0x474>
 80057a8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80057ac:	2200      	movs	r2, #0
 80057ae:	4b0a      	ldr	r3, [pc, #40]	; (80057d8 <_dtoa_r+0x5b0>)
 80057b0:	f7fa fe92 	bl	80004d8 <__aeabi_dmul>
 80057b4:	2200      	movs	r2, #0
 80057b6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80057ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057be:	4b06      	ldr	r3, [pc, #24]	; (80057d8 <_dtoa_r+0x5b0>)
 80057c0:	f7fa fe8a 	bl	80004d8 <__aeabi_dmul>
 80057c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80057c8:	e7c3      	b.n	8005752 <_dtoa_r+0x52a>
 80057ca:	bf00      	nop
 80057cc:	08007408 	.word	0x08007408
 80057d0:	080073e0 	.word	0x080073e0
 80057d4:	3ff00000 	.word	0x3ff00000
 80057d8:	40240000 	.word	0x40240000
 80057dc:	401c0000 	.word	0x401c0000
 80057e0:	40140000 	.word	0x40140000
 80057e4:	3fe00000 	.word	0x3fe00000
 80057e8:	4630      	mov	r0, r6
 80057ea:	4639      	mov	r1, r7
 80057ec:	f7fa fe74 	bl	80004d8 <__aeabi_dmul>
 80057f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80057f2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80057f6:	9c08      	ldr	r4, [sp, #32]
 80057f8:	9314      	str	r3, [sp, #80]	; 0x50
 80057fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057fe:	f7fb f91b 	bl	8000a38 <__aeabi_d2iz>
 8005802:	9015      	str	r0, [sp, #84]	; 0x54
 8005804:	f7fa fdfe 	bl	8000404 <__aeabi_i2d>
 8005808:	4602      	mov	r2, r0
 800580a:	460b      	mov	r3, r1
 800580c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005810:	f7fa fcaa 	bl	8000168 <__aeabi_dsub>
 8005814:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005816:	4606      	mov	r6, r0
 8005818:	3330      	adds	r3, #48	; 0x30
 800581a:	f804 3b01 	strb.w	r3, [r4], #1
 800581e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005820:	460f      	mov	r7, r1
 8005822:	429c      	cmp	r4, r3
 8005824:	f04f 0200 	mov.w	r2, #0
 8005828:	d124      	bne.n	8005874 <_dtoa_r+0x64c>
 800582a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800582e:	4bb3      	ldr	r3, [pc, #716]	; (8005afc <_dtoa_r+0x8d4>)
 8005830:	f7fa fc9c 	bl	800016c <__adddf3>
 8005834:	4602      	mov	r2, r0
 8005836:	460b      	mov	r3, r1
 8005838:	4630      	mov	r0, r6
 800583a:	4639      	mov	r1, r7
 800583c:	f7fb f8dc 	bl	80009f8 <__aeabi_dcmpgt>
 8005840:	2800      	cmp	r0, #0
 8005842:	d162      	bne.n	800590a <_dtoa_r+0x6e2>
 8005844:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005848:	2000      	movs	r0, #0
 800584a:	49ac      	ldr	r1, [pc, #688]	; (8005afc <_dtoa_r+0x8d4>)
 800584c:	f7fa fc8c 	bl	8000168 <__aeabi_dsub>
 8005850:	4602      	mov	r2, r0
 8005852:	460b      	mov	r3, r1
 8005854:	4630      	mov	r0, r6
 8005856:	4639      	mov	r1, r7
 8005858:	f7fb f8b0 	bl	80009bc <__aeabi_dcmplt>
 800585c:	2800      	cmp	r0, #0
 800585e:	f43f af1d 	beq.w	800569c <_dtoa_r+0x474>
 8005862:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005864:	1e7b      	subs	r3, r7, #1
 8005866:	9314      	str	r3, [sp, #80]	; 0x50
 8005868:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800586c:	2b30      	cmp	r3, #48	; 0x30
 800586e:	d0f8      	beq.n	8005862 <_dtoa_r+0x63a>
 8005870:	46c1      	mov	r9, r8
 8005872:	e03a      	b.n	80058ea <_dtoa_r+0x6c2>
 8005874:	4ba2      	ldr	r3, [pc, #648]	; (8005b00 <_dtoa_r+0x8d8>)
 8005876:	f7fa fe2f 	bl	80004d8 <__aeabi_dmul>
 800587a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800587e:	e7bc      	b.n	80057fa <_dtoa_r+0x5d2>
 8005880:	9f08      	ldr	r7, [sp, #32]
 8005882:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005886:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800588a:	f7fa ff4f 	bl	800072c <__aeabi_ddiv>
 800588e:	f7fb f8d3 	bl	8000a38 <__aeabi_d2iz>
 8005892:	4604      	mov	r4, r0
 8005894:	f7fa fdb6 	bl	8000404 <__aeabi_i2d>
 8005898:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800589c:	f7fa fe1c 	bl	80004d8 <__aeabi_dmul>
 80058a0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80058a4:	460b      	mov	r3, r1
 80058a6:	4602      	mov	r2, r0
 80058a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80058ac:	f7fa fc5c 	bl	8000168 <__aeabi_dsub>
 80058b0:	f807 6b01 	strb.w	r6, [r7], #1
 80058b4:	9e08      	ldr	r6, [sp, #32]
 80058b6:	9b02      	ldr	r3, [sp, #8]
 80058b8:	1bbe      	subs	r6, r7, r6
 80058ba:	42b3      	cmp	r3, r6
 80058bc:	d13a      	bne.n	8005934 <_dtoa_r+0x70c>
 80058be:	4602      	mov	r2, r0
 80058c0:	460b      	mov	r3, r1
 80058c2:	f7fa fc53 	bl	800016c <__adddf3>
 80058c6:	4602      	mov	r2, r0
 80058c8:	460b      	mov	r3, r1
 80058ca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80058ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80058d2:	f7fb f891 	bl	80009f8 <__aeabi_dcmpgt>
 80058d6:	bb58      	cbnz	r0, 8005930 <_dtoa_r+0x708>
 80058d8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80058dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058e0:	f7fb f862 	bl	80009a8 <__aeabi_dcmpeq>
 80058e4:	b108      	cbz	r0, 80058ea <_dtoa_r+0x6c2>
 80058e6:	07e1      	lsls	r1, r4, #31
 80058e8:	d422      	bmi.n	8005930 <_dtoa_r+0x708>
 80058ea:	4628      	mov	r0, r5
 80058ec:	4651      	mov	r1, sl
 80058ee:	f000 fbeb 	bl	80060c8 <_Bfree>
 80058f2:	2300      	movs	r3, #0
 80058f4:	703b      	strb	r3, [r7, #0]
 80058f6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80058f8:	f109 0001 	add.w	r0, r9, #1
 80058fc:	6018      	str	r0, [r3, #0]
 80058fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005900:	2b00      	cmp	r3, #0
 8005902:	f43f acdf 	beq.w	80052c4 <_dtoa_r+0x9c>
 8005906:	601f      	str	r7, [r3, #0]
 8005908:	e4dc      	b.n	80052c4 <_dtoa_r+0x9c>
 800590a:	4627      	mov	r7, r4
 800590c:	463b      	mov	r3, r7
 800590e:	461f      	mov	r7, r3
 8005910:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005914:	2a39      	cmp	r2, #57	; 0x39
 8005916:	d107      	bne.n	8005928 <_dtoa_r+0x700>
 8005918:	9a08      	ldr	r2, [sp, #32]
 800591a:	429a      	cmp	r2, r3
 800591c:	d1f7      	bne.n	800590e <_dtoa_r+0x6e6>
 800591e:	2230      	movs	r2, #48	; 0x30
 8005920:	9908      	ldr	r1, [sp, #32]
 8005922:	f108 0801 	add.w	r8, r8, #1
 8005926:	700a      	strb	r2, [r1, #0]
 8005928:	781a      	ldrb	r2, [r3, #0]
 800592a:	3201      	adds	r2, #1
 800592c:	701a      	strb	r2, [r3, #0]
 800592e:	e79f      	b.n	8005870 <_dtoa_r+0x648>
 8005930:	46c8      	mov	r8, r9
 8005932:	e7eb      	b.n	800590c <_dtoa_r+0x6e4>
 8005934:	2200      	movs	r2, #0
 8005936:	4b72      	ldr	r3, [pc, #456]	; (8005b00 <_dtoa_r+0x8d8>)
 8005938:	f7fa fdce 	bl	80004d8 <__aeabi_dmul>
 800593c:	4602      	mov	r2, r0
 800593e:	460b      	mov	r3, r1
 8005940:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005944:	2200      	movs	r2, #0
 8005946:	2300      	movs	r3, #0
 8005948:	f7fb f82e 	bl	80009a8 <__aeabi_dcmpeq>
 800594c:	2800      	cmp	r0, #0
 800594e:	d098      	beq.n	8005882 <_dtoa_r+0x65a>
 8005950:	e7cb      	b.n	80058ea <_dtoa_r+0x6c2>
 8005952:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005954:	2a00      	cmp	r2, #0
 8005956:	f000 80cd 	beq.w	8005af4 <_dtoa_r+0x8cc>
 800595a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800595c:	2a01      	cmp	r2, #1
 800595e:	f300 80af 	bgt.w	8005ac0 <_dtoa_r+0x898>
 8005962:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005964:	2a00      	cmp	r2, #0
 8005966:	f000 80a7 	beq.w	8005ab8 <_dtoa_r+0x890>
 800596a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800596e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005970:	9f06      	ldr	r7, [sp, #24]
 8005972:	9a06      	ldr	r2, [sp, #24]
 8005974:	2101      	movs	r1, #1
 8005976:	441a      	add	r2, r3
 8005978:	9206      	str	r2, [sp, #24]
 800597a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800597c:	4628      	mov	r0, r5
 800597e:	441a      	add	r2, r3
 8005980:	9209      	str	r2, [sp, #36]	; 0x24
 8005982:	f000 fc5b 	bl	800623c <__i2b>
 8005986:	4606      	mov	r6, r0
 8005988:	2f00      	cmp	r7, #0
 800598a:	dd0c      	ble.n	80059a6 <_dtoa_r+0x77e>
 800598c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800598e:	2b00      	cmp	r3, #0
 8005990:	dd09      	ble.n	80059a6 <_dtoa_r+0x77e>
 8005992:	42bb      	cmp	r3, r7
 8005994:	bfa8      	it	ge
 8005996:	463b      	movge	r3, r7
 8005998:	9a06      	ldr	r2, [sp, #24]
 800599a:	1aff      	subs	r7, r7, r3
 800599c:	1ad2      	subs	r2, r2, r3
 800599e:	9206      	str	r2, [sp, #24]
 80059a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059a2:	1ad3      	subs	r3, r2, r3
 80059a4:	9309      	str	r3, [sp, #36]	; 0x24
 80059a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059a8:	b1f3      	cbz	r3, 80059e8 <_dtoa_r+0x7c0>
 80059aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	f000 80a9 	beq.w	8005b04 <_dtoa_r+0x8dc>
 80059b2:	2c00      	cmp	r4, #0
 80059b4:	dd10      	ble.n	80059d8 <_dtoa_r+0x7b0>
 80059b6:	4631      	mov	r1, r6
 80059b8:	4622      	mov	r2, r4
 80059ba:	4628      	mov	r0, r5
 80059bc:	f000 fcf8 	bl	80063b0 <__pow5mult>
 80059c0:	4652      	mov	r2, sl
 80059c2:	4601      	mov	r1, r0
 80059c4:	4606      	mov	r6, r0
 80059c6:	4628      	mov	r0, r5
 80059c8:	f000 fc4e 	bl	8006268 <__multiply>
 80059cc:	4680      	mov	r8, r0
 80059ce:	4651      	mov	r1, sl
 80059d0:	4628      	mov	r0, r5
 80059d2:	f000 fb79 	bl	80060c8 <_Bfree>
 80059d6:	46c2      	mov	sl, r8
 80059d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059da:	1b1a      	subs	r2, r3, r4
 80059dc:	d004      	beq.n	80059e8 <_dtoa_r+0x7c0>
 80059de:	4651      	mov	r1, sl
 80059e0:	4628      	mov	r0, r5
 80059e2:	f000 fce5 	bl	80063b0 <__pow5mult>
 80059e6:	4682      	mov	sl, r0
 80059e8:	2101      	movs	r1, #1
 80059ea:	4628      	mov	r0, r5
 80059ec:	f000 fc26 	bl	800623c <__i2b>
 80059f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80059f2:	4604      	mov	r4, r0
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	f340 8087 	ble.w	8005b08 <_dtoa_r+0x8e0>
 80059fa:	461a      	mov	r2, r3
 80059fc:	4601      	mov	r1, r0
 80059fe:	4628      	mov	r0, r5
 8005a00:	f000 fcd6 	bl	80063b0 <__pow5mult>
 8005a04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005a06:	4604      	mov	r4, r0
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	f340 8080 	ble.w	8005b0e <_dtoa_r+0x8e6>
 8005a0e:	f04f 0800 	mov.w	r8, #0
 8005a12:	6923      	ldr	r3, [r4, #16]
 8005a14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005a18:	6918      	ldr	r0, [r3, #16]
 8005a1a:	f000 fbc1 	bl	80061a0 <__hi0bits>
 8005a1e:	f1c0 0020 	rsb	r0, r0, #32
 8005a22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a24:	4418      	add	r0, r3
 8005a26:	f010 001f 	ands.w	r0, r0, #31
 8005a2a:	f000 8092 	beq.w	8005b52 <_dtoa_r+0x92a>
 8005a2e:	f1c0 0320 	rsb	r3, r0, #32
 8005a32:	2b04      	cmp	r3, #4
 8005a34:	f340 808a 	ble.w	8005b4c <_dtoa_r+0x924>
 8005a38:	f1c0 001c 	rsb	r0, r0, #28
 8005a3c:	9b06      	ldr	r3, [sp, #24]
 8005a3e:	4407      	add	r7, r0
 8005a40:	4403      	add	r3, r0
 8005a42:	9306      	str	r3, [sp, #24]
 8005a44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a46:	4403      	add	r3, r0
 8005a48:	9309      	str	r3, [sp, #36]	; 0x24
 8005a4a:	9b06      	ldr	r3, [sp, #24]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	dd05      	ble.n	8005a5c <_dtoa_r+0x834>
 8005a50:	4651      	mov	r1, sl
 8005a52:	461a      	mov	r2, r3
 8005a54:	4628      	mov	r0, r5
 8005a56:	f000 fd05 	bl	8006464 <__lshift>
 8005a5a:	4682      	mov	sl, r0
 8005a5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	dd05      	ble.n	8005a6e <_dtoa_r+0x846>
 8005a62:	4621      	mov	r1, r4
 8005a64:	461a      	mov	r2, r3
 8005a66:	4628      	mov	r0, r5
 8005a68:	f000 fcfc 	bl	8006464 <__lshift>
 8005a6c:	4604      	mov	r4, r0
 8005a6e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d070      	beq.n	8005b56 <_dtoa_r+0x92e>
 8005a74:	4621      	mov	r1, r4
 8005a76:	4650      	mov	r0, sl
 8005a78:	f000 fd60 	bl	800653c <__mcmp>
 8005a7c:	2800      	cmp	r0, #0
 8005a7e:	da6a      	bge.n	8005b56 <_dtoa_r+0x92e>
 8005a80:	2300      	movs	r3, #0
 8005a82:	4651      	mov	r1, sl
 8005a84:	220a      	movs	r2, #10
 8005a86:	4628      	mov	r0, r5
 8005a88:	f000 fb40 	bl	800610c <__multadd>
 8005a8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a8e:	4682      	mov	sl, r0
 8005a90:	f109 39ff 	add.w	r9, r9, #4294967295
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	f000 8193 	beq.w	8005dc0 <_dtoa_r+0xb98>
 8005a9a:	4631      	mov	r1, r6
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	220a      	movs	r2, #10
 8005aa0:	4628      	mov	r0, r5
 8005aa2:	f000 fb33 	bl	800610c <__multadd>
 8005aa6:	f1bb 0f00 	cmp.w	fp, #0
 8005aaa:	4606      	mov	r6, r0
 8005aac:	f300 8093 	bgt.w	8005bd6 <_dtoa_r+0x9ae>
 8005ab0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005ab2:	2b02      	cmp	r3, #2
 8005ab4:	dc57      	bgt.n	8005b66 <_dtoa_r+0x93e>
 8005ab6:	e08e      	b.n	8005bd6 <_dtoa_r+0x9ae>
 8005ab8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005aba:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005abe:	e756      	b.n	800596e <_dtoa_r+0x746>
 8005ac0:	9b02      	ldr	r3, [sp, #8]
 8005ac2:	1e5c      	subs	r4, r3, #1
 8005ac4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ac6:	42a3      	cmp	r3, r4
 8005ac8:	bfb7      	itett	lt
 8005aca:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005acc:	1b1c      	subge	r4, r3, r4
 8005ace:	1ae2      	sublt	r2, r4, r3
 8005ad0:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005ad2:	bfbe      	ittt	lt
 8005ad4:	940a      	strlt	r4, [sp, #40]	; 0x28
 8005ad6:	189b      	addlt	r3, r3, r2
 8005ad8:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005ada:	9b02      	ldr	r3, [sp, #8]
 8005adc:	bfb8      	it	lt
 8005ade:	2400      	movlt	r4, #0
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	bfbb      	ittet	lt
 8005ae4:	9b06      	ldrlt	r3, [sp, #24]
 8005ae6:	9a02      	ldrlt	r2, [sp, #8]
 8005ae8:	9f06      	ldrge	r7, [sp, #24]
 8005aea:	1a9f      	sublt	r7, r3, r2
 8005aec:	bfac      	ite	ge
 8005aee:	9b02      	ldrge	r3, [sp, #8]
 8005af0:	2300      	movlt	r3, #0
 8005af2:	e73e      	b.n	8005972 <_dtoa_r+0x74a>
 8005af4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005af6:	9f06      	ldr	r7, [sp, #24]
 8005af8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005afa:	e745      	b.n	8005988 <_dtoa_r+0x760>
 8005afc:	3fe00000 	.word	0x3fe00000
 8005b00:	40240000 	.word	0x40240000
 8005b04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b06:	e76a      	b.n	80059de <_dtoa_r+0x7b6>
 8005b08:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	dc19      	bgt.n	8005b42 <_dtoa_r+0x91a>
 8005b0e:	9b04      	ldr	r3, [sp, #16]
 8005b10:	b9bb      	cbnz	r3, 8005b42 <_dtoa_r+0x91a>
 8005b12:	9b05      	ldr	r3, [sp, #20]
 8005b14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b18:	b99b      	cbnz	r3, 8005b42 <_dtoa_r+0x91a>
 8005b1a:	9b05      	ldr	r3, [sp, #20]
 8005b1c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005b20:	0d1b      	lsrs	r3, r3, #20
 8005b22:	051b      	lsls	r3, r3, #20
 8005b24:	b183      	cbz	r3, 8005b48 <_dtoa_r+0x920>
 8005b26:	f04f 0801 	mov.w	r8, #1
 8005b2a:	9b06      	ldr	r3, [sp, #24]
 8005b2c:	3301      	adds	r3, #1
 8005b2e:	9306      	str	r3, [sp, #24]
 8005b30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b32:	3301      	adds	r3, #1
 8005b34:	9309      	str	r3, [sp, #36]	; 0x24
 8005b36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	f47f af6a 	bne.w	8005a12 <_dtoa_r+0x7ea>
 8005b3e:	2001      	movs	r0, #1
 8005b40:	e76f      	b.n	8005a22 <_dtoa_r+0x7fa>
 8005b42:	f04f 0800 	mov.w	r8, #0
 8005b46:	e7f6      	b.n	8005b36 <_dtoa_r+0x90e>
 8005b48:	4698      	mov	r8, r3
 8005b4a:	e7f4      	b.n	8005b36 <_dtoa_r+0x90e>
 8005b4c:	f43f af7d 	beq.w	8005a4a <_dtoa_r+0x822>
 8005b50:	4618      	mov	r0, r3
 8005b52:	301c      	adds	r0, #28
 8005b54:	e772      	b.n	8005a3c <_dtoa_r+0x814>
 8005b56:	9b02      	ldr	r3, [sp, #8]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	dc36      	bgt.n	8005bca <_dtoa_r+0x9a2>
 8005b5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b5e:	2b02      	cmp	r3, #2
 8005b60:	dd33      	ble.n	8005bca <_dtoa_r+0x9a2>
 8005b62:	f8dd b008 	ldr.w	fp, [sp, #8]
 8005b66:	f1bb 0f00 	cmp.w	fp, #0
 8005b6a:	d10d      	bne.n	8005b88 <_dtoa_r+0x960>
 8005b6c:	4621      	mov	r1, r4
 8005b6e:	465b      	mov	r3, fp
 8005b70:	2205      	movs	r2, #5
 8005b72:	4628      	mov	r0, r5
 8005b74:	f000 faca 	bl	800610c <__multadd>
 8005b78:	4601      	mov	r1, r0
 8005b7a:	4604      	mov	r4, r0
 8005b7c:	4650      	mov	r0, sl
 8005b7e:	f000 fcdd 	bl	800653c <__mcmp>
 8005b82:	2800      	cmp	r0, #0
 8005b84:	f73f adb6 	bgt.w	80056f4 <_dtoa_r+0x4cc>
 8005b88:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005b8a:	9f08      	ldr	r7, [sp, #32]
 8005b8c:	ea6f 0903 	mvn.w	r9, r3
 8005b90:	f04f 0800 	mov.w	r8, #0
 8005b94:	4621      	mov	r1, r4
 8005b96:	4628      	mov	r0, r5
 8005b98:	f000 fa96 	bl	80060c8 <_Bfree>
 8005b9c:	2e00      	cmp	r6, #0
 8005b9e:	f43f aea4 	beq.w	80058ea <_dtoa_r+0x6c2>
 8005ba2:	f1b8 0f00 	cmp.w	r8, #0
 8005ba6:	d005      	beq.n	8005bb4 <_dtoa_r+0x98c>
 8005ba8:	45b0      	cmp	r8, r6
 8005baa:	d003      	beq.n	8005bb4 <_dtoa_r+0x98c>
 8005bac:	4641      	mov	r1, r8
 8005bae:	4628      	mov	r0, r5
 8005bb0:	f000 fa8a 	bl	80060c8 <_Bfree>
 8005bb4:	4631      	mov	r1, r6
 8005bb6:	4628      	mov	r0, r5
 8005bb8:	f000 fa86 	bl	80060c8 <_Bfree>
 8005bbc:	e695      	b.n	80058ea <_dtoa_r+0x6c2>
 8005bbe:	2400      	movs	r4, #0
 8005bc0:	4626      	mov	r6, r4
 8005bc2:	e7e1      	b.n	8005b88 <_dtoa_r+0x960>
 8005bc4:	46c1      	mov	r9, r8
 8005bc6:	4626      	mov	r6, r4
 8005bc8:	e594      	b.n	80056f4 <_dtoa_r+0x4cc>
 8005bca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005bcc:	f8dd b008 	ldr.w	fp, [sp, #8]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	f000 80fc 	beq.w	8005dce <_dtoa_r+0xba6>
 8005bd6:	2f00      	cmp	r7, #0
 8005bd8:	dd05      	ble.n	8005be6 <_dtoa_r+0x9be>
 8005bda:	4631      	mov	r1, r6
 8005bdc:	463a      	mov	r2, r7
 8005bde:	4628      	mov	r0, r5
 8005be0:	f000 fc40 	bl	8006464 <__lshift>
 8005be4:	4606      	mov	r6, r0
 8005be6:	f1b8 0f00 	cmp.w	r8, #0
 8005bea:	d05c      	beq.n	8005ca6 <_dtoa_r+0xa7e>
 8005bec:	4628      	mov	r0, r5
 8005bee:	6871      	ldr	r1, [r6, #4]
 8005bf0:	f000 fa2a 	bl	8006048 <_Balloc>
 8005bf4:	4607      	mov	r7, r0
 8005bf6:	b928      	cbnz	r0, 8005c04 <_dtoa_r+0x9dc>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005bfe:	4b7e      	ldr	r3, [pc, #504]	; (8005df8 <_dtoa_r+0xbd0>)
 8005c00:	f7ff bb26 	b.w	8005250 <_dtoa_r+0x28>
 8005c04:	6932      	ldr	r2, [r6, #16]
 8005c06:	f106 010c 	add.w	r1, r6, #12
 8005c0a:	3202      	adds	r2, #2
 8005c0c:	0092      	lsls	r2, r2, #2
 8005c0e:	300c      	adds	r0, #12
 8005c10:	f000 fa0c 	bl	800602c <memcpy>
 8005c14:	2201      	movs	r2, #1
 8005c16:	4639      	mov	r1, r7
 8005c18:	4628      	mov	r0, r5
 8005c1a:	f000 fc23 	bl	8006464 <__lshift>
 8005c1e:	46b0      	mov	r8, r6
 8005c20:	4606      	mov	r6, r0
 8005c22:	9b08      	ldr	r3, [sp, #32]
 8005c24:	3301      	adds	r3, #1
 8005c26:	9302      	str	r3, [sp, #8]
 8005c28:	9b08      	ldr	r3, [sp, #32]
 8005c2a:	445b      	add	r3, fp
 8005c2c:	930a      	str	r3, [sp, #40]	; 0x28
 8005c2e:	9b04      	ldr	r3, [sp, #16]
 8005c30:	f003 0301 	and.w	r3, r3, #1
 8005c34:	9309      	str	r3, [sp, #36]	; 0x24
 8005c36:	9b02      	ldr	r3, [sp, #8]
 8005c38:	4621      	mov	r1, r4
 8005c3a:	4650      	mov	r0, sl
 8005c3c:	f103 3bff 	add.w	fp, r3, #4294967295
 8005c40:	f7ff fa62 	bl	8005108 <quorem>
 8005c44:	4603      	mov	r3, r0
 8005c46:	4641      	mov	r1, r8
 8005c48:	3330      	adds	r3, #48	; 0x30
 8005c4a:	9004      	str	r0, [sp, #16]
 8005c4c:	4650      	mov	r0, sl
 8005c4e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c50:	f000 fc74 	bl	800653c <__mcmp>
 8005c54:	4632      	mov	r2, r6
 8005c56:	9006      	str	r0, [sp, #24]
 8005c58:	4621      	mov	r1, r4
 8005c5a:	4628      	mov	r0, r5
 8005c5c:	f000 fc8a 	bl	8006574 <__mdiff>
 8005c60:	68c2      	ldr	r2, [r0, #12]
 8005c62:	4607      	mov	r7, r0
 8005c64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c66:	bb02      	cbnz	r2, 8005caa <_dtoa_r+0xa82>
 8005c68:	4601      	mov	r1, r0
 8005c6a:	4650      	mov	r0, sl
 8005c6c:	f000 fc66 	bl	800653c <__mcmp>
 8005c70:	4602      	mov	r2, r0
 8005c72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c74:	4639      	mov	r1, r7
 8005c76:	4628      	mov	r0, r5
 8005c78:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005c7c:	f000 fa24 	bl	80060c8 <_Bfree>
 8005c80:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005c82:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005c84:	9f02      	ldr	r7, [sp, #8]
 8005c86:	ea43 0102 	orr.w	r1, r3, r2
 8005c8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c8c:	430b      	orrs	r3, r1
 8005c8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c90:	d10d      	bne.n	8005cae <_dtoa_r+0xa86>
 8005c92:	2b39      	cmp	r3, #57	; 0x39
 8005c94:	d027      	beq.n	8005ce6 <_dtoa_r+0xabe>
 8005c96:	9a06      	ldr	r2, [sp, #24]
 8005c98:	2a00      	cmp	r2, #0
 8005c9a:	dd01      	ble.n	8005ca0 <_dtoa_r+0xa78>
 8005c9c:	9b04      	ldr	r3, [sp, #16]
 8005c9e:	3331      	adds	r3, #49	; 0x31
 8005ca0:	f88b 3000 	strb.w	r3, [fp]
 8005ca4:	e776      	b.n	8005b94 <_dtoa_r+0x96c>
 8005ca6:	4630      	mov	r0, r6
 8005ca8:	e7b9      	b.n	8005c1e <_dtoa_r+0x9f6>
 8005caa:	2201      	movs	r2, #1
 8005cac:	e7e2      	b.n	8005c74 <_dtoa_r+0xa4c>
 8005cae:	9906      	ldr	r1, [sp, #24]
 8005cb0:	2900      	cmp	r1, #0
 8005cb2:	db04      	blt.n	8005cbe <_dtoa_r+0xa96>
 8005cb4:	9822      	ldr	r0, [sp, #136]	; 0x88
 8005cb6:	4301      	orrs	r1, r0
 8005cb8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005cba:	4301      	orrs	r1, r0
 8005cbc:	d120      	bne.n	8005d00 <_dtoa_r+0xad8>
 8005cbe:	2a00      	cmp	r2, #0
 8005cc0:	ddee      	ble.n	8005ca0 <_dtoa_r+0xa78>
 8005cc2:	4651      	mov	r1, sl
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	4628      	mov	r0, r5
 8005cc8:	9302      	str	r3, [sp, #8]
 8005cca:	f000 fbcb 	bl	8006464 <__lshift>
 8005cce:	4621      	mov	r1, r4
 8005cd0:	4682      	mov	sl, r0
 8005cd2:	f000 fc33 	bl	800653c <__mcmp>
 8005cd6:	2800      	cmp	r0, #0
 8005cd8:	9b02      	ldr	r3, [sp, #8]
 8005cda:	dc02      	bgt.n	8005ce2 <_dtoa_r+0xaba>
 8005cdc:	d1e0      	bne.n	8005ca0 <_dtoa_r+0xa78>
 8005cde:	07da      	lsls	r2, r3, #31
 8005ce0:	d5de      	bpl.n	8005ca0 <_dtoa_r+0xa78>
 8005ce2:	2b39      	cmp	r3, #57	; 0x39
 8005ce4:	d1da      	bne.n	8005c9c <_dtoa_r+0xa74>
 8005ce6:	2339      	movs	r3, #57	; 0x39
 8005ce8:	f88b 3000 	strb.w	r3, [fp]
 8005cec:	463b      	mov	r3, r7
 8005cee:	461f      	mov	r7, r3
 8005cf0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005cf4:	3b01      	subs	r3, #1
 8005cf6:	2a39      	cmp	r2, #57	; 0x39
 8005cf8:	d050      	beq.n	8005d9c <_dtoa_r+0xb74>
 8005cfa:	3201      	adds	r2, #1
 8005cfc:	701a      	strb	r2, [r3, #0]
 8005cfe:	e749      	b.n	8005b94 <_dtoa_r+0x96c>
 8005d00:	2a00      	cmp	r2, #0
 8005d02:	dd03      	ble.n	8005d0c <_dtoa_r+0xae4>
 8005d04:	2b39      	cmp	r3, #57	; 0x39
 8005d06:	d0ee      	beq.n	8005ce6 <_dtoa_r+0xabe>
 8005d08:	3301      	adds	r3, #1
 8005d0a:	e7c9      	b.n	8005ca0 <_dtoa_r+0xa78>
 8005d0c:	9a02      	ldr	r2, [sp, #8]
 8005d0e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005d10:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005d14:	428a      	cmp	r2, r1
 8005d16:	d02a      	beq.n	8005d6e <_dtoa_r+0xb46>
 8005d18:	4651      	mov	r1, sl
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	220a      	movs	r2, #10
 8005d1e:	4628      	mov	r0, r5
 8005d20:	f000 f9f4 	bl	800610c <__multadd>
 8005d24:	45b0      	cmp	r8, r6
 8005d26:	4682      	mov	sl, r0
 8005d28:	f04f 0300 	mov.w	r3, #0
 8005d2c:	f04f 020a 	mov.w	r2, #10
 8005d30:	4641      	mov	r1, r8
 8005d32:	4628      	mov	r0, r5
 8005d34:	d107      	bne.n	8005d46 <_dtoa_r+0xb1e>
 8005d36:	f000 f9e9 	bl	800610c <__multadd>
 8005d3a:	4680      	mov	r8, r0
 8005d3c:	4606      	mov	r6, r0
 8005d3e:	9b02      	ldr	r3, [sp, #8]
 8005d40:	3301      	adds	r3, #1
 8005d42:	9302      	str	r3, [sp, #8]
 8005d44:	e777      	b.n	8005c36 <_dtoa_r+0xa0e>
 8005d46:	f000 f9e1 	bl	800610c <__multadd>
 8005d4a:	4631      	mov	r1, r6
 8005d4c:	4680      	mov	r8, r0
 8005d4e:	2300      	movs	r3, #0
 8005d50:	220a      	movs	r2, #10
 8005d52:	4628      	mov	r0, r5
 8005d54:	f000 f9da 	bl	800610c <__multadd>
 8005d58:	4606      	mov	r6, r0
 8005d5a:	e7f0      	b.n	8005d3e <_dtoa_r+0xb16>
 8005d5c:	f1bb 0f00 	cmp.w	fp, #0
 8005d60:	bfcc      	ite	gt
 8005d62:	465f      	movgt	r7, fp
 8005d64:	2701      	movle	r7, #1
 8005d66:	f04f 0800 	mov.w	r8, #0
 8005d6a:	9a08      	ldr	r2, [sp, #32]
 8005d6c:	4417      	add	r7, r2
 8005d6e:	4651      	mov	r1, sl
 8005d70:	2201      	movs	r2, #1
 8005d72:	4628      	mov	r0, r5
 8005d74:	9302      	str	r3, [sp, #8]
 8005d76:	f000 fb75 	bl	8006464 <__lshift>
 8005d7a:	4621      	mov	r1, r4
 8005d7c:	4682      	mov	sl, r0
 8005d7e:	f000 fbdd 	bl	800653c <__mcmp>
 8005d82:	2800      	cmp	r0, #0
 8005d84:	dcb2      	bgt.n	8005cec <_dtoa_r+0xac4>
 8005d86:	d102      	bne.n	8005d8e <_dtoa_r+0xb66>
 8005d88:	9b02      	ldr	r3, [sp, #8]
 8005d8a:	07db      	lsls	r3, r3, #31
 8005d8c:	d4ae      	bmi.n	8005cec <_dtoa_r+0xac4>
 8005d8e:	463b      	mov	r3, r7
 8005d90:	461f      	mov	r7, r3
 8005d92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d96:	2a30      	cmp	r2, #48	; 0x30
 8005d98:	d0fa      	beq.n	8005d90 <_dtoa_r+0xb68>
 8005d9a:	e6fb      	b.n	8005b94 <_dtoa_r+0x96c>
 8005d9c:	9a08      	ldr	r2, [sp, #32]
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	d1a5      	bne.n	8005cee <_dtoa_r+0xac6>
 8005da2:	2331      	movs	r3, #49	; 0x31
 8005da4:	f109 0901 	add.w	r9, r9, #1
 8005da8:	7013      	strb	r3, [r2, #0]
 8005daa:	e6f3      	b.n	8005b94 <_dtoa_r+0x96c>
 8005dac:	4b13      	ldr	r3, [pc, #76]	; (8005dfc <_dtoa_r+0xbd4>)
 8005dae:	f7ff baa7 	b.w	8005300 <_dtoa_r+0xd8>
 8005db2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	f47f aa80 	bne.w	80052ba <_dtoa_r+0x92>
 8005dba:	4b11      	ldr	r3, [pc, #68]	; (8005e00 <_dtoa_r+0xbd8>)
 8005dbc:	f7ff baa0 	b.w	8005300 <_dtoa_r+0xd8>
 8005dc0:	f1bb 0f00 	cmp.w	fp, #0
 8005dc4:	dc03      	bgt.n	8005dce <_dtoa_r+0xba6>
 8005dc6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005dc8:	2b02      	cmp	r3, #2
 8005dca:	f73f aecc 	bgt.w	8005b66 <_dtoa_r+0x93e>
 8005dce:	9f08      	ldr	r7, [sp, #32]
 8005dd0:	4621      	mov	r1, r4
 8005dd2:	4650      	mov	r0, sl
 8005dd4:	f7ff f998 	bl	8005108 <quorem>
 8005dd8:	9a08      	ldr	r2, [sp, #32]
 8005dda:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005dde:	f807 3b01 	strb.w	r3, [r7], #1
 8005de2:	1aba      	subs	r2, r7, r2
 8005de4:	4593      	cmp	fp, r2
 8005de6:	ddb9      	ble.n	8005d5c <_dtoa_r+0xb34>
 8005de8:	4651      	mov	r1, sl
 8005dea:	2300      	movs	r3, #0
 8005dec:	220a      	movs	r2, #10
 8005dee:	4628      	mov	r0, r5
 8005df0:	f000 f98c 	bl	800610c <__multadd>
 8005df4:	4682      	mov	sl, r0
 8005df6:	e7eb      	b.n	8005dd0 <_dtoa_r+0xba8>
 8005df8:	0800730b 	.word	0x0800730b
 8005dfc:	08007264 	.word	0x08007264
 8005e00:	08007288 	.word	0x08007288

08005e04 <std>:
 8005e04:	2300      	movs	r3, #0
 8005e06:	b510      	push	{r4, lr}
 8005e08:	4604      	mov	r4, r0
 8005e0a:	e9c0 3300 	strd	r3, r3, [r0]
 8005e0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e12:	6083      	str	r3, [r0, #8]
 8005e14:	8181      	strh	r1, [r0, #12]
 8005e16:	6643      	str	r3, [r0, #100]	; 0x64
 8005e18:	81c2      	strh	r2, [r0, #14]
 8005e1a:	6183      	str	r3, [r0, #24]
 8005e1c:	4619      	mov	r1, r3
 8005e1e:	2208      	movs	r2, #8
 8005e20:	305c      	adds	r0, #92	; 0x5c
 8005e22:	f7fe fcf1 	bl	8004808 <memset>
 8005e26:	4b05      	ldr	r3, [pc, #20]	; (8005e3c <std+0x38>)
 8005e28:	6224      	str	r4, [r4, #32]
 8005e2a:	6263      	str	r3, [r4, #36]	; 0x24
 8005e2c:	4b04      	ldr	r3, [pc, #16]	; (8005e40 <std+0x3c>)
 8005e2e:	62a3      	str	r3, [r4, #40]	; 0x28
 8005e30:	4b04      	ldr	r3, [pc, #16]	; (8005e44 <std+0x40>)
 8005e32:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005e34:	4b04      	ldr	r3, [pc, #16]	; (8005e48 <std+0x44>)
 8005e36:	6323      	str	r3, [r4, #48]	; 0x30
 8005e38:	bd10      	pop	{r4, pc}
 8005e3a:	bf00      	nop
 8005e3c:	08006b85 	.word	0x08006b85
 8005e40:	08006ba7 	.word	0x08006ba7
 8005e44:	08006bdf 	.word	0x08006bdf
 8005e48:	08006c03 	.word	0x08006c03

08005e4c <_cleanup_r>:
 8005e4c:	4901      	ldr	r1, [pc, #4]	; (8005e54 <_cleanup_r+0x8>)
 8005e4e:	f000 b8af 	b.w	8005fb0 <_fwalk_reent>
 8005e52:	bf00      	nop
 8005e54:	08006f19 	.word	0x08006f19

08005e58 <__sfmoreglue>:
 8005e58:	b570      	push	{r4, r5, r6, lr}
 8005e5a:	2568      	movs	r5, #104	; 0x68
 8005e5c:	1e4a      	subs	r2, r1, #1
 8005e5e:	4355      	muls	r5, r2
 8005e60:	460e      	mov	r6, r1
 8005e62:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005e66:	f000 fccb 	bl	8006800 <_malloc_r>
 8005e6a:	4604      	mov	r4, r0
 8005e6c:	b140      	cbz	r0, 8005e80 <__sfmoreglue+0x28>
 8005e6e:	2100      	movs	r1, #0
 8005e70:	e9c0 1600 	strd	r1, r6, [r0]
 8005e74:	300c      	adds	r0, #12
 8005e76:	60a0      	str	r0, [r4, #8]
 8005e78:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005e7c:	f7fe fcc4 	bl	8004808 <memset>
 8005e80:	4620      	mov	r0, r4
 8005e82:	bd70      	pop	{r4, r5, r6, pc}

08005e84 <__sfp_lock_acquire>:
 8005e84:	4801      	ldr	r0, [pc, #4]	; (8005e8c <__sfp_lock_acquire+0x8>)
 8005e86:	f000 b8b8 	b.w	8005ffa <__retarget_lock_acquire_recursive>
 8005e8a:	bf00      	nop
 8005e8c:	20000364 	.word	0x20000364

08005e90 <__sfp_lock_release>:
 8005e90:	4801      	ldr	r0, [pc, #4]	; (8005e98 <__sfp_lock_release+0x8>)
 8005e92:	f000 b8b3 	b.w	8005ffc <__retarget_lock_release_recursive>
 8005e96:	bf00      	nop
 8005e98:	20000364 	.word	0x20000364

08005e9c <__sinit_lock_acquire>:
 8005e9c:	4801      	ldr	r0, [pc, #4]	; (8005ea4 <__sinit_lock_acquire+0x8>)
 8005e9e:	f000 b8ac 	b.w	8005ffa <__retarget_lock_acquire_recursive>
 8005ea2:	bf00      	nop
 8005ea4:	2000035f 	.word	0x2000035f

08005ea8 <__sinit_lock_release>:
 8005ea8:	4801      	ldr	r0, [pc, #4]	; (8005eb0 <__sinit_lock_release+0x8>)
 8005eaa:	f000 b8a7 	b.w	8005ffc <__retarget_lock_release_recursive>
 8005eae:	bf00      	nop
 8005eb0:	2000035f 	.word	0x2000035f

08005eb4 <__sinit>:
 8005eb4:	b510      	push	{r4, lr}
 8005eb6:	4604      	mov	r4, r0
 8005eb8:	f7ff fff0 	bl	8005e9c <__sinit_lock_acquire>
 8005ebc:	69a3      	ldr	r3, [r4, #24]
 8005ebe:	b11b      	cbz	r3, 8005ec8 <__sinit+0x14>
 8005ec0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ec4:	f7ff bff0 	b.w	8005ea8 <__sinit_lock_release>
 8005ec8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005ecc:	6523      	str	r3, [r4, #80]	; 0x50
 8005ece:	4b13      	ldr	r3, [pc, #76]	; (8005f1c <__sinit+0x68>)
 8005ed0:	4a13      	ldr	r2, [pc, #76]	; (8005f20 <__sinit+0x6c>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	62a2      	str	r2, [r4, #40]	; 0x28
 8005ed6:	42a3      	cmp	r3, r4
 8005ed8:	bf08      	it	eq
 8005eda:	2301      	moveq	r3, #1
 8005edc:	4620      	mov	r0, r4
 8005ede:	bf08      	it	eq
 8005ee0:	61a3      	streq	r3, [r4, #24]
 8005ee2:	f000 f81f 	bl	8005f24 <__sfp>
 8005ee6:	6060      	str	r0, [r4, #4]
 8005ee8:	4620      	mov	r0, r4
 8005eea:	f000 f81b 	bl	8005f24 <__sfp>
 8005eee:	60a0      	str	r0, [r4, #8]
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	f000 f817 	bl	8005f24 <__sfp>
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	2104      	movs	r1, #4
 8005efa:	60e0      	str	r0, [r4, #12]
 8005efc:	6860      	ldr	r0, [r4, #4]
 8005efe:	f7ff ff81 	bl	8005e04 <std>
 8005f02:	2201      	movs	r2, #1
 8005f04:	2109      	movs	r1, #9
 8005f06:	68a0      	ldr	r0, [r4, #8]
 8005f08:	f7ff ff7c 	bl	8005e04 <std>
 8005f0c:	2202      	movs	r2, #2
 8005f0e:	2112      	movs	r1, #18
 8005f10:	68e0      	ldr	r0, [r4, #12]
 8005f12:	f7ff ff77 	bl	8005e04 <std>
 8005f16:	2301      	movs	r3, #1
 8005f18:	61a3      	str	r3, [r4, #24]
 8005f1a:	e7d1      	b.n	8005ec0 <__sinit+0xc>
 8005f1c:	08007250 	.word	0x08007250
 8005f20:	08005e4d 	.word	0x08005e4d

08005f24 <__sfp>:
 8005f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f26:	4607      	mov	r7, r0
 8005f28:	f7ff ffac 	bl	8005e84 <__sfp_lock_acquire>
 8005f2c:	4b1e      	ldr	r3, [pc, #120]	; (8005fa8 <__sfp+0x84>)
 8005f2e:	681e      	ldr	r6, [r3, #0]
 8005f30:	69b3      	ldr	r3, [r6, #24]
 8005f32:	b913      	cbnz	r3, 8005f3a <__sfp+0x16>
 8005f34:	4630      	mov	r0, r6
 8005f36:	f7ff ffbd 	bl	8005eb4 <__sinit>
 8005f3a:	3648      	adds	r6, #72	; 0x48
 8005f3c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005f40:	3b01      	subs	r3, #1
 8005f42:	d503      	bpl.n	8005f4c <__sfp+0x28>
 8005f44:	6833      	ldr	r3, [r6, #0]
 8005f46:	b30b      	cbz	r3, 8005f8c <__sfp+0x68>
 8005f48:	6836      	ldr	r6, [r6, #0]
 8005f4a:	e7f7      	b.n	8005f3c <__sfp+0x18>
 8005f4c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005f50:	b9d5      	cbnz	r5, 8005f88 <__sfp+0x64>
 8005f52:	4b16      	ldr	r3, [pc, #88]	; (8005fac <__sfp+0x88>)
 8005f54:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005f58:	60e3      	str	r3, [r4, #12]
 8005f5a:	6665      	str	r5, [r4, #100]	; 0x64
 8005f5c:	f000 f84c 	bl	8005ff8 <__retarget_lock_init_recursive>
 8005f60:	f7ff ff96 	bl	8005e90 <__sfp_lock_release>
 8005f64:	2208      	movs	r2, #8
 8005f66:	4629      	mov	r1, r5
 8005f68:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005f6c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005f70:	6025      	str	r5, [r4, #0]
 8005f72:	61a5      	str	r5, [r4, #24]
 8005f74:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005f78:	f7fe fc46 	bl	8004808 <memset>
 8005f7c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005f80:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005f84:	4620      	mov	r0, r4
 8005f86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f88:	3468      	adds	r4, #104	; 0x68
 8005f8a:	e7d9      	b.n	8005f40 <__sfp+0x1c>
 8005f8c:	2104      	movs	r1, #4
 8005f8e:	4638      	mov	r0, r7
 8005f90:	f7ff ff62 	bl	8005e58 <__sfmoreglue>
 8005f94:	4604      	mov	r4, r0
 8005f96:	6030      	str	r0, [r6, #0]
 8005f98:	2800      	cmp	r0, #0
 8005f9a:	d1d5      	bne.n	8005f48 <__sfp+0x24>
 8005f9c:	f7ff ff78 	bl	8005e90 <__sfp_lock_release>
 8005fa0:	230c      	movs	r3, #12
 8005fa2:	603b      	str	r3, [r7, #0]
 8005fa4:	e7ee      	b.n	8005f84 <__sfp+0x60>
 8005fa6:	bf00      	nop
 8005fa8:	08007250 	.word	0x08007250
 8005fac:	ffff0001 	.word	0xffff0001

08005fb0 <_fwalk_reent>:
 8005fb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fb4:	4606      	mov	r6, r0
 8005fb6:	4688      	mov	r8, r1
 8005fb8:	2700      	movs	r7, #0
 8005fba:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005fbe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005fc2:	f1b9 0901 	subs.w	r9, r9, #1
 8005fc6:	d505      	bpl.n	8005fd4 <_fwalk_reent+0x24>
 8005fc8:	6824      	ldr	r4, [r4, #0]
 8005fca:	2c00      	cmp	r4, #0
 8005fcc:	d1f7      	bne.n	8005fbe <_fwalk_reent+0xe>
 8005fce:	4638      	mov	r0, r7
 8005fd0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fd4:	89ab      	ldrh	r3, [r5, #12]
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d907      	bls.n	8005fea <_fwalk_reent+0x3a>
 8005fda:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005fde:	3301      	adds	r3, #1
 8005fe0:	d003      	beq.n	8005fea <_fwalk_reent+0x3a>
 8005fe2:	4629      	mov	r1, r5
 8005fe4:	4630      	mov	r0, r6
 8005fe6:	47c0      	blx	r8
 8005fe8:	4307      	orrs	r7, r0
 8005fea:	3568      	adds	r5, #104	; 0x68
 8005fec:	e7e9      	b.n	8005fc2 <_fwalk_reent+0x12>
	...

08005ff0 <_localeconv_r>:
 8005ff0:	4800      	ldr	r0, [pc, #0]	; (8005ff4 <_localeconv_r+0x4>)
 8005ff2:	4770      	bx	lr
 8005ff4:	20000160 	.word	0x20000160

08005ff8 <__retarget_lock_init_recursive>:
 8005ff8:	4770      	bx	lr

08005ffa <__retarget_lock_acquire_recursive>:
 8005ffa:	4770      	bx	lr

08005ffc <__retarget_lock_release_recursive>:
 8005ffc:	4770      	bx	lr
	...

08006000 <malloc>:
 8006000:	4b02      	ldr	r3, [pc, #8]	; (800600c <malloc+0xc>)
 8006002:	4601      	mov	r1, r0
 8006004:	6818      	ldr	r0, [r3, #0]
 8006006:	f000 bbfb 	b.w	8006800 <_malloc_r>
 800600a:	bf00      	nop
 800600c:	2000000c 	.word	0x2000000c

08006010 <memchr>:
 8006010:	4603      	mov	r3, r0
 8006012:	b510      	push	{r4, lr}
 8006014:	b2c9      	uxtb	r1, r1
 8006016:	4402      	add	r2, r0
 8006018:	4293      	cmp	r3, r2
 800601a:	4618      	mov	r0, r3
 800601c:	d101      	bne.n	8006022 <memchr+0x12>
 800601e:	2000      	movs	r0, #0
 8006020:	e003      	b.n	800602a <memchr+0x1a>
 8006022:	7804      	ldrb	r4, [r0, #0]
 8006024:	3301      	adds	r3, #1
 8006026:	428c      	cmp	r4, r1
 8006028:	d1f6      	bne.n	8006018 <memchr+0x8>
 800602a:	bd10      	pop	{r4, pc}

0800602c <memcpy>:
 800602c:	440a      	add	r2, r1
 800602e:	4291      	cmp	r1, r2
 8006030:	f100 33ff 	add.w	r3, r0, #4294967295
 8006034:	d100      	bne.n	8006038 <memcpy+0xc>
 8006036:	4770      	bx	lr
 8006038:	b510      	push	{r4, lr}
 800603a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800603e:	4291      	cmp	r1, r2
 8006040:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006044:	d1f9      	bne.n	800603a <memcpy+0xe>
 8006046:	bd10      	pop	{r4, pc}

08006048 <_Balloc>:
 8006048:	b570      	push	{r4, r5, r6, lr}
 800604a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800604c:	4604      	mov	r4, r0
 800604e:	460d      	mov	r5, r1
 8006050:	b976      	cbnz	r6, 8006070 <_Balloc+0x28>
 8006052:	2010      	movs	r0, #16
 8006054:	f7ff ffd4 	bl	8006000 <malloc>
 8006058:	4602      	mov	r2, r0
 800605a:	6260      	str	r0, [r4, #36]	; 0x24
 800605c:	b920      	cbnz	r0, 8006068 <_Balloc+0x20>
 800605e:	2166      	movs	r1, #102	; 0x66
 8006060:	4b17      	ldr	r3, [pc, #92]	; (80060c0 <_Balloc+0x78>)
 8006062:	4818      	ldr	r0, [pc, #96]	; (80060c4 <_Balloc+0x7c>)
 8006064:	f000 fea4 	bl	8006db0 <__assert_func>
 8006068:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800606c:	6006      	str	r6, [r0, #0]
 800606e:	60c6      	str	r6, [r0, #12]
 8006070:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006072:	68f3      	ldr	r3, [r6, #12]
 8006074:	b183      	cbz	r3, 8006098 <_Balloc+0x50>
 8006076:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006078:	68db      	ldr	r3, [r3, #12]
 800607a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800607e:	b9b8      	cbnz	r0, 80060b0 <_Balloc+0x68>
 8006080:	2101      	movs	r1, #1
 8006082:	fa01 f605 	lsl.w	r6, r1, r5
 8006086:	1d72      	adds	r2, r6, #5
 8006088:	4620      	mov	r0, r4
 800608a:	0092      	lsls	r2, r2, #2
 800608c:	f000 fb5e 	bl	800674c <_calloc_r>
 8006090:	b160      	cbz	r0, 80060ac <_Balloc+0x64>
 8006092:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006096:	e00e      	b.n	80060b6 <_Balloc+0x6e>
 8006098:	2221      	movs	r2, #33	; 0x21
 800609a:	2104      	movs	r1, #4
 800609c:	4620      	mov	r0, r4
 800609e:	f000 fb55 	bl	800674c <_calloc_r>
 80060a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060a4:	60f0      	str	r0, [r6, #12]
 80060a6:	68db      	ldr	r3, [r3, #12]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d1e4      	bne.n	8006076 <_Balloc+0x2e>
 80060ac:	2000      	movs	r0, #0
 80060ae:	bd70      	pop	{r4, r5, r6, pc}
 80060b0:	6802      	ldr	r2, [r0, #0]
 80060b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80060b6:	2300      	movs	r3, #0
 80060b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80060bc:	e7f7      	b.n	80060ae <_Balloc+0x66>
 80060be:	bf00      	nop
 80060c0:	08007295 	.word	0x08007295
 80060c4:	0800737c 	.word	0x0800737c

080060c8 <_Bfree>:
 80060c8:	b570      	push	{r4, r5, r6, lr}
 80060ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80060cc:	4605      	mov	r5, r0
 80060ce:	460c      	mov	r4, r1
 80060d0:	b976      	cbnz	r6, 80060f0 <_Bfree+0x28>
 80060d2:	2010      	movs	r0, #16
 80060d4:	f7ff ff94 	bl	8006000 <malloc>
 80060d8:	4602      	mov	r2, r0
 80060da:	6268      	str	r0, [r5, #36]	; 0x24
 80060dc:	b920      	cbnz	r0, 80060e8 <_Bfree+0x20>
 80060de:	218a      	movs	r1, #138	; 0x8a
 80060e0:	4b08      	ldr	r3, [pc, #32]	; (8006104 <_Bfree+0x3c>)
 80060e2:	4809      	ldr	r0, [pc, #36]	; (8006108 <_Bfree+0x40>)
 80060e4:	f000 fe64 	bl	8006db0 <__assert_func>
 80060e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80060ec:	6006      	str	r6, [r0, #0]
 80060ee:	60c6      	str	r6, [r0, #12]
 80060f0:	b13c      	cbz	r4, 8006102 <_Bfree+0x3a>
 80060f2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80060f4:	6862      	ldr	r2, [r4, #4]
 80060f6:	68db      	ldr	r3, [r3, #12]
 80060f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80060fc:	6021      	str	r1, [r4, #0]
 80060fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006102:	bd70      	pop	{r4, r5, r6, pc}
 8006104:	08007295 	.word	0x08007295
 8006108:	0800737c 	.word	0x0800737c

0800610c <__multadd>:
 800610c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006110:	4698      	mov	r8, r3
 8006112:	460c      	mov	r4, r1
 8006114:	2300      	movs	r3, #0
 8006116:	690e      	ldr	r6, [r1, #16]
 8006118:	4607      	mov	r7, r0
 800611a:	f101 0014 	add.w	r0, r1, #20
 800611e:	6805      	ldr	r5, [r0, #0]
 8006120:	3301      	adds	r3, #1
 8006122:	b2a9      	uxth	r1, r5
 8006124:	fb02 8101 	mla	r1, r2, r1, r8
 8006128:	0c2d      	lsrs	r5, r5, #16
 800612a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800612e:	fb02 c505 	mla	r5, r2, r5, ip
 8006132:	b289      	uxth	r1, r1
 8006134:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006138:	429e      	cmp	r6, r3
 800613a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800613e:	f840 1b04 	str.w	r1, [r0], #4
 8006142:	dcec      	bgt.n	800611e <__multadd+0x12>
 8006144:	f1b8 0f00 	cmp.w	r8, #0
 8006148:	d022      	beq.n	8006190 <__multadd+0x84>
 800614a:	68a3      	ldr	r3, [r4, #8]
 800614c:	42b3      	cmp	r3, r6
 800614e:	dc19      	bgt.n	8006184 <__multadd+0x78>
 8006150:	6861      	ldr	r1, [r4, #4]
 8006152:	4638      	mov	r0, r7
 8006154:	3101      	adds	r1, #1
 8006156:	f7ff ff77 	bl	8006048 <_Balloc>
 800615a:	4605      	mov	r5, r0
 800615c:	b928      	cbnz	r0, 800616a <__multadd+0x5e>
 800615e:	4602      	mov	r2, r0
 8006160:	21b5      	movs	r1, #181	; 0xb5
 8006162:	4b0d      	ldr	r3, [pc, #52]	; (8006198 <__multadd+0x8c>)
 8006164:	480d      	ldr	r0, [pc, #52]	; (800619c <__multadd+0x90>)
 8006166:	f000 fe23 	bl	8006db0 <__assert_func>
 800616a:	6922      	ldr	r2, [r4, #16]
 800616c:	f104 010c 	add.w	r1, r4, #12
 8006170:	3202      	adds	r2, #2
 8006172:	0092      	lsls	r2, r2, #2
 8006174:	300c      	adds	r0, #12
 8006176:	f7ff ff59 	bl	800602c <memcpy>
 800617a:	4621      	mov	r1, r4
 800617c:	4638      	mov	r0, r7
 800617e:	f7ff ffa3 	bl	80060c8 <_Bfree>
 8006182:	462c      	mov	r4, r5
 8006184:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006188:	3601      	adds	r6, #1
 800618a:	f8c3 8014 	str.w	r8, [r3, #20]
 800618e:	6126      	str	r6, [r4, #16]
 8006190:	4620      	mov	r0, r4
 8006192:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006196:	bf00      	nop
 8006198:	0800730b 	.word	0x0800730b
 800619c:	0800737c 	.word	0x0800737c

080061a0 <__hi0bits>:
 80061a0:	0c02      	lsrs	r2, r0, #16
 80061a2:	0412      	lsls	r2, r2, #16
 80061a4:	4603      	mov	r3, r0
 80061a6:	b9ca      	cbnz	r2, 80061dc <__hi0bits+0x3c>
 80061a8:	0403      	lsls	r3, r0, #16
 80061aa:	2010      	movs	r0, #16
 80061ac:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80061b0:	bf04      	itt	eq
 80061b2:	021b      	lsleq	r3, r3, #8
 80061b4:	3008      	addeq	r0, #8
 80061b6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80061ba:	bf04      	itt	eq
 80061bc:	011b      	lsleq	r3, r3, #4
 80061be:	3004      	addeq	r0, #4
 80061c0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80061c4:	bf04      	itt	eq
 80061c6:	009b      	lsleq	r3, r3, #2
 80061c8:	3002      	addeq	r0, #2
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	db05      	blt.n	80061da <__hi0bits+0x3a>
 80061ce:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80061d2:	f100 0001 	add.w	r0, r0, #1
 80061d6:	bf08      	it	eq
 80061d8:	2020      	moveq	r0, #32
 80061da:	4770      	bx	lr
 80061dc:	2000      	movs	r0, #0
 80061de:	e7e5      	b.n	80061ac <__hi0bits+0xc>

080061e0 <__lo0bits>:
 80061e0:	6803      	ldr	r3, [r0, #0]
 80061e2:	4602      	mov	r2, r0
 80061e4:	f013 0007 	ands.w	r0, r3, #7
 80061e8:	d00b      	beq.n	8006202 <__lo0bits+0x22>
 80061ea:	07d9      	lsls	r1, r3, #31
 80061ec:	d422      	bmi.n	8006234 <__lo0bits+0x54>
 80061ee:	0798      	lsls	r0, r3, #30
 80061f0:	bf49      	itett	mi
 80061f2:	085b      	lsrmi	r3, r3, #1
 80061f4:	089b      	lsrpl	r3, r3, #2
 80061f6:	2001      	movmi	r0, #1
 80061f8:	6013      	strmi	r3, [r2, #0]
 80061fa:	bf5c      	itt	pl
 80061fc:	2002      	movpl	r0, #2
 80061fe:	6013      	strpl	r3, [r2, #0]
 8006200:	4770      	bx	lr
 8006202:	b299      	uxth	r1, r3
 8006204:	b909      	cbnz	r1, 800620a <__lo0bits+0x2a>
 8006206:	2010      	movs	r0, #16
 8006208:	0c1b      	lsrs	r3, r3, #16
 800620a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800620e:	bf04      	itt	eq
 8006210:	0a1b      	lsreq	r3, r3, #8
 8006212:	3008      	addeq	r0, #8
 8006214:	0719      	lsls	r1, r3, #28
 8006216:	bf04      	itt	eq
 8006218:	091b      	lsreq	r3, r3, #4
 800621a:	3004      	addeq	r0, #4
 800621c:	0799      	lsls	r1, r3, #30
 800621e:	bf04      	itt	eq
 8006220:	089b      	lsreq	r3, r3, #2
 8006222:	3002      	addeq	r0, #2
 8006224:	07d9      	lsls	r1, r3, #31
 8006226:	d403      	bmi.n	8006230 <__lo0bits+0x50>
 8006228:	085b      	lsrs	r3, r3, #1
 800622a:	f100 0001 	add.w	r0, r0, #1
 800622e:	d003      	beq.n	8006238 <__lo0bits+0x58>
 8006230:	6013      	str	r3, [r2, #0]
 8006232:	4770      	bx	lr
 8006234:	2000      	movs	r0, #0
 8006236:	4770      	bx	lr
 8006238:	2020      	movs	r0, #32
 800623a:	4770      	bx	lr

0800623c <__i2b>:
 800623c:	b510      	push	{r4, lr}
 800623e:	460c      	mov	r4, r1
 8006240:	2101      	movs	r1, #1
 8006242:	f7ff ff01 	bl	8006048 <_Balloc>
 8006246:	4602      	mov	r2, r0
 8006248:	b928      	cbnz	r0, 8006256 <__i2b+0x1a>
 800624a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800624e:	4b04      	ldr	r3, [pc, #16]	; (8006260 <__i2b+0x24>)
 8006250:	4804      	ldr	r0, [pc, #16]	; (8006264 <__i2b+0x28>)
 8006252:	f000 fdad 	bl	8006db0 <__assert_func>
 8006256:	2301      	movs	r3, #1
 8006258:	6144      	str	r4, [r0, #20]
 800625a:	6103      	str	r3, [r0, #16]
 800625c:	bd10      	pop	{r4, pc}
 800625e:	bf00      	nop
 8006260:	0800730b 	.word	0x0800730b
 8006264:	0800737c 	.word	0x0800737c

08006268 <__multiply>:
 8006268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800626c:	4614      	mov	r4, r2
 800626e:	690a      	ldr	r2, [r1, #16]
 8006270:	6923      	ldr	r3, [r4, #16]
 8006272:	460d      	mov	r5, r1
 8006274:	429a      	cmp	r2, r3
 8006276:	bfbe      	ittt	lt
 8006278:	460b      	movlt	r3, r1
 800627a:	4625      	movlt	r5, r4
 800627c:	461c      	movlt	r4, r3
 800627e:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006282:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006286:	68ab      	ldr	r3, [r5, #8]
 8006288:	6869      	ldr	r1, [r5, #4]
 800628a:	eb0a 0709 	add.w	r7, sl, r9
 800628e:	42bb      	cmp	r3, r7
 8006290:	b085      	sub	sp, #20
 8006292:	bfb8      	it	lt
 8006294:	3101      	addlt	r1, #1
 8006296:	f7ff fed7 	bl	8006048 <_Balloc>
 800629a:	b930      	cbnz	r0, 80062aa <__multiply+0x42>
 800629c:	4602      	mov	r2, r0
 800629e:	f240 115d 	movw	r1, #349	; 0x15d
 80062a2:	4b41      	ldr	r3, [pc, #260]	; (80063a8 <__multiply+0x140>)
 80062a4:	4841      	ldr	r0, [pc, #260]	; (80063ac <__multiply+0x144>)
 80062a6:	f000 fd83 	bl	8006db0 <__assert_func>
 80062aa:	f100 0614 	add.w	r6, r0, #20
 80062ae:	4633      	mov	r3, r6
 80062b0:	2200      	movs	r2, #0
 80062b2:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80062b6:	4543      	cmp	r3, r8
 80062b8:	d31e      	bcc.n	80062f8 <__multiply+0x90>
 80062ba:	f105 0c14 	add.w	ip, r5, #20
 80062be:	f104 0314 	add.w	r3, r4, #20
 80062c2:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80062c6:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80062ca:	9202      	str	r2, [sp, #8]
 80062cc:	ebac 0205 	sub.w	r2, ip, r5
 80062d0:	3a15      	subs	r2, #21
 80062d2:	f022 0203 	bic.w	r2, r2, #3
 80062d6:	3204      	adds	r2, #4
 80062d8:	f105 0115 	add.w	r1, r5, #21
 80062dc:	458c      	cmp	ip, r1
 80062de:	bf38      	it	cc
 80062e0:	2204      	movcc	r2, #4
 80062e2:	9201      	str	r2, [sp, #4]
 80062e4:	9a02      	ldr	r2, [sp, #8]
 80062e6:	9303      	str	r3, [sp, #12]
 80062e8:	429a      	cmp	r2, r3
 80062ea:	d808      	bhi.n	80062fe <__multiply+0x96>
 80062ec:	2f00      	cmp	r7, #0
 80062ee:	dc55      	bgt.n	800639c <__multiply+0x134>
 80062f0:	6107      	str	r7, [r0, #16]
 80062f2:	b005      	add	sp, #20
 80062f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062f8:	f843 2b04 	str.w	r2, [r3], #4
 80062fc:	e7db      	b.n	80062b6 <__multiply+0x4e>
 80062fe:	f8b3 a000 	ldrh.w	sl, [r3]
 8006302:	f1ba 0f00 	cmp.w	sl, #0
 8006306:	d020      	beq.n	800634a <__multiply+0xe2>
 8006308:	46b1      	mov	r9, r6
 800630a:	2200      	movs	r2, #0
 800630c:	f105 0e14 	add.w	lr, r5, #20
 8006310:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006314:	f8d9 b000 	ldr.w	fp, [r9]
 8006318:	b2a1      	uxth	r1, r4
 800631a:	fa1f fb8b 	uxth.w	fp, fp
 800631e:	fb0a b101 	mla	r1, sl, r1, fp
 8006322:	4411      	add	r1, r2
 8006324:	f8d9 2000 	ldr.w	r2, [r9]
 8006328:	0c24      	lsrs	r4, r4, #16
 800632a:	0c12      	lsrs	r2, r2, #16
 800632c:	fb0a 2404 	mla	r4, sl, r4, r2
 8006330:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8006334:	b289      	uxth	r1, r1
 8006336:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800633a:	45f4      	cmp	ip, lr
 800633c:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006340:	f849 1b04 	str.w	r1, [r9], #4
 8006344:	d8e4      	bhi.n	8006310 <__multiply+0xa8>
 8006346:	9901      	ldr	r1, [sp, #4]
 8006348:	5072      	str	r2, [r6, r1]
 800634a:	9a03      	ldr	r2, [sp, #12]
 800634c:	3304      	adds	r3, #4
 800634e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006352:	f1b9 0f00 	cmp.w	r9, #0
 8006356:	d01f      	beq.n	8006398 <__multiply+0x130>
 8006358:	46b6      	mov	lr, r6
 800635a:	f04f 0a00 	mov.w	sl, #0
 800635e:	6834      	ldr	r4, [r6, #0]
 8006360:	f105 0114 	add.w	r1, r5, #20
 8006364:	880a      	ldrh	r2, [r1, #0]
 8006366:	f8be b002 	ldrh.w	fp, [lr, #2]
 800636a:	b2a4      	uxth	r4, r4
 800636c:	fb09 b202 	mla	r2, r9, r2, fp
 8006370:	4492      	add	sl, r2
 8006372:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006376:	f84e 4b04 	str.w	r4, [lr], #4
 800637a:	f851 4b04 	ldr.w	r4, [r1], #4
 800637e:	f8be 2000 	ldrh.w	r2, [lr]
 8006382:	0c24      	lsrs	r4, r4, #16
 8006384:	fb09 2404 	mla	r4, r9, r4, r2
 8006388:	458c      	cmp	ip, r1
 800638a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800638e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006392:	d8e7      	bhi.n	8006364 <__multiply+0xfc>
 8006394:	9a01      	ldr	r2, [sp, #4]
 8006396:	50b4      	str	r4, [r6, r2]
 8006398:	3604      	adds	r6, #4
 800639a:	e7a3      	b.n	80062e4 <__multiply+0x7c>
 800639c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d1a5      	bne.n	80062f0 <__multiply+0x88>
 80063a4:	3f01      	subs	r7, #1
 80063a6:	e7a1      	b.n	80062ec <__multiply+0x84>
 80063a8:	0800730b 	.word	0x0800730b
 80063ac:	0800737c 	.word	0x0800737c

080063b0 <__pow5mult>:
 80063b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063b4:	4615      	mov	r5, r2
 80063b6:	f012 0203 	ands.w	r2, r2, #3
 80063ba:	4606      	mov	r6, r0
 80063bc:	460f      	mov	r7, r1
 80063be:	d007      	beq.n	80063d0 <__pow5mult+0x20>
 80063c0:	4c25      	ldr	r4, [pc, #148]	; (8006458 <__pow5mult+0xa8>)
 80063c2:	3a01      	subs	r2, #1
 80063c4:	2300      	movs	r3, #0
 80063c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80063ca:	f7ff fe9f 	bl	800610c <__multadd>
 80063ce:	4607      	mov	r7, r0
 80063d0:	10ad      	asrs	r5, r5, #2
 80063d2:	d03d      	beq.n	8006450 <__pow5mult+0xa0>
 80063d4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80063d6:	b97c      	cbnz	r4, 80063f8 <__pow5mult+0x48>
 80063d8:	2010      	movs	r0, #16
 80063da:	f7ff fe11 	bl	8006000 <malloc>
 80063de:	4602      	mov	r2, r0
 80063e0:	6270      	str	r0, [r6, #36]	; 0x24
 80063e2:	b928      	cbnz	r0, 80063f0 <__pow5mult+0x40>
 80063e4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80063e8:	4b1c      	ldr	r3, [pc, #112]	; (800645c <__pow5mult+0xac>)
 80063ea:	481d      	ldr	r0, [pc, #116]	; (8006460 <__pow5mult+0xb0>)
 80063ec:	f000 fce0 	bl	8006db0 <__assert_func>
 80063f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80063f4:	6004      	str	r4, [r0, #0]
 80063f6:	60c4      	str	r4, [r0, #12]
 80063f8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80063fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006400:	b94c      	cbnz	r4, 8006416 <__pow5mult+0x66>
 8006402:	f240 2171 	movw	r1, #625	; 0x271
 8006406:	4630      	mov	r0, r6
 8006408:	f7ff ff18 	bl	800623c <__i2b>
 800640c:	2300      	movs	r3, #0
 800640e:	4604      	mov	r4, r0
 8006410:	f8c8 0008 	str.w	r0, [r8, #8]
 8006414:	6003      	str	r3, [r0, #0]
 8006416:	f04f 0900 	mov.w	r9, #0
 800641a:	07eb      	lsls	r3, r5, #31
 800641c:	d50a      	bpl.n	8006434 <__pow5mult+0x84>
 800641e:	4639      	mov	r1, r7
 8006420:	4622      	mov	r2, r4
 8006422:	4630      	mov	r0, r6
 8006424:	f7ff ff20 	bl	8006268 <__multiply>
 8006428:	4680      	mov	r8, r0
 800642a:	4639      	mov	r1, r7
 800642c:	4630      	mov	r0, r6
 800642e:	f7ff fe4b 	bl	80060c8 <_Bfree>
 8006432:	4647      	mov	r7, r8
 8006434:	106d      	asrs	r5, r5, #1
 8006436:	d00b      	beq.n	8006450 <__pow5mult+0xa0>
 8006438:	6820      	ldr	r0, [r4, #0]
 800643a:	b938      	cbnz	r0, 800644c <__pow5mult+0x9c>
 800643c:	4622      	mov	r2, r4
 800643e:	4621      	mov	r1, r4
 8006440:	4630      	mov	r0, r6
 8006442:	f7ff ff11 	bl	8006268 <__multiply>
 8006446:	6020      	str	r0, [r4, #0]
 8006448:	f8c0 9000 	str.w	r9, [r0]
 800644c:	4604      	mov	r4, r0
 800644e:	e7e4      	b.n	800641a <__pow5mult+0x6a>
 8006450:	4638      	mov	r0, r7
 8006452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006456:	bf00      	nop
 8006458:	080074d0 	.word	0x080074d0
 800645c:	08007295 	.word	0x08007295
 8006460:	0800737c 	.word	0x0800737c

08006464 <__lshift>:
 8006464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006468:	460c      	mov	r4, r1
 800646a:	4607      	mov	r7, r0
 800646c:	4691      	mov	r9, r2
 800646e:	6923      	ldr	r3, [r4, #16]
 8006470:	6849      	ldr	r1, [r1, #4]
 8006472:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006476:	68a3      	ldr	r3, [r4, #8]
 8006478:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800647c:	f108 0601 	add.w	r6, r8, #1
 8006480:	42b3      	cmp	r3, r6
 8006482:	db0b      	blt.n	800649c <__lshift+0x38>
 8006484:	4638      	mov	r0, r7
 8006486:	f7ff fddf 	bl	8006048 <_Balloc>
 800648a:	4605      	mov	r5, r0
 800648c:	b948      	cbnz	r0, 80064a2 <__lshift+0x3e>
 800648e:	4602      	mov	r2, r0
 8006490:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006494:	4b27      	ldr	r3, [pc, #156]	; (8006534 <__lshift+0xd0>)
 8006496:	4828      	ldr	r0, [pc, #160]	; (8006538 <__lshift+0xd4>)
 8006498:	f000 fc8a 	bl	8006db0 <__assert_func>
 800649c:	3101      	adds	r1, #1
 800649e:	005b      	lsls	r3, r3, #1
 80064a0:	e7ee      	b.n	8006480 <__lshift+0x1c>
 80064a2:	2300      	movs	r3, #0
 80064a4:	f100 0114 	add.w	r1, r0, #20
 80064a8:	f100 0210 	add.w	r2, r0, #16
 80064ac:	4618      	mov	r0, r3
 80064ae:	4553      	cmp	r3, sl
 80064b0:	db33      	blt.n	800651a <__lshift+0xb6>
 80064b2:	6920      	ldr	r0, [r4, #16]
 80064b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80064b8:	f104 0314 	add.w	r3, r4, #20
 80064bc:	f019 091f 	ands.w	r9, r9, #31
 80064c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80064c4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80064c8:	d02b      	beq.n	8006522 <__lshift+0xbe>
 80064ca:	468a      	mov	sl, r1
 80064cc:	2200      	movs	r2, #0
 80064ce:	f1c9 0e20 	rsb	lr, r9, #32
 80064d2:	6818      	ldr	r0, [r3, #0]
 80064d4:	fa00 f009 	lsl.w	r0, r0, r9
 80064d8:	4302      	orrs	r2, r0
 80064da:	f84a 2b04 	str.w	r2, [sl], #4
 80064de:	f853 2b04 	ldr.w	r2, [r3], #4
 80064e2:	459c      	cmp	ip, r3
 80064e4:	fa22 f20e 	lsr.w	r2, r2, lr
 80064e8:	d8f3      	bhi.n	80064d2 <__lshift+0x6e>
 80064ea:	ebac 0304 	sub.w	r3, ip, r4
 80064ee:	3b15      	subs	r3, #21
 80064f0:	f023 0303 	bic.w	r3, r3, #3
 80064f4:	3304      	adds	r3, #4
 80064f6:	f104 0015 	add.w	r0, r4, #21
 80064fa:	4584      	cmp	ip, r0
 80064fc:	bf38      	it	cc
 80064fe:	2304      	movcc	r3, #4
 8006500:	50ca      	str	r2, [r1, r3]
 8006502:	b10a      	cbz	r2, 8006508 <__lshift+0xa4>
 8006504:	f108 0602 	add.w	r6, r8, #2
 8006508:	3e01      	subs	r6, #1
 800650a:	4638      	mov	r0, r7
 800650c:	4621      	mov	r1, r4
 800650e:	612e      	str	r6, [r5, #16]
 8006510:	f7ff fdda 	bl	80060c8 <_Bfree>
 8006514:	4628      	mov	r0, r5
 8006516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800651a:	f842 0f04 	str.w	r0, [r2, #4]!
 800651e:	3301      	adds	r3, #1
 8006520:	e7c5      	b.n	80064ae <__lshift+0x4a>
 8006522:	3904      	subs	r1, #4
 8006524:	f853 2b04 	ldr.w	r2, [r3], #4
 8006528:	459c      	cmp	ip, r3
 800652a:	f841 2f04 	str.w	r2, [r1, #4]!
 800652e:	d8f9      	bhi.n	8006524 <__lshift+0xc0>
 8006530:	e7ea      	b.n	8006508 <__lshift+0xa4>
 8006532:	bf00      	nop
 8006534:	0800730b 	.word	0x0800730b
 8006538:	0800737c 	.word	0x0800737c

0800653c <__mcmp>:
 800653c:	4603      	mov	r3, r0
 800653e:	690a      	ldr	r2, [r1, #16]
 8006540:	6900      	ldr	r0, [r0, #16]
 8006542:	b530      	push	{r4, r5, lr}
 8006544:	1a80      	subs	r0, r0, r2
 8006546:	d10d      	bne.n	8006564 <__mcmp+0x28>
 8006548:	3314      	adds	r3, #20
 800654a:	3114      	adds	r1, #20
 800654c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006550:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006554:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006558:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800655c:	4295      	cmp	r5, r2
 800655e:	d002      	beq.n	8006566 <__mcmp+0x2a>
 8006560:	d304      	bcc.n	800656c <__mcmp+0x30>
 8006562:	2001      	movs	r0, #1
 8006564:	bd30      	pop	{r4, r5, pc}
 8006566:	42a3      	cmp	r3, r4
 8006568:	d3f4      	bcc.n	8006554 <__mcmp+0x18>
 800656a:	e7fb      	b.n	8006564 <__mcmp+0x28>
 800656c:	f04f 30ff 	mov.w	r0, #4294967295
 8006570:	e7f8      	b.n	8006564 <__mcmp+0x28>
	...

08006574 <__mdiff>:
 8006574:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006578:	460c      	mov	r4, r1
 800657a:	4606      	mov	r6, r0
 800657c:	4611      	mov	r1, r2
 800657e:	4620      	mov	r0, r4
 8006580:	4692      	mov	sl, r2
 8006582:	f7ff ffdb 	bl	800653c <__mcmp>
 8006586:	1e05      	subs	r5, r0, #0
 8006588:	d111      	bne.n	80065ae <__mdiff+0x3a>
 800658a:	4629      	mov	r1, r5
 800658c:	4630      	mov	r0, r6
 800658e:	f7ff fd5b 	bl	8006048 <_Balloc>
 8006592:	4602      	mov	r2, r0
 8006594:	b928      	cbnz	r0, 80065a2 <__mdiff+0x2e>
 8006596:	f240 2132 	movw	r1, #562	; 0x232
 800659a:	4b3c      	ldr	r3, [pc, #240]	; (800668c <__mdiff+0x118>)
 800659c:	483c      	ldr	r0, [pc, #240]	; (8006690 <__mdiff+0x11c>)
 800659e:	f000 fc07 	bl	8006db0 <__assert_func>
 80065a2:	2301      	movs	r3, #1
 80065a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80065a8:	4610      	mov	r0, r2
 80065aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065ae:	bfa4      	itt	ge
 80065b0:	4653      	movge	r3, sl
 80065b2:	46a2      	movge	sl, r4
 80065b4:	4630      	mov	r0, r6
 80065b6:	f8da 1004 	ldr.w	r1, [sl, #4]
 80065ba:	bfa6      	itte	ge
 80065bc:	461c      	movge	r4, r3
 80065be:	2500      	movge	r5, #0
 80065c0:	2501      	movlt	r5, #1
 80065c2:	f7ff fd41 	bl	8006048 <_Balloc>
 80065c6:	4602      	mov	r2, r0
 80065c8:	b918      	cbnz	r0, 80065d2 <__mdiff+0x5e>
 80065ca:	f44f 7110 	mov.w	r1, #576	; 0x240
 80065ce:	4b2f      	ldr	r3, [pc, #188]	; (800668c <__mdiff+0x118>)
 80065d0:	e7e4      	b.n	800659c <__mdiff+0x28>
 80065d2:	f100 0814 	add.w	r8, r0, #20
 80065d6:	f8da 7010 	ldr.w	r7, [sl, #16]
 80065da:	60c5      	str	r5, [r0, #12]
 80065dc:	f04f 0c00 	mov.w	ip, #0
 80065e0:	f10a 0514 	add.w	r5, sl, #20
 80065e4:	f10a 0010 	add.w	r0, sl, #16
 80065e8:	46c2      	mov	sl, r8
 80065ea:	6926      	ldr	r6, [r4, #16]
 80065ec:	f104 0914 	add.w	r9, r4, #20
 80065f0:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 80065f4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80065f8:	f850 bf04 	ldr.w	fp, [r0, #4]!
 80065fc:	f859 3b04 	ldr.w	r3, [r9], #4
 8006600:	fa1f f18b 	uxth.w	r1, fp
 8006604:	4461      	add	r1, ip
 8006606:	fa1f fc83 	uxth.w	ip, r3
 800660a:	0c1b      	lsrs	r3, r3, #16
 800660c:	eba1 010c 	sub.w	r1, r1, ip
 8006610:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006614:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006618:	b289      	uxth	r1, r1
 800661a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800661e:	454e      	cmp	r6, r9
 8006620:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006624:	f84a 3b04 	str.w	r3, [sl], #4
 8006628:	d8e6      	bhi.n	80065f8 <__mdiff+0x84>
 800662a:	1b33      	subs	r3, r6, r4
 800662c:	3b15      	subs	r3, #21
 800662e:	f023 0303 	bic.w	r3, r3, #3
 8006632:	3415      	adds	r4, #21
 8006634:	3304      	adds	r3, #4
 8006636:	42a6      	cmp	r6, r4
 8006638:	bf38      	it	cc
 800663a:	2304      	movcc	r3, #4
 800663c:	441d      	add	r5, r3
 800663e:	4443      	add	r3, r8
 8006640:	461e      	mov	r6, r3
 8006642:	462c      	mov	r4, r5
 8006644:	4574      	cmp	r4, lr
 8006646:	d30e      	bcc.n	8006666 <__mdiff+0xf2>
 8006648:	f10e 0103 	add.w	r1, lr, #3
 800664c:	1b49      	subs	r1, r1, r5
 800664e:	f021 0103 	bic.w	r1, r1, #3
 8006652:	3d03      	subs	r5, #3
 8006654:	45ae      	cmp	lr, r5
 8006656:	bf38      	it	cc
 8006658:	2100      	movcc	r1, #0
 800665a:	4419      	add	r1, r3
 800665c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006660:	b18b      	cbz	r3, 8006686 <__mdiff+0x112>
 8006662:	6117      	str	r7, [r2, #16]
 8006664:	e7a0      	b.n	80065a8 <__mdiff+0x34>
 8006666:	f854 8b04 	ldr.w	r8, [r4], #4
 800666a:	fa1f f188 	uxth.w	r1, r8
 800666e:	4461      	add	r1, ip
 8006670:	1408      	asrs	r0, r1, #16
 8006672:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8006676:	b289      	uxth	r1, r1
 8006678:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800667c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006680:	f846 1b04 	str.w	r1, [r6], #4
 8006684:	e7de      	b.n	8006644 <__mdiff+0xd0>
 8006686:	3f01      	subs	r7, #1
 8006688:	e7e8      	b.n	800665c <__mdiff+0xe8>
 800668a:	bf00      	nop
 800668c:	0800730b 	.word	0x0800730b
 8006690:	0800737c 	.word	0x0800737c

08006694 <__d2b>:
 8006694:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006698:	2101      	movs	r1, #1
 800669a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800669e:	4690      	mov	r8, r2
 80066a0:	461d      	mov	r5, r3
 80066a2:	f7ff fcd1 	bl	8006048 <_Balloc>
 80066a6:	4604      	mov	r4, r0
 80066a8:	b930      	cbnz	r0, 80066b8 <__d2b+0x24>
 80066aa:	4602      	mov	r2, r0
 80066ac:	f240 310a 	movw	r1, #778	; 0x30a
 80066b0:	4b24      	ldr	r3, [pc, #144]	; (8006744 <__d2b+0xb0>)
 80066b2:	4825      	ldr	r0, [pc, #148]	; (8006748 <__d2b+0xb4>)
 80066b4:	f000 fb7c 	bl	8006db0 <__assert_func>
 80066b8:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80066bc:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80066c0:	bb2d      	cbnz	r5, 800670e <__d2b+0x7a>
 80066c2:	9301      	str	r3, [sp, #4]
 80066c4:	f1b8 0300 	subs.w	r3, r8, #0
 80066c8:	d026      	beq.n	8006718 <__d2b+0x84>
 80066ca:	4668      	mov	r0, sp
 80066cc:	9300      	str	r3, [sp, #0]
 80066ce:	f7ff fd87 	bl	80061e0 <__lo0bits>
 80066d2:	9900      	ldr	r1, [sp, #0]
 80066d4:	b1f0      	cbz	r0, 8006714 <__d2b+0x80>
 80066d6:	9a01      	ldr	r2, [sp, #4]
 80066d8:	f1c0 0320 	rsb	r3, r0, #32
 80066dc:	fa02 f303 	lsl.w	r3, r2, r3
 80066e0:	430b      	orrs	r3, r1
 80066e2:	40c2      	lsrs	r2, r0
 80066e4:	6163      	str	r3, [r4, #20]
 80066e6:	9201      	str	r2, [sp, #4]
 80066e8:	9b01      	ldr	r3, [sp, #4]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	bf14      	ite	ne
 80066ee:	2102      	movne	r1, #2
 80066f0:	2101      	moveq	r1, #1
 80066f2:	61a3      	str	r3, [r4, #24]
 80066f4:	6121      	str	r1, [r4, #16]
 80066f6:	b1c5      	cbz	r5, 800672a <__d2b+0x96>
 80066f8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80066fc:	4405      	add	r5, r0
 80066fe:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006702:	603d      	str	r5, [r7, #0]
 8006704:	6030      	str	r0, [r6, #0]
 8006706:	4620      	mov	r0, r4
 8006708:	b002      	add	sp, #8
 800670a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800670e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006712:	e7d6      	b.n	80066c2 <__d2b+0x2e>
 8006714:	6161      	str	r1, [r4, #20]
 8006716:	e7e7      	b.n	80066e8 <__d2b+0x54>
 8006718:	a801      	add	r0, sp, #4
 800671a:	f7ff fd61 	bl	80061e0 <__lo0bits>
 800671e:	2101      	movs	r1, #1
 8006720:	9b01      	ldr	r3, [sp, #4]
 8006722:	6121      	str	r1, [r4, #16]
 8006724:	6163      	str	r3, [r4, #20]
 8006726:	3020      	adds	r0, #32
 8006728:	e7e5      	b.n	80066f6 <__d2b+0x62>
 800672a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800672e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006732:	6038      	str	r0, [r7, #0]
 8006734:	6918      	ldr	r0, [r3, #16]
 8006736:	f7ff fd33 	bl	80061a0 <__hi0bits>
 800673a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800673e:	6031      	str	r1, [r6, #0]
 8006740:	e7e1      	b.n	8006706 <__d2b+0x72>
 8006742:	bf00      	nop
 8006744:	0800730b 	.word	0x0800730b
 8006748:	0800737c 	.word	0x0800737c

0800674c <_calloc_r>:
 800674c:	b538      	push	{r3, r4, r5, lr}
 800674e:	fb02 f501 	mul.w	r5, r2, r1
 8006752:	4629      	mov	r1, r5
 8006754:	f000 f854 	bl	8006800 <_malloc_r>
 8006758:	4604      	mov	r4, r0
 800675a:	b118      	cbz	r0, 8006764 <_calloc_r+0x18>
 800675c:	462a      	mov	r2, r5
 800675e:	2100      	movs	r1, #0
 8006760:	f7fe f852 	bl	8004808 <memset>
 8006764:	4620      	mov	r0, r4
 8006766:	bd38      	pop	{r3, r4, r5, pc}

08006768 <_free_r>:
 8006768:	b538      	push	{r3, r4, r5, lr}
 800676a:	4605      	mov	r5, r0
 800676c:	2900      	cmp	r1, #0
 800676e:	d043      	beq.n	80067f8 <_free_r+0x90>
 8006770:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006774:	1f0c      	subs	r4, r1, #4
 8006776:	2b00      	cmp	r3, #0
 8006778:	bfb8      	it	lt
 800677a:	18e4      	addlt	r4, r4, r3
 800677c:	f000 fca2 	bl	80070c4 <__malloc_lock>
 8006780:	4a1e      	ldr	r2, [pc, #120]	; (80067fc <_free_r+0x94>)
 8006782:	6813      	ldr	r3, [r2, #0]
 8006784:	4610      	mov	r0, r2
 8006786:	b933      	cbnz	r3, 8006796 <_free_r+0x2e>
 8006788:	6063      	str	r3, [r4, #4]
 800678a:	6014      	str	r4, [r2, #0]
 800678c:	4628      	mov	r0, r5
 800678e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006792:	f000 bc9d 	b.w	80070d0 <__malloc_unlock>
 8006796:	42a3      	cmp	r3, r4
 8006798:	d90a      	bls.n	80067b0 <_free_r+0x48>
 800679a:	6821      	ldr	r1, [r4, #0]
 800679c:	1862      	adds	r2, r4, r1
 800679e:	4293      	cmp	r3, r2
 80067a0:	bf01      	itttt	eq
 80067a2:	681a      	ldreq	r2, [r3, #0]
 80067a4:	685b      	ldreq	r3, [r3, #4]
 80067a6:	1852      	addeq	r2, r2, r1
 80067a8:	6022      	streq	r2, [r4, #0]
 80067aa:	6063      	str	r3, [r4, #4]
 80067ac:	6004      	str	r4, [r0, #0]
 80067ae:	e7ed      	b.n	800678c <_free_r+0x24>
 80067b0:	461a      	mov	r2, r3
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	b10b      	cbz	r3, 80067ba <_free_r+0x52>
 80067b6:	42a3      	cmp	r3, r4
 80067b8:	d9fa      	bls.n	80067b0 <_free_r+0x48>
 80067ba:	6811      	ldr	r1, [r2, #0]
 80067bc:	1850      	adds	r0, r2, r1
 80067be:	42a0      	cmp	r0, r4
 80067c0:	d10b      	bne.n	80067da <_free_r+0x72>
 80067c2:	6820      	ldr	r0, [r4, #0]
 80067c4:	4401      	add	r1, r0
 80067c6:	1850      	adds	r0, r2, r1
 80067c8:	4283      	cmp	r3, r0
 80067ca:	6011      	str	r1, [r2, #0]
 80067cc:	d1de      	bne.n	800678c <_free_r+0x24>
 80067ce:	6818      	ldr	r0, [r3, #0]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	4401      	add	r1, r0
 80067d4:	6011      	str	r1, [r2, #0]
 80067d6:	6053      	str	r3, [r2, #4]
 80067d8:	e7d8      	b.n	800678c <_free_r+0x24>
 80067da:	d902      	bls.n	80067e2 <_free_r+0x7a>
 80067dc:	230c      	movs	r3, #12
 80067de:	602b      	str	r3, [r5, #0]
 80067e0:	e7d4      	b.n	800678c <_free_r+0x24>
 80067e2:	6820      	ldr	r0, [r4, #0]
 80067e4:	1821      	adds	r1, r4, r0
 80067e6:	428b      	cmp	r3, r1
 80067e8:	bf01      	itttt	eq
 80067ea:	6819      	ldreq	r1, [r3, #0]
 80067ec:	685b      	ldreq	r3, [r3, #4]
 80067ee:	1809      	addeq	r1, r1, r0
 80067f0:	6021      	streq	r1, [r4, #0]
 80067f2:	6063      	str	r3, [r4, #4]
 80067f4:	6054      	str	r4, [r2, #4]
 80067f6:	e7c9      	b.n	800678c <_free_r+0x24>
 80067f8:	bd38      	pop	{r3, r4, r5, pc}
 80067fa:	bf00      	nop
 80067fc:	20000208 	.word	0x20000208

08006800 <_malloc_r>:
 8006800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006802:	1ccd      	adds	r5, r1, #3
 8006804:	f025 0503 	bic.w	r5, r5, #3
 8006808:	3508      	adds	r5, #8
 800680a:	2d0c      	cmp	r5, #12
 800680c:	bf38      	it	cc
 800680e:	250c      	movcc	r5, #12
 8006810:	2d00      	cmp	r5, #0
 8006812:	4606      	mov	r6, r0
 8006814:	db01      	blt.n	800681a <_malloc_r+0x1a>
 8006816:	42a9      	cmp	r1, r5
 8006818:	d903      	bls.n	8006822 <_malloc_r+0x22>
 800681a:	230c      	movs	r3, #12
 800681c:	6033      	str	r3, [r6, #0]
 800681e:	2000      	movs	r0, #0
 8006820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006822:	f000 fc4f 	bl	80070c4 <__malloc_lock>
 8006826:	4921      	ldr	r1, [pc, #132]	; (80068ac <_malloc_r+0xac>)
 8006828:	680a      	ldr	r2, [r1, #0]
 800682a:	4614      	mov	r4, r2
 800682c:	b99c      	cbnz	r4, 8006856 <_malloc_r+0x56>
 800682e:	4f20      	ldr	r7, [pc, #128]	; (80068b0 <_malloc_r+0xb0>)
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	b923      	cbnz	r3, 800683e <_malloc_r+0x3e>
 8006834:	4621      	mov	r1, r4
 8006836:	4630      	mov	r0, r6
 8006838:	f000 f994 	bl	8006b64 <_sbrk_r>
 800683c:	6038      	str	r0, [r7, #0]
 800683e:	4629      	mov	r1, r5
 8006840:	4630      	mov	r0, r6
 8006842:	f000 f98f 	bl	8006b64 <_sbrk_r>
 8006846:	1c43      	adds	r3, r0, #1
 8006848:	d123      	bne.n	8006892 <_malloc_r+0x92>
 800684a:	230c      	movs	r3, #12
 800684c:	4630      	mov	r0, r6
 800684e:	6033      	str	r3, [r6, #0]
 8006850:	f000 fc3e 	bl	80070d0 <__malloc_unlock>
 8006854:	e7e3      	b.n	800681e <_malloc_r+0x1e>
 8006856:	6823      	ldr	r3, [r4, #0]
 8006858:	1b5b      	subs	r3, r3, r5
 800685a:	d417      	bmi.n	800688c <_malloc_r+0x8c>
 800685c:	2b0b      	cmp	r3, #11
 800685e:	d903      	bls.n	8006868 <_malloc_r+0x68>
 8006860:	6023      	str	r3, [r4, #0]
 8006862:	441c      	add	r4, r3
 8006864:	6025      	str	r5, [r4, #0]
 8006866:	e004      	b.n	8006872 <_malloc_r+0x72>
 8006868:	6863      	ldr	r3, [r4, #4]
 800686a:	42a2      	cmp	r2, r4
 800686c:	bf0c      	ite	eq
 800686e:	600b      	streq	r3, [r1, #0]
 8006870:	6053      	strne	r3, [r2, #4]
 8006872:	4630      	mov	r0, r6
 8006874:	f000 fc2c 	bl	80070d0 <__malloc_unlock>
 8006878:	f104 000b 	add.w	r0, r4, #11
 800687c:	1d23      	adds	r3, r4, #4
 800687e:	f020 0007 	bic.w	r0, r0, #7
 8006882:	1ac2      	subs	r2, r0, r3
 8006884:	d0cc      	beq.n	8006820 <_malloc_r+0x20>
 8006886:	1a1b      	subs	r3, r3, r0
 8006888:	50a3      	str	r3, [r4, r2]
 800688a:	e7c9      	b.n	8006820 <_malloc_r+0x20>
 800688c:	4622      	mov	r2, r4
 800688e:	6864      	ldr	r4, [r4, #4]
 8006890:	e7cc      	b.n	800682c <_malloc_r+0x2c>
 8006892:	1cc4      	adds	r4, r0, #3
 8006894:	f024 0403 	bic.w	r4, r4, #3
 8006898:	42a0      	cmp	r0, r4
 800689a:	d0e3      	beq.n	8006864 <_malloc_r+0x64>
 800689c:	1a21      	subs	r1, r4, r0
 800689e:	4630      	mov	r0, r6
 80068a0:	f000 f960 	bl	8006b64 <_sbrk_r>
 80068a4:	3001      	adds	r0, #1
 80068a6:	d1dd      	bne.n	8006864 <_malloc_r+0x64>
 80068a8:	e7cf      	b.n	800684a <_malloc_r+0x4a>
 80068aa:	bf00      	nop
 80068ac:	20000208 	.word	0x20000208
 80068b0:	2000020c 	.word	0x2000020c

080068b4 <__sfputc_r>:
 80068b4:	6893      	ldr	r3, [r2, #8]
 80068b6:	b410      	push	{r4}
 80068b8:	3b01      	subs	r3, #1
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	6093      	str	r3, [r2, #8]
 80068be:	da07      	bge.n	80068d0 <__sfputc_r+0x1c>
 80068c0:	6994      	ldr	r4, [r2, #24]
 80068c2:	42a3      	cmp	r3, r4
 80068c4:	db01      	blt.n	80068ca <__sfputc_r+0x16>
 80068c6:	290a      	cmp	r1, #10
 80068c8:	d102      	bne.n	80068d0 <__sfputc_r+0x1c>
 80068ca:	bc10      	pop	{r4}
 80068cc:	f000 b99e 	b.w	8006c0c <__swbuf_r>
 80068d0:	6813      	ldr	r3, [r2, #0]
 80068d2:	1c58      	adds	r0, r3, #1
 80068d4:	6010      	str	r0, [r2, #0]
 80068d6:	7019      	strb	r1, [r3, #0]
 80068d8:	4608      	mov	r0, r1
 80068da:	bc10      	pop	{r4}
 80068dc:	4770      	bx	lr

080068de <__sfputs_r>:
 80068de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068e0:	4606      	mov	r6, r0
 80068e2:	460f      	mov	r7, r1
 80068e4:	4614      	mov	r4, r2
 80068e6:	18d5      	adds	r5, r2, r3
 80068e8:	42ac      	cmp	r4, r5
 80068ea:	d101      	bne.n	80068f0 <__sfputs_r+0x12>
 80068ec:	2000      	movs	r0, #0
 80068ee:	e007      	b.n	8006900 <__sfputs_r+0x22>
 80068f0:	463a      	mov	r2, r7
 80068f2:	4630      	mov	r0, r6
 80068f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068f8:	f7ff ffdc 	bl	80068b4 <__sfputc_r>
 80068fc:	1c43      	adds	r3, r0, #1
 80068fe:	d1f3      	bne.n	80068e8 <__sfputs_r+0xa>
 8006900:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006904 <_vfiprintf_r>:
 8006904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006908:	460d      	mov	r5, r1
 800690a:	4614      	mov	r4, r2
 800690c:	4698      	mov	r8, r3
 800690e:	4606      	mov	r6, r0
 8006910:	b09d      	sub	sp, #116	; 0x74
 8006912:	b118      	cbz	r0, 800691c <_vfiprintf_r+0x18>
 8006914:	6983      	ldr	r3, [r0, #24]
 8006916:	b90b      	cbnz	r3, 800691c <_vfiprintf_r+0x18>
 8006918:	f7ff facc 	bl	8005eb4 <__sinit>
 800691c:	4b89      	ldr	r3, [pc, #548]	; (8006b44 <_vfiprintf_r+0x240>)
 800691e:	429d      	cmp	r5, r3
 8006920:	d11b      	bne.n	800695a <_vfiprintf_r+0x56>
 8006922:	6875      	ldr	r5, [r6, #4]
 8006924:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006926:	07d9      	lsls	r1, r3, #31
 8006928:	d405      	bmi.n	8006936 <_vfiprintf_r+0x32>
 800692a:	89ab      	ldrh	r3, [r5, #12]
 800692c:	059a      	lsls	r2, r3, #22
 800692e:	d402      	bmi.n	8006936 <_vfiprintf_r+0x32>
 8006930:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006932:	f7ff fb62 	bl	8005ffa <__retarget_lock_acquire_recursive>
 8006936:	89ab      	ldrh	r3, [r5, #12]
 8006938:	071b      	lsls	r3, r3, #28
 800693a:	d501      	bpl.n	8006940 <_vfiprintf_r+0x3c>
 800693c:	692b      	ldr	r3, [r5, #16]
 800693e:	b9eb      	cbnz	r3, 800697c <_vfiprintf_r+0x78>
 8006940:	4629      	mov	r1, r5
 8006942:	4630      	mov	r0, r6
 8006944:	f000 f9c6 	bl	8006cd4 <__swsetup_r>
 8006948:	b1c0      	cbz	r0, 800697c <_vfiprintf_r+0x78>
 800694a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800694c:	07dc      	lsls	r4, r3, #31
 800694e:	d50e      	bpl.n	800696e <_vfiprintf_r+0x6a>
 8006950:	f04f 30ff 	mov.w	r0, #4294967295
 8006954:	b01d      	add	sp, #116	; 0x74
 8006956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800695a:	4b7b      	ldr	r3, [pc, #492]	; (8006b48 <_vfiprintf_r+0x244>)
 800695c:	429d      	cmp	r5, r3
 800695e:	d101      	bne.n	8006964 <_vfiprintf_r+0x60>
 8006960:	68b5      	ldr	r5, [r6, #8]
 8006962:	e7df      	b.n	8006924 <_vfiprintf_r+0x20>
 8006964:	4b79      	ldr	r3, [pc, #484]	; (8006b4c <_vfiprintf_r+0x248>)
 8006966:	429d      	cmp	r5, r3
 8006968:	bf08      	it	eq
 800696a:	68f5      	ldreq	r5, [r6, #12]
 800696c:	e7da      	b.n	8006924 <_vfiprintf_r+0x20>
 800696e:	89ab      	ldrh	r3, [r5, #12]
 8006970:	0598      	lsls	r0, r3, #22
 8006972:	d4ed      	bmi.n	8006950 <_vfiprintf_r+0x4c>
 8006974:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006976:	f7ff fb41 	bl	8005ffc <__retarget_lock_release_recursive>
 800697a:	e7e9      	b.n	8006950 <_vfiprintf_r+0x4c>
 800697c:	2300      	movs	r3, #0
 800697e:	9309      	str	r3, [sp, #36]	; 0x24
 8006980:	2320      	movs	r3, #32
 8006982:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006986:	2330      	movs	r3, #48	; 0x30
 8006988:	f04f 0901 	mov.w	r9, #1
 800698c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006990:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006b50 <_vfiprintf_r+0x24c>
 8006994:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006998:	4623      	mov	r3, r4
 800699a:	469a      	mov	sl, r3
 800699c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80069a0:	b10a      	cbz	r2, 80069a6 <_vfiprintf_r+0xa2>
 80069a2:	2a25      	cmp	r2, #37	; 0x25
 80069a4:	d1f9      	bne.n	800699a <_vfiprintf_r+0x96>
 80069a6:	ebba 0b04 	subs.w	fp, sl, r4
 80069aa:	d00b      	beq.n	80069c4 <_vfiprintf_r+0xc0>
 80069ac:	465b      	mov	r3, fp
 80069ae:	4622      	mov	r2, r4
 80069b0:	4629      	mov	r1, r5
 80069b2:	4630      	mov	r0, r6
 80069b4:	f7ff ff93 	bl	80068de <__sfputs_r>
 80069b8:	3001      	adds	r0, #1
 80069ba:	f000 80aa 	beq.w	8006b12 <_vfiprintf_r+0x20e>
 80069be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069c0:	445a      	add	r2, fp
 80069c2:	9209      	str	r2, [sp, #36]	; 0x24
 80069c4:	f89a 3000 	ldrb.w	r3, [sl]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	f000 80a2 	beq.w	8006b12 <_vfiprintf_r+0x20e>
 80069ce:	2300      	movs	r3, #0
 80069d0:	f04f 32ff 	mov.w	r2, #4294967295
 80069d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80069d8:	f10a 0a01 	add.w	sl, sl, #1
 80069dc:	9304      	str	r3, [sp, #16]
 80069de:	9307      	str	r3, [sp, #28]
 80069e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80069e4:	931a      	str	r3, [sp, #104]	; 0x68
 80069e6:	4654      	mov	r4, sl
 80069e8:	2205      	movs	r2, #5
 80069ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069ee:	4858      	ldr	r0, [pc, #352]	; (8006b50 <_vfiprintf_r+0x24c>)
 80069f0:	f7ff fb0e 	bl	8006010 <memchr>
 80069f4:	9a04      	ldr	r2, [sp, #16]
 80069f6:	b9d8      	cbnz	r0, 8006a30 <_vfiprintf_r+0x12c>
 80069f8:	06d1      	lsls	r1, r2, #27
 80069fa:	bf44      	itt	mi
 80069fc:	2320      	movmi	r3, #32
 80069fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a02:	0713      	lsls	r3, r2, #28
 8006a04:	bf44      	itt	mi
 8006a06:	232b      	movmi	r3, #43	; 0x2b
 8006a08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a0c:	f89a 3000 	ldrb.w	r3, [sl]
 8006a10:	2b2a      	cmp	r3, #42	; 0x2a
 8006a12:	d015      	beq.n	8006a40 <_vfiprintf_r+0x13c>
 8006a14:	4654      	mov	r4, sl
 8006a16:	2000      	movs	r0, #0
 8006a18:	f04f 0c0a 	mov.w	ip, #10
 8006a1c:	9a07      	ldr	r2, [sp, #28]
 8006a1e:	4621      	mov	r1, r4
 8006a20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a24:	3b30      	subs	r3, #48	; 0x30
 8006a26:	2b09      	cmp	r3, #9
 8006a28:	d94e      	bls.n	8006ac8 <_vfiprintf_r+0x1c4>
 8006a2a:	b1b0      	cbz	r0, 8006a5a <_vfiprintf_r+0x156>
 8006a2c:	9207      	str	r2, [sp, #28]
 8006a2e:	e014      	b.n	8006a5a <_vfiprintf_r+0x156>
 8006a30:	eba0 0308 	sub.w	r3, r0, r8
 8006a34:	fa09 f303 	lsl.w	r3, r9, r3
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	46a2      	mov	sl, r4
 8006a3c:	9304      	str	r3, [sp, #16]
 8006a3e:	e7d2      	b.n	80069e6 <_vfiprintf_r+0xe2>
 8006a40:	9b03      	ldr	r3, [sp, #12]
 8006a42:	1d19      	adds	r1, r3, #4
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	9103      	str	r1, [sp, #12]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	bfbb      	ittet	lt
 8006a4c:	425b      	neglt	r3, r3
 8006a4e:	f042 0202 	orrlt.w	r2, r2, #2
 8006a52:	9307      	strge	r3, [sp, #28]
 8006a54:	9307      	strlt	r3, [sp, #28]
 8006a56:	bfb8      	it	lt
 8006a58:	9204      	strlt	r2, [sp, #16]
 8006a5a:	7823      	ldrb	r3, [r4, #0]
 8006a5c:	2b2e      	cmp	r3, #46	; 0x2e
 8006a5e:	d10c      	bne.n	8006a7a <_vfiprintf_r+0x176>
 8006a60:	7863      	ldrb	r3, [r4, #1]
 8006a62:	2b2a      	cmp	r3, #42	; 0x2a
 8006a64:	d135      	bne.n	8006ad2 <_vfiprintf_r+0x1ce>
 8006a66:	9b03      	ldr	r3, [sp, #12]
 8006a68:	3402      	adds	r4, #2
 8006a6a:	1d1a      	adds	r2, r3, #4
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	9203      	str	r2, [sp, #12]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	bfb8      	it	lt
 8006a74:	f04f 33ff 	movlt.w	r3, #4294967295
 8006a78:	9305      	str	r3, [sp, #20]
 8006a7a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006b60 <_vfiprintf_r+0x25c>
 8006a7e:	2203      	movs	r2, #3
 8006a80:	4650      	mov	r0, sl
 8006a82:	7821      	ldrb	r1, [r4, #0]
 8006a84:	f7ff fac4 	bl	8006010 <memchr>
 8006a88:	b140      	cbz	r0, 8006a9c <_vfiprintf_r+0x198>
 8006a8a:	2340      	movs	r3, #64	; 0x40
 8006a8c:	eba0 000a 	sub.w	r0, r0, sl
 8006a90:	fa03 f000 	lsl.w	r0, r3, r0
 8006a94:	9b04      	ldr	r3, [sp, #16]
 8006a96:	3401      	adds	r4, #1
 8006a98:	4303      	orrs	r3, r0
 8006a9a:	9304      	str	r3, [sp, #16]
 8006a9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006aa0:	2206      	movs	r2, #6
 8006aa2:	482c      	ldr	r0, [pc, #176]	; (8006b54 <_vfiprintf_r+0x250>)
 8006aa4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006aa8:	f7ff fab2 	bl	8006010 <memchr>
 8006aac:	2800      	cmp	r0, #0
 8006aae:	d03f      	beq.n	8006b30 <_vfiprintf_r+0x22c>
 8006ab0:	4b29      	ldr	r3, [pc, #164]	; (8006b58 <_vfiprintf_r+0x254>)
 8006ab2:	bb1b      	cbnz	r3, 8006afc <_vfiprintf_r+0x1f8>
 8006ab4:	9b03      	ldr	r3, [sp, #12]
 8006ab6:	3307      	adds	r3, #7
 8006ab8:	f023 0307 	bic.w	r3, r3, #7
 8006abc:	3308      	adds	r3, #8
 8006abe:	9303      	str	r3, [sp, #12]
 8006ac0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ac2:	443b      	add	r3, r7
 8006ac4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ac6:	e767      	b.n	8006998 <_vfiprintf_r+0x94>
 8006ac8:	460c      	mov	r4, r1
 8006aca:	2001      	movs	r0, #1
 8006acc:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ad0:	e7a5      	b.n	8006a1e <_vfiprintf_r+0x11a>
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	f04f 0c0a 	mov.w	ip, #10
 8006ad8:	4619      	mov	r1, r3
 8006ada:	3401      	adds	r4, #1
 8006adc:	9305      	str	r3, [sp, #20]
 8006ade:	4620      	mov	r0, r4
 8006ae0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ae4:	3a30      	subs	r2, #48	; 0x30
 8006ae6:	2a09      	cmp	r2, #9
 8006ae8:	d903      	bls.n	8006af2 <_vfiprintf_r+0x1ee>
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d0c5      	beq.n	8006a7a <_vfiprintf_r+0x176>
 8006aee:	9105      	str	r1, [sp, #20]
 8006af0:	e7c3      	b.n	8006a7a <_vfiprintf_r+0x176>
 8006af2:	4604      	mov	r4, r0
 8006af4:	2301      	movs	r3, #1
 8006af6:	fb0c 2101 	mla	r1, ip, r1, r2
 8006afa:	e7f0      	b.n	8006ade <_vfiprintf_r+0x1da>
 8006afc:	ab03      	add	r3, sp, #12
 8006afe:	9300      	str	r3, [sp, #0]
 8006b00:	462a      	mov	r2, r5
 8006b02:	4630      	mov	r0, r6
 8006b04:	4b15      	ldr	r3, [pc, #84]	; (8006b5c <_vfiprintf_r+0x258>)
 8006b06:	a904      	add	r1, sp, #16
 8006b08:	f7fd ff24 	bl	8004954 <_printf_float>
 8006b0c:	4607      	mov	r7, r0
 8006b0e:	1c78      	adds	r0, r7, #1
 8006b10:	d1d6      	bne.n	8006ac0 <_vfiprintf_r+0x1bc>
 8006b12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b14:	07d9      	lsls	r1, r3, #31
 8006b16:	d405      	bmi.n	8006b24 <_vfiprintf_r+0x220>
 8006b18:	89ab      	ldrh	r3, [r5, #12]
 8006b1a:	059a      	lsls	r2, r3, #22
 8006b1c:	d402      	bmi.n	8006b24 <_vfiprintf_r+0x220>
 8006b1e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b20:	f7ff fa6c 	bl	8005ffc <__retarget_lock_release_recursive>
 8006b24:	89ab      	ldrh	r3, [r5, #12]
 8006b26:	065b      	lsls	r3, r3, #25
 8006b28:	f53f af12 	bmi.w	8006950 <_vfiprintf_r+0x4c>
 8006b2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006b2e:	e711      	b.n	8006954 <_vfiprintf_r+0x50>
 8006b30:	ab03      	add	r3, sp, #12
 8006b32:	9300      	str	r3, [sp, #0]
 8006b34:	462a      	mov	r2, r5
 8006b36:	4630      	mov	r0, r6
 8006b38:	4b08      	ldr	r3, [pc, #32]	; (8006b5c <_vfiprintf_r+0x258>)
 8006b3a:	a904      	add	r1, sp, #16
 8006b3c:	f7fe f9a6 	bl	8004e8c <_printf_i>
 8006b40:	e7e4      	b.n	8006b0c <_vfiprintf_r+0x208>
 8006b42:	bf00      	nop
 8006b44:	0800733c 	.word	0x0800733c
 8006b48:	0800735c 	.word	0x0800735c
 8006b4c:	0800731c 	.word	0x0800731c
 8006b50:	080074dc 	.word	0x080074dc
 8006b54:	080074e6 	.word	0x080074e6
 8006b58:	08004955 	.word	0x08004955
 8006b5c:	080068df 	.word	0x080068df
 8006b60:	080074e2 	.word	0x080074e2

08006b64 <_sbrk_r>:
 8006b64:	b538      	push	{r3, r4, r5, lr}
 8006b66:	2300      	movs	r3, #0
 8006b68:	4d05      	ldr	r5, [pc, #20]	; (8006b80 <_sbrk_r+0x1c>)
 8006b6a:	4604      	mov	r4, r0
 8006b6c:	4608      	mov	r0, r1
 8006b6e:	602b      	str	r3, [r5, #0]
 8006b70:	f7fb f916 	bl	8001da0 <_sbrk>
 8006b74:	1c43      	adds	r3, r0, #1
 8006b76:	d102      	bne.n	8006b7e <_sbrk_r+0x1a>
 8006b78:	682b      	ldr	r3, [r5, #0]
 8006b7a:	b103      	cbz	r3, 8006b7e <_sbrk_r+0x1a>
 8006b7c:	6023      	str	r3, [r4, #0]
 8006b7e:	bd38      	pop	{r3, r4, r5, pc}
 8006b80:	20000368 	.word	0x20000368

08006b84 <__sread>:
 8006b84:	b510      	push	{r4, lr}
 8006b86:	460c      	mov	r4, r1
 8006b88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b8c:	f000 faa6 	bl	80070dc <_read_r>
 8006b90:	2800      	cmp	r0, #0
 8006b92:	bfab      	itete	ge
 8006b94:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006b96:	89a3      	ldrhlt	r3, [r4, #12]
 8006b98:	181b      	addge	r3, r3, r0
 8006b9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006b9e:	bfac      	ite	ge
 8006ba0:	6563      	strge	r3, [r4, #84]	; 0x54
 8006ba2:	81a3      	strhlt	r3, [r4, #12]
 8006ba4:	bd10      	pop	{r4, pc}

08006ba6 <__swrite>:
 8006ba6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006baa:	461f      	mov	r7, r3
 8006bac:	898b      	ldrh	r3, [r1, #12]
 8006bae:	4605      	mov	r5, r0
 8006bb0:	05db      	lsls	r3, r3, #23
 8006bb2:	460c      	mov	r4, r1
 8006bb4:	4616      	mov	r6, r2
 8006bb6:	d505      	bpl.n	8006bc4 <__swrite+0x1e>
 8006bb8:	2302      	movs	r3, #2
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bc0:	f000 f9f8 	bl	8006fb4 <_lseek_r>
 8006bc4:	89a3      	ldrh	r3, [r4, #12]
 8006bc6:	4632      	mov	r2, r6
 8006bc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006bcc:	81a3      	strh	r3, [r4, #12]
 8006bce:	4628      	mov	r0, r5
 8006bd0:	463b      	mov	r3, r7
 8006bd2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006bd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006bda:	f000 b869 	b.w	8006cb0 <_write_r>

08006bde <__sseek>:
 8006bde:	b510      	push	{r4, lr}
 8006be0:	460c      	mov	r4, r1
 8006be2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006be6:	f000 f9e5 	bl	8006fb4 <_lseek_r>
 8006bea:	1c43      	adds	r3, r0, #1
 8006bec:	89a3      	ldrh	r3, [r4, #12]
 8006bee:	bf15      	itete	ne
 8006bf0:	6560      	strne	r0, [r4, #84]	; 0x54
 8006bf2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006bf6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006bfa:	81a3      	strheq	r3, [r4, #12]
 8006bfc:	bf18      	it	ne
 8006bfe:	81a3      	strhne	r3, [r4, #12]
 8006c00:	bd10      	pop	{r4, pc}

08006c02 <__sclose>:
 8006c02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c06:	f000 b8f1 	b.w	8006dec <_close_r>
	...

08006c0c <__swbuf_r>:
 8006c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c0e:	460e      	mov	r6, r1
 8006c10:	4614      	mov	r4, r2
 8006c12:	4605      	mov	r5, r0
 8006c14:	b118      	cbz	r0, 8006c1e <__swbuf_r+0x12>
 8006c16:	6983      	ldr	r3, [r0, #24]
 8006c18:	b90b      	cbnz	r3, 8006c1e <__swbuf_r+0x12>
 8006c1a:	f7ff f94b 	bl	8005eb4 <__sinit>
 8006c1e:	4b21      	ldr	r3, [pc, #132]	; (8006ca4 <__swbuf_r+0x98>)
 8006c20:	429c      	cmp	r4, r3
 8006c22:	d12b      	bne.n	8006c7c <__swbuf_r+0x70>
 8006c24:	686c      	ldr	r4, [r5, #4]
 8006c26:	69a3      	ldr	r3, [r4, #24]
 8006c28:	60a3      	str	r3, [r4, #8]
 8006c2a:	89a3      	ldrh	r3, [r4, #12]
 8006c2c:	071a      	lsls	r2, r3, #28
 8006c2e:	d52f      	bpl.n	8006c90 <__swbuf_r+0x84>
 8006c30:	6923      	ldr	r3, [r4, #16]
 8006c32:	b36b      	cbz	r3, 8006c90 <__swbuf_r+0x84>
 8006c34:	6923      	ldr	r3, [r4, #16]
 8006c36:	6820      	ldr	r0, [r4, #0]
 8006c38:	b2f6      	uxtb	r6, r6
 8006c3a:	1ac0      	subs	r0, r0, r3
 8006c3c:	6963      	ldr	r3, [r4, #20]
 8006c3e:	4637      	mov	r7, r6
 8006c40:	4283      	cmp	r3, r0
 8006c42:	dc04      	bgt.n	8006c4e <__swbuf_r+0x42>
 8006c44:	4621      	mov	r1, r4
 8006c46:	4628      	mov	r0, r5
 8006c48:	f000 f966 	bl	8006f18 <_fflush_r>
 8006c4c:	bb30      	cbnz	r0, 8006c9c <__swbuf_r+0x90>
 8006c4e:	68a3      	ldr	r3, [r4, #8]
 8006c50:	3001      	adds	r0, #1
 8006c52:	3b01      	subs	r3, #1
 8006c54:	60a3      	str	r3, [r4, #8]
 8006c56:	6823      	ldr	r3, [r4, #0]
 8006c58:	1c5a      	adds	r2, r3, #1
 8006c5a:	6022      	str	r2, [r4, #0]
 8006c5c:	701e      	strb	r6, [r3, #0]
 8006c5e:	6963      	ldr	r3, [r4, #20]
 8006c60:	4283      	cmp	r3, r0
 8006c62:	d004      	beq.n	8006c6e <__swbuf_r+0x62>
 8006c64:	89a3      	ldrh	r3, [r4, #12]
 8006c66:	07db      	lsls	r3, r3, #31
 8006c68:	d506      	bpl.n	8006c78 <__swbuf_r+0x6c>
 8006c6a:	2e0a      	cmp	r6, #10
 8006c6c:	d104      	bne.n	8006c78 <__swbuf_r+0x6c>
 8006c6e:	4621      	mov	r1, r4
 8006c70:	4628      	mov	r0, r5
 8006c72:	f000 f951 	bl	8006f18 <_fflush_r>
 8006c76:	b988      	cbnz	r0, 8006c9c <__swbuf_r+0x90>
 8006c78:	4638      	mov	r0, r7
 8006c7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c7c:	4b0a      	ldr	r3, [pc, #40]	; (8006ca8 <__swbuf_r+0x9c>)
 8006c7e:	429c      	cmp	r4, r3
 8006c80:	d101      	bne.n	8006c86 <__swbuf_r+0x7a>
 8006c82:	68ac      	ldr	r4, [r5, #8]
 8006c84:	e7cf      	b.n	8006c26 <__swbuf_r+0x1a>
 8006c86:	4b09      	ldr	r3, [pc, #36]	; (8006cac <__swbuf_r+0xa0>)
 8006c88:	429c      	cmp	r4, r3
 8006c8a:	bf08      	it	eq
 8006c8c:	68ec      	ldreq	r4, [r5, #12]
 8006c8e:	e7ca      	b.n	8006c26 <__swbuf_r+0x1a>
 8006c90:	4621      	mov	r1, r4
 8006c92:	4628      	mov	r0, r5
 8006c94:	f000 f81e 	bl	8006cd4 <__swsetup_r>
 8006c98:	2800      	cmp	r0, #0
 8006c9a:	d0cb      	beq.n	8006c34 <__swbuf_r+0x28>
 8006c9c:	f04f 37ff 	mov.w	r7, #4294967295
 8006ca0:	e7ea      	b.n	8006c78 <__swbuf_r+0x6c>
 8006ca2:	bf00      	nop
 8006ca4:	0800733c 	.word	0x0800733c
 8006ca8:	0800735c 	.word	0x0800735c
 8006cac:	0800731c 	.word	0x0800731c

08006cb0 <_write_r>:
 8006cb0:	b538      	push	{r3, r4, r5, lr}
 8006cb2:	4604      	mov	r4, r0
 8006cb4:	4608      	mov	r0, r1
 8006cb6:	4611      	mov	r1, r2
 8006cb8:	2200      	movs	r2, #0
 8006cba:	4d05      	ldr	r5, [pc, #20]	; (8006cd0 <_write_r+0x20>)
 8006cbc:	602a      	str	r2, [r5, #0]
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	f7fb f822 	bl	8001d08 <_write>
 8006cc4:	1c43      	adds	r3, r0, #1
 8006cc6:	d102      	bne.n	8006cce <_write_r+0x1e>
 8006cc8:	682b      	ldr	r3, [r5, #0]
 8006cca:	b103      	cbz	r3, 8006cce <_write_r+0x1e>
 8006ccc:	6023      	str	r3, [r4, #0]
 8006cce:	bd38      	pop	{r3, r4, r5, pc}
 8006cd0:	20000368 	.word	0x20000368

08006cd4 <__swsetup_r>:
 8006cd4:	4b32      	ldr	r3, [pc, #200]	; (8006da0 <__swsetup_r+0xcc>)
 8006cd6:	b570      	push	{r4, r5, r6, lr}
 8006cd8:	681d      	ldr	r5, [r3, #0]
 8006cda:	4606      	mov	r6, r0
 8006cdc:	460c      	mov	r4, r1
 8006cde:	b125      	cbz	r5, 8006cea <__swsetup_r+0x16>
 8006ce0:	69ab      	ldr	r3, [r5, #24]
 8006ce2:	b913      	cbnz	r3, 8006cea <__swsetup_r+0x16>
 8006ce4:	4628      	mov	r0, r5
 8006ce6:	f7ff f8e5 	bl	8005eb4 <__sinit>
 8006cea:	4b2e      	ldr	r3, [pc, #184]	; (8006da4 <__swsetup_r+0xd0>)
 8006cec:	429c      	cmp	r4, r3
 8006cee:	d10f      	bne.n	8006d10 <__swsetup_r+0x3c>
 8006cf0:	686c      	ldr	r4, [r5, #4]
 8006cf2:	89a3      	ldrh	r3, [r4, #12]
 8006cf4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006cf8:	0719      	lsls	r1, r3, #28
 8006cfa:	d42c      	bmi.n	8006d56 <__swsetup_r+0x82>
 8006cfc:	06dd      	lsls	r5, r3, #27
 8006cfe:	d411      	bmi.n	8006d24 <__swsetup_r+0x50>
 8006d00:	2309      	movs	r3, #9
 8006d02:	6033      	str	r3, [r6, #0]
 8006d04:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006d08:	f04f 30ff 	mov.w	r0, #4294967295
 8006d0c:	81a3      	strh	r3, [r4, #12]
 8006d0e:	e03e      	b.n	8006d8e <__swsetup_r+0xba>
 8006d10:	4b25      	ldr	r3, [pc, #148]	; (8006da8 <__swsetup_r+0xd4>)
 8006d12:	429c      	cmp	r4, r3
 8006d14:	d101      	bne.n	8006d1a <__swsetup_r+0x46>
 8006d16:	68ac      	ldr	r4, [r5, #8]
 8006d18:	e7eb      	b.n	8006cf2 <__swsetup_r+0x1e>
 8006d1a:	4b24      	ldr	r3, [pc, #144]	; (8006dac <__swsetup_r+0xd8>)
 8006d1c:	429c      	cmp	r4, r3
 8006d1e:	bf08      	it	eq
 8006d20:	68ec      	ldreq	r4, [r5, #12]
 8006d22:	e7e6      	b.n	8006cf2 <__swsetup_r+0x1e>
 8006d24:	0758      	lsls	r0, r3, #29
 8006d26:	d512      	bpl.n	8006d4e <__swsetup_r+0x7a>
 8006d28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d2a:	b141      	cbz	r1, 8006d3e <__swsetup_r+0x6a>
 8006d2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d30:	4299      	cmp	r1, r3
 8006d32:	d002      	beq.n	8006d3a <__swsetup_r+0x66>
 8006d34:	4630      	mov	r0, r6
 8006d36:	f7ff fd17 	bl	8006768 <_free_r>
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	6363      	str	r3, [r4, #52]	; 0x34
 8006d3e:	89a3      	ldrh	r3, [r4, #12]
 8006d40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006d44:	81a3      	strh	r3, [r4, #12]
 8006d46:	2300      	movs	r3, #0
 8006d48:	6063      	str	r3, [r4, #4]
 8006d4a:	6923      	ldr	r3, [r4, #16]
 8006d4c:	6023      	str	r3, [r4, #0]
 8006d4e:	89a3      	ldrh	r3, [r4, #12]
 8006d50:	f043 0308 	orr.w	r3, r3, #8
 8006d54:	81a3      	strh	r3, [r4, #12]
 8006d56:	6923      	ldr	r3, [r4, #16]
 8006d58:	b94b      	cbnz	r3, 8006d6e <__swsetup_r+0x9a>
 8006d5a:	89a3      	ldrh	r3, [r4, #12]
 8006d5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006d60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d64:	d003      	beq.n	8006d6e <__swsetup_r+0x9a>
 8006d66:	4621      	mov	r1, r4
 8006d68:	4630      	mov	r0, r6
 8006d6a:	f000 f959 	bl	8007020 <__smakebuf_r>
 8006d6e:	89a0      	ldrh	r0, [r4, #12]
 8006d70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006d74:	f010 0301 	ands.w	r3, r0, #1
 8006d78:	d00a      	beq.n	8006d90 <__swsetup_r+0xbc>
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	60a3      	str	r3, [r4, #8]
 8006d7e:	6963      	ldr	r3, [r4, #20]
 8006d80:	425b      	negs	r3, r3
 8006d82:	61a3      	str	r3, [r4, #24]
 8006d84:	6923      	ldr	r3, [r4, #16]
 8006d86:	b943      	cbnz	r3, 8006d9a <__swsetup_r+0xc6>
 8006d88:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006d8c:	d1ba      	bne.n	8006d04 <__swsetup_r+0x30>
 8006d8e:	bd70      	pop	{r4, r5, r6, pc}
 8006d90:	0781      	lsls	r1, r0, #30
 8006d92:	bf58      	it	pl
 8006d94:	6963      	ldrpl	r3, [r4, #20]
 8006d96:	60a3      	str	r3, [r4, #8]
 8006d98:	e7f4      	b.n	8006d84 <__swsetup_r+0xb0>
 8006d9a:	2000      	movs	r0, #0
 8006d9c:	e7f7      	b.n	8006d8e <__swsetup_r+0xba>
 8006d9e:	bf00      	nop
 8006da0:	2000000c 	.word	0x2000000c
 8006da4:	0800733c 	.word	0x0800733c
 8006da8:	0800735c 	.word	0x0800735c
 8006dac:	0800731c 	.word	0x0800731c

08006db0 <__assert_func>:
 8006db0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006db2:	4614      	mov	r4, r2
 8006db4:	461a      	mov	r2, r3
 8006db6:	4b09      	ldr	r3, [pc, #36]	; (8006ddc <__assert_func+0x2c>)
 8006db8:	4605      	mov	r5, r0
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	68d8      	ldr	r0, [r3, #12]
 8006dbe:	b14c      	cbz	r4, 8006dd4 <__assert_func+0x24>
 8006dc0:	4b07      	ldr	r3, [pc, #28]	; (8006de0 <__assert_func+0x30>)
 8006dc2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006dc6:	9100      	str	r1, [sp, #0]
 8006dc8:	462b      	mov	r3, r5
 8006dca:	4906      	ldr	r1, [pc, #24]	; (8006de4 <__assert_func+0x34>)
 8006dcc:	f000 f8e0 	bl	8006f90 <fiprintf>
 8006dd0:	f000 f9a3 	bl	800711a <abort>
 8006dd4:	4b04      	ldr	r3, [pc, #16]	; (8006de8 <__assert_func+0x38>)
 8006dd6:	461c      	mov	r4, r3
 8006dd8:	e7f3      	b.n	8006dc2 <__assert_func+0x12>
 8006dda:	bf00      	nop
 8006ddc:	2000000c 	.word	0x2000000c
 8006de0:	080074ed 	.word	0x080074ed
 8006de4:	080074fa 	.word	0x080074fa
 8006de8:	08007528 	.word	0x08007528

08006dec <_close_r>:
 8006dec:	b538      	push	{r3, r4, r5, lr}
 8006dee:	2300      	movs	r3, #0
 8006df0:	4d05      	ldr	r5, [pc, #20]	; (8006e08 <_close_r+0x1c>)
 8006df2:	4604      	mov	r4, r0
 8006df4:	4608      	mov	r0, r1
 8006df6:	602b      	str	r3, [r5, #0]
 8006df8:	f7fa ffa2 	bl	8001d40 <_close>
 8006dfc:	1c43      	adds	r3, r0, #1
 8006dfe:	d102      	bne.n	8006e06 <_close_r+0x1a>
 8006e00:	682b      	ldr	r3, [r5, #0]
 8006e02:	b103      	cbz	r3, 8006e06 <_close_r+0x1a>
 8006e04:	6023      	str	r3, [r4, #0]
 8006e06:	bd38      	pop	{r3, r4, r5, pc}
 8006e08:	20000368 	.word	0x20000368

08006e0c <__sflush_r>:
 8006e0c:	898a      	ldrh	r2, [r1, #12]
 8006e0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e12:	4605      	mov	r5, r0
 8006e14:	0710      	lsls	r0, r2, #28
 8006e16:	460c      	mov	r4, r1
 8006e18:	d458      	bmi.n	8006ecc <__sflush_r+0xc0>
 8006e1a:	684b      	ldr	r3, [r1, #4]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	dc05      	bgt.n	8006e2c <__sflush_r+0x20>
 8006e20:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	dc02      	bgt.n	8006e2c <__sflush_r+0x20>
 8006e26:	2000      	movs	r0, #0
 8006e28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e2c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006e2e:	2e00      	cmp	r6, #0
 8006e30:	d0f9      	beq.n	8006e26 <__sflush_r+0x1a>
 8006e32:	2300      	movs	r3, #0
 8006e34:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006e38:	682f      	ldr	r7, [r5, #0]
 8006e3a:	602b      	str	r3, [r5, #0]
 8006e3c:	d032      	beq.n	8006ea4 <__sflush_r+0x98>
 8006e3e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006e40:	89a3      	ldrh	r3, [r4, #12]
 8006e42:	075a      	lsls	r2, r3, #29
 8006e44:	d505      	bpl.n	8006e52 <__sflush_r+0x46>
 8006e46:	6863      	ldr	r3, [r4, #4]
 8006e48:	1ac0      	subs	r0, r0, r3
 8006e4a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006e4c:	b10b      	cbz	r3, 8006e52 <__sflush_r+0x46>
 8006e4e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006e50:	1ac0      	subs	r0, r0, r3
 8006e52:	2300      	movs	r3, #0
 8006e54:	4602      	mov	r2, r0
 8006e56:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006e58:	4628      	mov	r0, r5
 8006e5a:	6a21      	ldr	r1, [r4, #32]
 8006e5c:	47b0      	blx	r6
 8006e5e:	1c43      	adds	r3, r0, #1
 8006e60:	89a3      	ldrh	r3, [r4, #12]
 8006e62:	d106      	bne.n	8006e72 <__sflush_r+0x66>
 8006e64:	6829      	ldr	r1, [r5, #0]
 8006e66:	291d      	cmp	r1, #29
 8006e68:	d82c      	bhi.n	8006ec4 <__sflush_r+0xb8>
 8006e6a:	4a2a      	ldr	r2, [pc, #168]	; (8006f14 <__sflush_r+0x108>)
 8006e6c:	40ca      	lsrs	r2, r1
 8006e6e:	07d6      	lsls	r6, r2, #31
 8006e70:	d528      	bpl.n	8006ec4 <__sflush_r+0xb8>
 8006e72:	2200      	movs	r2, #0
 8006e74:	6062      	str	r2, [r4, #4]
 8006e76:	6922      	ldr	r2, [r4, #16]
 8006e78:	04d9      	lsls	r1, r3, #19
 8006e7a:	6022      	str	r2, [r4, #0]
 8006e7c:	d504      	bpl.n	8006e88 <__sflush_r+0x7c>
 8006e7e:	1c42      	adds	r2, r0, #1
 8006e80:	d101      	bne.n	8006e86 <__sflush_r+0x7a>
 8006e82:	682b      	ldr	r3, [r5, #0]
 8006e84:	b903      	cbnz	r3, 8006e88 <__sflush_r+0x7c>
 8006e86:	6560      	str	r0, [r4, #84]	; 0x54
 8006e88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e8a:	602f      	str	r7, [r5, #0]
 8006e8c:	2900      	cmp	r1, #0
 8006e8e:	d0ca      	beq.n	8006e26 <__sflush_r+0x1a>
 8006e90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006e94:	4299      	cmp	r1, r3
 8006e96:	d002      	beq.n	8006e9e <__sflush_r+0x92>
 8006e98:	4628      	mov	r0, r5
 8006e9a:	f7ff fc65 	bl	8006768 <_free_r>
 8006e9e:	2000      	movs	r0, #0
 8006ea0:	6360      	str	r0, [r4, #52]	; 0x34
 8006ea2:	e7c1      	b.n	8006e28 <__sflush_r+0x1c>
 8006ea4:	6a21      	ldr	r1, [r4, #32]
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	4628      	mov	r0, r5
 8006eaa:	47b0      	blx	r6
 8006eac:	1c41      	adds	r1, r0, #1
 8006eae:	d1c7      	bne.n	8006e40 <__sflush_r+0x34>
 8006eb0:	682b      	ldr	r3, [r5, #0]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d0c4      	beq.n	8006e40 <__sflush_r+0x34>
 8006eb6:	2b1d      	cmp	r3, #29
 8006eb8:	d001      	beq.n	8006ebe <__sflush_r+0xb2>
 8006eba:	2b16      	cmp	r3, #22
 8006ebc:	d101      	bne.n	8006ec2 <__sflush_r+0xb6>
 8006ebe:	602f      	str	r7, [r5, #0]
 8006ec0:	e7b1      	b.n	8006e26 <__sflush_r+0x1a>
 8006ec2:	89a3      	ldrh	r3, [r4, #12]
 8006ec4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ec8:	81a3      	strh	r3, [r4, #12]
 8006eca:	e7ad      	b.n	8006e28 <__sflush_r+0x1c>
 8006ecc:	690f      	ldr	r7, [r1, #16]
 8006ece:	2f00      	cmp	r7, #0
 8006ed0:	d0a9      	beq.n	8006e26 <__sflush_r+0x1a>
 8006ed2:	0793      	lsls	r3, r2, #30
 8006ed4:	bf18      	it	ne
 8006ed6:	2300      	movne	r3, #0
 8006ed8:	680e      	ldr	r6, [r1, #0]
 8006eda:	bf08      	it	eq
 8006edc:	694b      	ldreq	r3, [r1, #20]
 8006ede:	eba6 0807 	sub.w	r8, r6, r7
 8006ee2:	600f      	str	r7, [r1, #0]
 8006ee4:	608b      	str	r3, [r1, #8]
 8006ee6:	f1b8 0f00 	cmp.w	r8, #0
 8006eea:	dd9c      	ble.n	8006e26 <__sflush_r+0x1a>
 8006eec:	4643      	mov	r3, r8
 8006eee:	463a      	mov	r2, r7
 8006ef0:	4628      	mov	r0, r5
 8006ef2:	6a21      	ldr	r1, [r4, #32]
 8006ef4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006ef6:	47b0      	blx	r6
 8006ef8:	2800      	cmp	r0, #0
 8006efa:	dc06      	bgt.n	8006f0a <__sflush_r+0xfe>
 8006efc:	89a3      	ldrh	r3, [r4, #12]
 8006efe:	f04f 30ff 	mov.w	r0, #4294967295
 8006f02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f06:	81a3      	strh	r3, [r4, #12]
 8006f08:	e78e      	b.n	8006e28 <__sflush_r+0x1c>
 8006f0a:	4407      	add	r7, r0
 8006f0c:	eba8 0800 	sub.w	r8, r8, r0
 8006f10:	e7e9      	b.n	8006ee6 <__sflush_r+0xda>
 8006f12:	bf00      	nop
 8006f14:	20400001 	.word	0x20400001

08006f18 <_fflush_r>:
 8006f18:	b538      	push	{r3, r4, r5, lr}
 8006f1a:	690b      	ldr	r3, [r1, #16]
 8006f1c:	4605      	mov	r5, r0
 8006f1e:	460c      	mov	r4, r1
 8006f20:	b913      	cbnz	r3, 8006f28 <_fflush_r+0x10>
 8006f22:	2500      	movs	r5, #0
 8006f24:	4628      	mov	r0, r5
 8006f26:	bd38      	pop	{r3, r4, r5, pc}
 8006f28:	b118      	cbz	r0, 8006f32 <_fflush_r+0x1a>
 8006f2a:	6983      	ldr	r3, [r0, #24]
 8006f2c:	b90b      	cbnz	r3, 8006f32 <_fflush_r+0x1a>
 8006f2e:	f7fe ffc1 	bl	8005eb4 <__sinit>
 8006f32:	4b14      	ldr	r3, [pc, #80]	; (8006f84 <_fflush_r+0x6c>)
 8006f34:	429c      	cmp	r4, r3
 8006f36:	d11b      	bne.n	8006f70 <_fflush_r+0x58>
 8006f38:	686c      	ldr	r4, [r5, #4]
 8006f3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d0ef      	beq.n	8006f22 <_fflush_r+0xa>
 8006f42:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006f44:	07d0      	lsls	r0, r2, #31
 8006f46:	d404      	bmi.n	8006f52 <_fflush_r+0x3a>
 8006f48:	0599      	lsls	r1, r3, #22
 8006f4a:	d402      	bmi.n	8006f52 <_fflush_r+0x3a>
 8006f4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f4e:	f7ff f854 	bl	8005ffa <__retarget_lock_acquire_recursive>
 8006f52:	4628      	mov	r0, r5
 8006f54:	4621      	mov	r1, r4
 8006f56:	f7ff ff59 	bl	8006e0c <__sflush_r>
 8006f5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f5c:	4605      	mov	r5, r0
 8006f5e:	07da      	lsls	r2, r3, #31
 8006f60:	d4e0      	bmi.n	8006f24 <_fflush_r+0xc>
 8006f62:	89a3      	ldrh	r3, [r4, #12]
 8006f64:	059b      	lsls	r3, r3, #22
 8006f66:	d4dd      	bmi.n	8006f24 <_fflush_r+0xc>
 8006f68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f6a:	f7ff f847 	bl	8005ffc <__retarget_lock_release_recursive>
 8006f6e:	e7d9      	b.n	8006f24 <_fflush_r+0xc>
 8006f70:	4b05      	ldr	r3, [pc, #20]	; (8006f88 <_fflush_r+0x70>)
 8006f72:	429c      	cmp	r4, r3
 8006f74:	d101      	bne.n	8006f7a <_fflush_r+0x62>
 8006f76:	68ac      	ldr	r4, [r5, #8]
 8006f78:	e7df      	b.n	8006f3a <_fflush_r+0x22>
 8006f7a:	4b04      	ldr	r3, [pc, #16]	; (8006f8c <_fflush_r+0x74>)
 8006f7c:	429c      	cmp	r4, r3
 8006f7e:	bf08      	it	eq
 8006f80:	68ec      	ldreq	r4, [r5, #12]
 8006f82:	e7da      	b.n	8006f3a <_fflush_r+0x22>
 8006f84:	0800733c 	.word	0x0800733c
 8006f88:	0800735c 	.word	0x0800735c
 8006f8c:	0800731c 	.word	0x0800731c

08006f90 <fiprintf>:
 8006f90:	b40e      	push	{r1, r2, r3}
 8006f92:	b503      	push	{r0, r1, lr}
 8006f94:	4601      	mov	r1, r0
 8006f96:	ab03      	add	r3, sp, #12
 8006f98:	4805      	ldr	r0, [pc, #20]	; (8006fb0 <fiprintf+0x20>)
 8006f9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f9e:	6800      	ldr	r0, [r0, #0]
 8006fa0:	9301      	str	r3, [sp, #4]
 8006fa2:	f7ff fcaf 	bl	8006904 <_vfiprintf_r>
 8006fa6:	b002      	add	sp, #8
 8006fa8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006fac:	b003      	add	sp, #12
 8006fae:	4770      	bx	lr
 8006fb0:	2000000c 	.word	0x2000000c

08006fb4 <_lseek_r>:
 8006fb4:	b538      	push	{r3, r4, r5, lr}
 8006fb6:	4604      	mov	r4, r0
 8006fb8:	4608      	mov	r0, r1
 8006fba:	4611      	mov	r1, r2
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	4d05      	ldr	r5, [pc, #20]	; (8006fd4 <_lseek_r+0x20>)
 8006fc0:	602a      	str	r2, [r5, #0]
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	f7fa fee0 	bl	8001d88 <_lseek>
 8006fc8:	1c43      	adds	r3, r0, #1
 8006fca:	d102      	bne.n	8006fd2 <_lseek_r+0x1e>
 8006fcc:	682b      	ldr	r3, [r5, #0]
 8006fce:	b103      	cbz	r3, 8006fd2 <_lseek_r+0x1e>
 8006fd0:	6023      	str	r3, [r4, #0]
 8006fd2:	bd38      	pop	{r3, r4, r5, pc}
 8006fd4:	20000368 	.word	0x20000368

08006fd8 <__swhatbuf_r>:
 8006fd8:	b570      	push	{r4, r5, r6, lr}
 8006fda:	460e      	mov	r6, r1
 8006fdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fe0:	4614      	mov	r4, r2
 8006fe2:	2900      	cmp	r1, #0
 8006fe4:	461d      	mov	r5, r3
 8006fe6:	b096      	sub	sp, #88	; 0x58
 8006fe8:	da07      	bge.n	8006ffa <__swhatbuf_r+0x22>
 8006fea:	2300      	movs	r3, #0
 8006fec:	602b      	str	r3, [r5, #0]
 8006fee:	89b3      	ldrh	r3, [r6, #12]
 8006ff0:	061a      	lsls	r2, r3, #24
 8006ff2:	d410      	bmi.n	8007016 <__swhatbuf_r+0x3e>
 8006ff4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006ff8:	e00e      	b.n	8007018 <__swhatbuf_r+0x40>
 8006ffa:	466a      	mov	r2, sp
 8006ffc:	f000 f894 	bl	8007128 <_fstat_r>
 8007000:	2800      	cmp	r0, #0
 8007002:	dbf2      	blt.n	8006fea <__swhatbuf_r+0x12>
 8007004:	9a01      	ldr	r2, [sp, #4]
 8007006:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800700a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800700e:	425a      	negs	r2, r3
 8007010:	415a      	adcs	r2, r3
 8007012:	602a      	str	r2, [r5, #0]
 8007014:	e7ee      	b.n	8006ff4 <__swhatbuf_r+0x1c>
 8007016:	2340      	movs	r3, #64	; 0x40
 8007018:	2000      	movs	r0, #0
 800701a:	6023      	str	r3, [r4, #0]
 800701c:	b016      	add	sp, #88	; 0x58
 800701e:	bd70      	pop	{r4, r5, r6, pc}

08007020 <__smakebuf_r>:
 8007020:	898b      	ldrh	r3, [r1, #12]
 8007022:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007024:	079d      	lsls	r5, r3, #30
 8007026:	4606      	mov	r6, r0
 8007028:	460c      	mov	r4, r1
 800702a:	d507      	bpl.n	800703c <__smakebuf_r+0x1c>
 800702c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007030:	6023      	str	r3, [r4, #0]
 8007032:	6123      	str	r3, [r4, #16]
 8007034:	2301      	movs	r3, #1
 8007036:	6163      	str	r3, [r4, #20]
 8007038:	b002      	add	sp, #8
 800703a:	bd70      	pop	{r4, r5, r6, pc}
 800703c:	466a      	mov	r2, sp
 800703e:	ab01      	add	r3, sp, #4
 8007040:	f7ff ffca 	bl	8006fd8 <__swhatbuf_r>
 8007044:	9900      	ldr	r1, [sp, #0]
 8007046:	4605      	mov	r5, r0
 8007048:	4630      	mov	r0, r6
 800704a:	f7ff fbd9 	bl	8006800 <_malloc_r>
 800704e:	b948      	cbnz	r0, 8007064 <__smakebuf_r+0x44>
 8007050:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007054:	059a      	lsls	r2, r3, #22
 8007056:	d4ef      	bmi.n	8007038 <__smakebuf_r+0x18>
 8007058:	f023 0303 	bic.w	r3, r3, #3
 800705c:	f043 0302 	orr.w	r3, r3, #2
 8007060:	81a3      	strh	r3, [r4, #12]
 8007062:	e7e3      	b.n	800702c <__smakebuf_r+0xc>
 8007064:	4b0d      	ldr	r3, [pc, #52]	; (800709c <__smakebuf_r+0x7c>)
 8007066:	62b3      	str	r3, [r6, #40]	; 0x28
 8007068:	89a3      	ldrh	r3, [r4, #12]
 800706a:	6020      	str	r0, [r4, #0]
 800706c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007070:	81a3      	strh	r3, [r4, #12]
 8007072:	9b00      	ldr	r3, [sp, #0]
 8007074:	6120      	str	r0, [r4, #16]
 8007076:	6163      	str	r3, [r4, #20]
 8007078:	9b01      	ldr	r3, [sp, #4]
 800707a:	b15b      	cbz	r3, 8007094 <__smakebuf_r+0x74>
 800707c:	4630      	mov	r0, r6
 800707e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007082:	f000 f863 	bl	800714c <_isatty_r>
 8007086:	b128      	cbz	r0, 8007094 <__smakebuf_r+0x74>
 8007088:	89a3      	ldrh	r3, [r4, #12]
 800708a:	f023 0303 	bic.w	r3, r3, #3
 800708e:	f043 0301 	orr.w	r3, r3, #1
 8007092:	81a3      	strh	r3, [r4, #12]
 8007094:	89a0      	ldrh	r0, [r4, #12]
 8007096:	4305      	orrs	r5, r0
 8007098:	81a5      	strh	r5, [r4, #12]
 800709a:	e7cd      	b.n	8007038 <__smakebuf_r+0x18>
 800709c:	08005e4d 	.word	0x08005e4d

080070a0 <__ascii_mbtowc>:
 80070a0:	b082      	sub	sp, #8
 80070a2:	b901      	cbnz	r1, 80070a6 <__ascii_mbtowc+0x6>
 80070a4:	a901      	add	r1, sp, #4
 80070a6:	b142      	cbz	r2, 80070ba <__ascii_mbtowc+0x1a>
 80070a8:	b14b      	cbz	r3, 80070be <__ascii_mbtowc+0x1e>
 80070aa:	7813      	ldrb	r3, [r2, #0]
 80070ac:	600b      	str	r3, [r1, #0]
 80070ae:	7812      	ldrb	r2, [r2, #0]
 80070b0:	1e10      	subs	r0, r2, #0
 80070b2:	bf18      	it	ne
 80070b4:	2001      	movne	r0, #1
 80070b6:	b002      	add	sp, #8
 80070b8:	4770      	bx	lr
 80070ba:	4610      	mov	r0, r2
 80070bc:	e7fb      	b.n	80070b6 <__ascii_mbtowc+0x16>
 80070be:	f06f 0001 	mvn.w	r0, #1
 80070c2:	e7f8      	b.n	80070b6 <__ascii_mbtowc+0x16>

080070c4 <__malloc_lock>:
 80070c4:	4801      	ldr	r0, [pc, #4]	; (80070cc <__malloc_lock+0x8>)
 80070c6:	f7fe bf98 	b.w	8005ffa <__retarget_lock_acquire_recursive>
 80070ca:	bf00      	nop
 80070cc:	20000360 	.word	0x20000360

080070d0 <__malloc_unlock>:
 80070d0:	4801      	ldr	r0, [pc, #4]	; (80070d8 <__malloc_unlock+0x8>)
 80070d2:	f7fe bf93 	b.w	8005ffc <__retarget_lock_release_recursive>
 80070d6:	bf00      	nop
 80070d8:	20000360 	.word	0x20000360

080070dc <_read_r>:
 80070dc:	b538      	push	{r3, r4, r5, lr}
 80070de:	4604      	mov	r4, r0
 80070e0:	4608      	mov	r0, r1
 80070e2:	4611      	mov	r1, r2
 80070e4:	2200      	movs	r2, #0
 80070e6:	4d05      	ldr	r5, [pc, #20]	; (80070fc <_read_r+0x20>)
 80070e8:	602a      	str	r2, [r5, #0]
 80070ea:	461a      	mov	r2, r3
 80070ec:	f7fa fdef 	bl	8001cce <_read>
 80070f0:	1c43      	adds	r3, r0, #1
 80070f2:	d102      	bne.n	80070fa <_read_r+0x1e>
 80070f4:	682b      	ldr	r3, [r5, #0]
 80070f6:	b103      	cbz	r3, 80070fa <_read_r+0x1e>
 80070f8:	6023      	str	r3, [r4, #0]
 80070fa:	bd38      	pop	{r3, r4, r5, pc}
 80070fc:	20000368 	.word	0x20000368

08007100 <__ascii_wctomb>:
 8007100:	4603      	mov	r3, r0
 8007102:	4608      	mov	r0, r1
 8007104:	b141      	cbz	r1, 8007118 <__ascii_wctomb+0x18>
 8007106:	2aff      	cmp	r2, #255	; 0xff
 8007108:	d904      	bls.n	8007114 <__ascii_wctomb+0x14>
 800710a:	228a      	movs	r2, #138	; 0x8a
 800710c:	f04f 30ff 	mov.w	r0, #4294967295
 8007110:	601a      	str	r2, [r3, #0]
 8007112:	4770      	bx	lr
 8007114:	2001      	movs	r0, #1
 8007116:	700a      	strb	r2, [r1, #0]
 8007118:	4770      	bx	lr

0800711a <abort>:
 800711a:	2006      	movs	r0, #6
 800711c:	b508      	push	{r3, lr}
 800711e:	f000 f84d 	bl	80071bc <raise>
 8007122:	2001      	movs	r0, #1
 8007124:	f7fa fdc9 	bl	8001cba <_exit>

08007128 <_fstat_r>:
 8007128:	b538      	push	{r3, r4, r5, lr}
 800712a:	2300      	movs	r3, #0
 800712c:	4d06      	ldr	r5, [pc, #24]	; (8007148 <_fstat_r+0x20>)
 800712e:	4604      	mov	r4, r0
 8007130:	4608      	mov	r0, r1
 8007132:	4611      	mov	r1, r2
 8007134:	602b      	str	r3, [r5, #0]
 8007136:	f7fa fe0e 	bl	8001d56 <_fstat>
 800713a:	1c43      	adds	r3, r0, #1
 800713c:	d102      	bne.n	8007144 <_fstat_r+0x1c>
 800713e:	682b      	ldr	r3, [r5, #0]
 8007140:	b103      	cbz	r3, 8007144 <_fstat_r+0x1c>
 8007142:	6023      	str	r3, [r4, #0]
 8007144:	bd38      	pop	{r3, r4, r5, pc}
 8007146:	bf00      	nop
 8007148:	20000368 	.word	0x20000368

0800714c <_isatty_r>:
 800714c:	b538      	push	{r3, r4, r5, lr}
 800714e:	2300      	movs	r3, #0
 8007150:	4d05      	ldr	r5, [pc, #20]	; (8007168 <_isatty_r+0x1c>)
 8007152:	4604      	mov	r4, r0
 8007154:	4608      	mov	r0, r1
 8007156:	602b      	str	r3, [r5, #0]
 8007158:	f7fa fe0c 	bl	8001d74 <_isatty>
 800715c:	1c43      	adds	r3, r0, #1
 800715e:	d102      	bne.n	8007166 <_isatty_r+0x1a>
 8007160:	682b      	ldr	r3, [r5, #0]
 8007162:	b103      	cbz	r3, 8007166 <_isatty_r+0x1a>
 8007164:	6023      	str	r3, [r4, #0]
 8007166:	bd38      	pop	{r3, r4, r5, pc}
 8007168:	20000368 	.word	0x20000368

0800716c <_raise_r>:
 800716c:	291f      	cmp	r1, #31
 800716e:	b538      	push	{r3, r4, r5, lr}
 8007170:	4604      	mov	r4, r0
 8007172:	460d      	mov	r5, r1
 8007174:	d904      	bls.n	8007180 <_raise_r+0x14>
 8007176:	2316      	movs	r3, #22
 8007178:	6003      	str	r3, [r0, #0]
 800717a:	f04f 30ff 	mov.w	r0, #4294967295
 800717e:	bd38      	pop	{r3, r4, r5, pc}
 8007180:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007182:	b112      	cbz	r2, 800718a <_raise_r+0x1e>
 8007184:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007188:	b94b      	cbnz	r3, 800719e <_raise_r+0x32>
 800718a:	4620      	mov	r0, r4
 800718c:	f000 f830 	bl	80071f0 <_getpid_r>
 8007190:	462a      	mov	r2, r5
 8007192:	4601      	mov	r1, r0
 8007194:	4620      	mov	r0, r4
 8007196:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800719a:	f000 b817 	b.w	80071cc <_kill_r>
 800719e:	2b01      	cmp	r3, #1
 80071a0:	d00a      	beq.n	80071b8 <_raise_r+0x4c>
 80071a2:	1c59      	adds	r1, r3, #1
 80071a4:	d103      	bne.n	80071ae <_raise_r+0x42>
 80071a6:	2316      	movs	r3, #22
 80071a8:	6003      	str	r3, [r0, #0]
 80071aa:	2001      	movs	r0, #1
 80071ac:	e7e7      	b.n	800717e <_raise_r+0x12>
 80071ae:	2400      	movs	r4, #0
 80071b0:	4628      	mov	r0, r5
 80071b2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80071b6:	4798      	blx	r3
 80071b8:	2000      	movs	r0, #0
 80071ba:	e7e0      	b.n	800717e <_raise_r+0x12>

080071bc <raise>:
 80071bc:	4b02      	ldr	r3, [pc, #8]	; (80071c8 <raise+0xc>)
 80071be:	4601      	mov	r1, r0
 80071c0:	6818      	ldr	r0, [r3, #0]
 80071c2:	f7ff bfd3 	b.w	800716c <_raise_r>
 80071c6:	bf00      	nop
 80071c8:	2000000c 	.word	0x2000000c

080071cc <_kill_r>:
 80071cc:	b538      	push	{r3, r4, r5, lr}
 80071ce:	2300      	movs	r3, #0
 80071d0:	4d06      	ldr	r5, [pc, #24]	; (80071ec <_kill_r+0x20>)
 80071d2:	4604      	mov	r4, r0
 80071d4:	4608      	mov	r0, r1
 80071d6:	4611      	mov	r1, r2
 80071d8:	602b      	str	r3, [r5, #0]
 80071da:	f7fa fd5e 	bl	8001c9a <_kill>
 80071de:	1c43      	adds	r3, r0, #1
 80071e0:	d102      	bne.n	80071e8 <_kill_r+0x1c>
 80071e2:	682b      	ldr	r3, [r5, #0]
 80071e4:	b103      	cbz	r3, 80071e8 <_kill_r+0x1c>
 80071e6:	6023      	str	r3, [r4, #0]
 80071e8:	bd38      	pop	{r3, r4, r5, pc}
 80071ea:	bf00      	nop
 80071ec:	20000368 	.word	0x20000368

080071f0 <_getpid_r>:
 80071f0:	f7fa bd4c 	b.w	8001c8c <_getpid>

080071f4 <_init>:
 80071f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071f6:	bf00      	nop
 80071f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071fa:	bc08      	pop	{r3}
 80071fc:	469e      	mov	lr, r3
 80071fe:	4770      	bx	lr

08007200 <_fini>:
 8007200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007202:	bf00      	nop
 8007204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007206:	bc08      	pop	{r3}
 8007208:	469e      	mov	lr, r3
 800720a:	4770      	bx	lr
