==27708== Cachegrind, a cache and branch-prediction profiler
==27708== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27708== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27708== Command: ./mser .
==27708== 
--27708-- warning: L3 cache found, using its data for the LL simulation.
--27708-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27708-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27708== 
==27708== Process terminating with default action of signal 15 (SIGTERM)
==27708==    at 0x10CB68: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27708==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27708== 
==27708== I   refs:      1,998,128,234
==27708== I1  misses:            2,072
==27708== LLi misses:            1,328
==27708== I1  miss rate:          0.00%
==27708== LLi miss rate:          0.00%
==27708== 
==27708== D   refs:        820,627,510  (555,370,627 rd   + 265,256,883 wr)
==27708== D1  misses:        4,915,543  (  3,275,038 rd   +   1,640,505 wr)
==27708== LLd misses:        1,708,565  (    519,886 rd   +   1,188,679 wr)
==27708== D1  miss rate:           0.6% (        0.6%     +         0.6%  )
==27708== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==27708== 
==27708== LL refs:           4,917,615  (  3,277,110 rd   +   1,640,505 wr)
==27708== LL misses:         1,709,893  (    521,214 rd   +   1,188,679 wr)
==27708== LL miss rate:            0.1% (        0.0%     +         0.4%  )
