Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May  8 20:00:11 2022
| Host         : PHYS-NC3124-D02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_TrigTest2_timing_summary_routed.rpt -rpx top_TrigTest2_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_TrigTest2
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.20 2017-11-03
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2287 register/latch pins with no clock driven by root clock pin: clk_100 (HIGH)

 There are 1016 register/latch pins with no clock driven by root clock pin: Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6616 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.078        0.000                      0                 3224        0.085        0.000                      0                 3200        7.085        0.000                       0                  1375  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
FTDI_CLK  {0.000 8.335}      16.670          59.988          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FTDI_CLK            0.078        0.000                      0                 3045        0.085        0.000                      0                 3045        7.085        0.000                       0                  1375  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              FTDI_CLK          998.636        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  FTDI_CLK           FTDI_CLK                13.055        0.000                      0                  155        0.376        0.000                      0                  155  
**default**        FTDI_CLK                                   15.174        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FTDI_CLK
  To Clock:  FTDI_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[4]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 3.994ns (67.894%)  route 1.888ns (32.106%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.888     7.519    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[4].DRIVE_IO_BUS/T
    P7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.538    11.056 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[4].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.056    FTDI_ADBUS[4]
    P7                                                                r  FTDI_ADBUS[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.056    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[7]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 4.037ns (68.662%)  route 1.842ns (31.338%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.842     7.473    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[7].DRIVE_IO_BUS/T
    P10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.581    11.054 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[7].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.054    FTDI_ADBUS[7]
    P10                                                               r  FTDI_ADBUS[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.054    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[3]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 4.032ns (68.593%)  route 1.846ns (31.407%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.846     7.476    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[3].DRIVE_IO_BUS/T
    N8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.576    11.052 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[3].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.052    FTDI_ADBUS[3]
    N8                                                                r  FTDI_ADBUS[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[6]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 4.030ns (68.581%)  route 1.846ns (31.419%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.846     7.477    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[6].DRIVE_IO_BUS/T
    N9                   OBUFT (TriStatE_obuft_T_O)
                                                      3.574    11.051 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[6].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.051    FTDI_ADBUS[6]
    N9                                                                r  FTDI_ADBUS[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[5]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 3.960ns (67.503%)  route 1.906ns (32.497%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.906     7.537    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[5].DRIVE_IO_BUS/T
    L10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.504    11.040 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[5].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.040    FTDI_ADBUS[5]
    L10                                                               r  FTDI_ADBUS[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.040    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[1]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 4.012ns (69.168%)  route 1.789ns (30.832%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.789     7.419    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[1].DRIVE_IO_BUS/T
    M7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.556    10.975 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[1].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    10.975    FTDI_ADBUS[1]
    M7                                                                r  FTDI_ADBUS[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[0]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 4.044ns (70.331%)  route 1.706ns (29.669%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.627     5.174    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y11          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.630 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.706     7.336    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[0].DRIVE_IO_BUS/T
    N7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.588    10.925 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[0].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    10.925    FTDI_ADBUS[0]
    N7                                                                r  FTDI_ADBUS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/int_FTDI_DOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[2]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 3.991ns (70.499%)  route 1.670ns (29.501%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.626     5.173    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y12          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/int_FTDI_DOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  Inst_ftdi245_cdc/Inst_ftdi245/int_FTDI_DOUT_reg[2]/Q
                         net (fo=1, routed)           1.670     7.299    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[2].DRIVE_IO_BUS/I
    M8                   OBUFT (Prop_obuft_I_O)       3.535    10.834 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[2].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    10.834    FTDI_ADBUS[2]
    M8                                                                r  FTDI_ADBUS[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.834    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/FTDI_SIWU_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_SIWU
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 4.001ns (72.342%)  route 1.530ns (27.658%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.622     5.169    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y16          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/FTDI_SIWU_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456     5.625 r  Inst_ftdi245_cdc/Inst_ftdi245/FTDI_SIWU_reg/Q
                         net (fo=1, routed)           1.530     7.155    FTDI_SIWU_OBUF
    R9                   OBUF (Prop_obuf_I_O)         3.545    10.699 r  FTDI_SIWU_OBUF_inst/O
                         net (fo=0)                   0.000    10.699    FTDI_SIWU
    R9                                                                r  FTDI_SIWU (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/FTDI_TXN_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_TXN
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 3.998ns (72.329%)  route 1.530ns (27.671%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.623     5.170    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y15          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/FTDI_TXN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  Inst_ftdi245_cdc/Inst_ftdi245/FTDI_TXN_reg/Q
                         net (fo=1, routed)           1.530     7.156    FTDI_TXN_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.542    10.698 r  FTDI_TXN_OBUF_inst/O
                         net (fo=0)                   0.000    10.698    FTDI_TXN
    R10                                                               r  FTDI_TXN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.698    
  -------------------------------------------------------------------
                         slack                                  0.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.742%)  route 0.126ns (47.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.578     1.488    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X5Y23          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  Inst_ftdi245_cdc/Inst_ftdi245/addr_reg[6]/Q
                         net (fo=4, routed)           0.126     1.755    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X2Y23          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.847     2.001    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X2Y23          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.479     1.523    
    SLICE_X2Y23          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.670    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.736%)  route 0.211ns (56.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.557     1.467    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y19         FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.211     1.842    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X32Y18         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.826     1.980    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X32Y18         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X32Y18         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.736    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.736%)  route 0.211ns (56.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.557     1.467    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y19         FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.211     1.842    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X32Y18         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.826     1.980    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X32Y18         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X32Y18         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.736    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.736%)  route 0.211ns (56.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.557     1.467    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y19         FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.211     1.842    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X32Y18         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.826     1.980    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X32Y18         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X32Y18         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.736    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.736%)  route 0.211ns (56.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.557     1.467    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y19         FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.211     1.842    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X32Y18         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.826     1.980    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X32Y18         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X32Y18         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.736    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.736%)  route 0.211ns (56.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.557     1.467    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y19         FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.211     1.842    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X32Y18         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.826     1.980    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X32Y18         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X32Y18         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.736    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.736%)  route 0.211ns (56.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.557     1.467    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y19         FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.211     1.842    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X32Y18         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.826     1.980    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X32Y18         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X32Y18         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.736    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.736%)  route 0.211ns (56.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.557     1.467    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y19         FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.211     1.842    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X32Y18         RAMS32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.826     1.980    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X32Y18         RAMS32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X32Y18         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.736    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.736%)  route 0.211ns (56.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.557     1.467    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y19         FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=50, routed)          0.211     1.842    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD2
    SLICE_X32Y18         RAMS32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.826     1.980    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X32Y18         RAMS32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X32Y18         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.736    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.578     1.488    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X7Y26          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  Inst_ftdi245_cdc/Inst_ftdi245/addr_reg[24]/Q
                         net (fo=4, routed)           0.133     1.762    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIA0
    SLICE_X6Y25          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.844     1.998    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X6Y25          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism             -0.499     1.500    
    SLICE_X6Y25          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.647    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FTDI_CLK
Waveform(ns):       { 0.000 8.335 }
Period(ns):         16.670
Sources:            { FTDI_CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         16.670      14.515     BUFGCTRL_X0Y1  FTDI_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X31Y12   Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY_reg[84]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X31Y12   Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY_reg[85]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X30Y11   Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY_reg[86]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X28Y11   Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY_reg[87]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X30Y11   Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY_reg[88]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X28Y10   Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY_reg[89]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X22Y4    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X31Y12   Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY_reg[90]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X25Y14   Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/VERIFICATION_KEY_reg[91]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y21    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y21    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y21    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y21    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y21    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y21    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y21    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y21    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X2Y22    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X2Y22    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X32Y16   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_33/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X32Y16   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_33/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X32Y16   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_33/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X32Y16   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_33/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X30Y16   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X30Y16   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X30Y16   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X30Y16   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X30Y16   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X30Y16   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  FTDI_CLK

Setup :            0  Failing Endpoints,  Worst Slack      998.636ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.636ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.094ns  (logic 0.419ns (38.289%)  route 0.675ns (61.711%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.675     1.094    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X33Y19         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X33Y19         FDRE (Setup_fdre_C_D)       -0.270   999.730    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                998.636    

Slack (MET) :             998.822ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.910ns  (logic 0.478ns (52.499%)  route 0.432ns (47.501%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.432     0.910    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X1Y21          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)       -0.267   999.733    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.733    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                998.822    

Slack (MET) :             998.934ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.971ns  (logic 0.518ns (53.364%)  route 0.453ns (46.636%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.453     0.971    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X0Y23          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X0Y23          FDRE (Setup_fdre_C_D)       -0.095   999.905    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                998.934    

Slack (MET) :             998.946ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.959ns  (logic 0.456ns (47.565%)  route 0.503ns (52.435%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.503     0.959    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X34Y19         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X34Y19         FDRE (Setup_fdre_C_D)       -0.095   999.905    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                998.946    

Slack (MET) :             998.955ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.776ns  (logic 0.478ns (61.580%)  route 0.298ns (38.420%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.298     0.776    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X0Y21          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)       -0.269   999.731    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.731    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                998.955    

Slack (MET) :             998.961ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.774ns  (logic 0.478ns (61.788%)  route 0.296ns (38.212%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.296     0.774    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X15Y19         FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X15Y19         FDRE (Setup_fdre_C_D)       -0.265   999.735    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                998.961    

Slack (MET) :             998.967ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.766ns  (logic 0.478ns (62.415%)  route 0.288ns (37.585%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.288     0.766    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X13Y19         FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X13Y19         FDRE (Setup_fdre_C_D)       -0.267   999.733    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.733    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                998.967    

Slack (MET) :             998.974ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.934ns  (logic 0.456ns (48.848%)  route 0.478ns (51.152%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.478     0.934    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X35Y18         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X35Y18         FDRE (Setup_fdre_C_D)       -0.093   999.907    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                998.974    

Slack (MET) :             999.008ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.897ns  (logic 0.456ns (50.857%)  route 0.441ns (49.143%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.441     0.897    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X35Y18         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X35Y18         FDRE (Setup_fdre_C_D)       -0.095   999.905    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                999.008    

Slack (MET) :             999.075ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.830ns  (logic 0.518ns (62.425%)  route 0.312ns (37.575%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.312     0.830    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X0Y22          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.095   999.905    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                999.075    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  FTDI_CLK
  To Clock:  FTDI_CLK

Setup :            0  Failing Endpoints,  Worst Slack       13.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.055ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[0]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.518ns (16.533%)  route 2.615ns (83.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 21.478 - 16.670 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.562     5.109    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X18Y44         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.518     5.627 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         2.615     8.242    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X24Y16         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.440    21.478    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X24Y16         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[0]/C
                         clock pessimism              0.259    21.737    
                         clock uncertainty           -0.035    21.702    
    SLICE_X24Y16         FDCE (Recov_fdce_C_CLR)     -0.405    21.297    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[0]
  -------------------------------------------------------------------
                         required time                         21.297    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                 13.055    

Slack (MET) :             13.055ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[1]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.518ns (16.533%)  route 2.615ns (83.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 21.478 - 16.670 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.562     5.109    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X18Y44         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.518     5.627 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         2.615     8.242    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X24Y16         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.440    21.478    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X24Y16         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[1]/C
                         clock pessimism              0.259    21.737    
                         clock uncertainty           -0.035    21.702    
    SLICE_X24Y16         FDCE (Recov_fdce_C_CLR)     -0.405    21.297    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[1]
  -------------------------------------------------------------------
                         required time                         21.297    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                 13.055    

Slack (MET) :             13.055ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[2]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.518ns (16.533%)  route 2.615ns (83.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 21.478 - 16.670 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.562     5.109    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X18Y44         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.518     5.627 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         2.615     8.242    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X24Y16         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.440    21.478    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X24Y16         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[2]/C
                         clock pessimism              0.259    21.737    
                         clock uncertainty           -0.035    21.702    
    SLICE_X24Y16         FDCE (Recov_fdce_C_CLR)     -0.405    21.297    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[2]
  -------------------------------------------------------------------
                         required time                         21.297    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                 13.055    

Slack (MET) :             13.059ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[3]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.518ns (16.556%)  route 2.611ns (83.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 21.478 - 16.670 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.562     5.109    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X18Y44         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.518     5.627 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         2.611     8.238    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X25Y16         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.440    21.478    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X25Y16         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[3]/C
                         clock pessimism              0.259    21.737    
                         clock uncertainty           -0.035    21.702    
    SLICE_X25Y16         FDCE (Recov_fdce_C_CLR)     -0.405    21.297    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/EEPROM_CMD_reg[3]
  -------------------------------------------------------------------
                         required time                         21.297    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 13.059    

Slack (MET) :             13.271ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]_rep/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.518ns (17.751%)  route 2.400ns (82.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 21.479 - 16.670 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.562     5.109    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X18Y44         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.518     5.627 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         2.400     8.027    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X24Y15         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.441    21.479    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X24Y15         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]_rep/C
                         clock pessimism              0.259    21.738    
                         clock uncertainty           -0.035    21.703    
    SLICE_X24Y15         FDCE (Recov_fdce_C_CLR)     -0.405    21.298    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         21.298    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                 13.271    

Slack (MET) :             13.271ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.518ns (17.751%)  route 2.400ns (82.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 21.479 - 16.670 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.562     5.109    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X18Y44         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.518     5.627 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         2.400     8.027    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X24Y15         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.441    21.479    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X24Y15         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]_rep__0/C
                         clock pessimism              0.259    21.738    
                         clock uncertainty           -0.035    21.703    
    SLICE_X24Y15         FDCE (Recov_fdce_C_CLR)     -0.405    21.298    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         21.298    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                 13.271    

Slack (MET) :             13.271ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]_rep/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.518ns (17.751%)  route 2.400ns (82.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 21.479 - 16.670 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.562     5.109    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X18Y44         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.518     5.627 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         2.400     8.027    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X24Y15         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.441    21.479    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X24Y15         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]_rep/C
                         clock pessimism              0.259    21.738    
                         clock uncertainty           -0.035    21.703    
    SLICE_X24Y15         FDCE (Recov_fdce_C_CLR)     -0.405    21.298    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         21.298    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                 13.271    

Slack (MET) :             13.271ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.518ns (17.751%)  route 2.400ns (82.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 21.479 - 16.670 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.562     5.109    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X18Y44         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.518     5.627 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         2.400     8.027    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X24Y15         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.441    21.479    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X24Y15         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]_rep__0/C
                         clock pessimism              0.259    21.738    
                         clock uncertainty           -0.035    21.703    
    SLICE_X24Y15         FDCE (Recov_fdce_C_CLR)     -0.405    21.298    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         21.298    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                 13.271    

Slack (MET) :             13.275ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.518ns (17.778%)  route 2.396ns (82.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 21.479 - 16.670 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.562     5.109    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X18Y44         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.518     5.627 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         2.396     8.023    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X25Y15         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.441    21.479    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X25Y15         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]/C
                         clock pessimism              0.259    21.738    
                         clock uncertainty           -0.035    21.703    
    SLICE_X25Y15         FDCE (Recov_fdce_C_CLR)     -0.405    21.298    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]
  -------------------------------------------------------------------
                         required time                         21.298    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                 13.275    

Slack (MET) :             13.275ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.518ns (17.778%)  route 2.396ns (82.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 21.479 - 16.670 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.562     5.109    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X18Y44         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.518     5.627 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         2.396     8.023    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X25Y15         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.441    21.479    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X25Y15         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]/C
                         clock pessimism              0.259    21.738    
                         clock uncertainty           -0.035    21.703    
    SLICE_X25Y15         FDCE (Recov_fdce_C_CLR)     -0.405    21.298    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]
  -------------------------------------------------------------------
                         required time                         21.298    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                 13.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[0]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.164ns (28.467%)  route 0.412ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.560     1.470    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X18Y44         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.164     1.634 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         0.412     2.046    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X12Y45         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.832     1.986    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X12Y45         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[0]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X12Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.670    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[1]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.164ns (28.467%)  route 0.412ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.560     1.470    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X18Y44         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.164     1.634 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         0.412     2.046    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X12Y45         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.832     1.986    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X12Y45         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[1]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X12Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.670    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[2]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.164ns (28.467%)  route 0.412ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.560     1.470    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X18Y44         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.164     1.634 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         0.412     2.046    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X12Y45         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.832     1.986    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X12Y45         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[2]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X12Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.670    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[4]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.164ns (28.467%)  route 0.412ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.560     1.470    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X18Y44         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.164     1.634 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         0.412     2.046    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X12Y45         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.832     1.986    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X12Y45         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[4]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X12Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.670    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCK_reg/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.164ns (28.467%)  route 0.412ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.560     1.470    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X18Y44         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.164     1.634 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         0.412     2.046    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X13Y45         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCK_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.832     1.986    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X13Y45         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCK_reg/C
                         clock pessimism             -0.250     1.737    
    SLICE_X13Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.645    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[3]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.164ns (28.467%)  route 0.412ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.560     1.470    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X18Y44         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.164     1.634 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         0.412     2.046    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X13Y45         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.832     1.986    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X13Y45         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[3]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X13Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.645    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[5]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.164ns (28.467%)  route 0.412ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.560     1.470    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X18Y44         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.164     1.634 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         0.412     2.046    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X13Y45         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.832     1.986    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X13Y45         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[5]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X13Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.645    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCKcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.072%)  route 0.191ns (59.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.555     1.465    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y20         FDPE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDPE (Prop_fdpe_C_Q)         0.128     1.593 f  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.191     1.784    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X30Y20         FDPE                                         f  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.824     1.978    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X30Y20         FDPE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.479     1.500    
    SLICE_X30Y20         FDPE (Remov_fdpe_C_PRE)     -0.125     1.375    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.072%)  route 0.191ns (59.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.555     1.465    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y20         FDPE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDPE (Prop_fdpe_C_Q)         0.128     1.593 f  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.191     1.784    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X30Y20         FDPE                                         f  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.824     1.978    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X30Y20         FDPE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.479     1.500    
    SLICE_X30Y20         FDPE (Remov_fdpe_C_PRE)     -0.125     1.375    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.506%)  route 0.216ns (60.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.583     1.493    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y19          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDPE (Prop_fdpe_C_Q)         0.141     1.634 f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.216     1.850    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y20          FDCE                                         f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.851     2.005    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y20          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.500     1.506    
    SLICE_X2Y20          FDCE (Remov_fdce_C_CLR)     -0.067     1.439    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.411    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  FTDI_CLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       15.174ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.174ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.401ns  (logic 0.518ns (36.967%)  route 0.883ns (63.033%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18                                      0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.883     1.401    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X15Y22         FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X15Y22         FDRE (Setup_fdre_C_D)       -0.095    16.575    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.575    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                 15.174    

Slack (MET) :             15.242ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.333ns  (logic 0.518ns (38.862%)  route 0.815ns (61.138%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23                                       0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.815     1.333    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X7Y25          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X7Y25          FDRE (Setup_fdre_C_D)       -0.095    16.575    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.575    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                 15.242    

Slack (MET) :             15.307ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.130ns  (logic 0.419ns (37.095%)  route 0.711ns (62.905%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17                                      0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.711     1.130    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X34Y17         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X34Y17         FDRE (Setup_fdre_C_D)       -0.233    16.437    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.437    
                         arrival time                          -1.130    
  -------------------------------------------------------------------
                         slack                                 15.307    

Slack (MET) :             15.323ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.069ns  (logic 0.419ns (39.206%)  route 0.650ns (60.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25                                       0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.650     1.069    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y26          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)       -0.278    16.392    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.392    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                 15.323    

Slack (MET) :             15.388ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.239ns  (logic 0.518ns (41.822%)  route 0.721ns (58.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18                                      0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.721     1.239    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X14Y19         FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X14Y19         FDRE (Setup_fdre_C_D)       -0.043    16.627    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         16.627    
                         arrival time                          -1.239    
  -------------------------------------------------------------------
                         slack                                 15.388    

Slack (MET) :             15.398ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.725%)  route 0.585ns (58.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15                                      0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.585     1.004    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X34Y15         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X34Y15         FDRE (Setup_fdre_C_D)       -0.268    16.402    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.402    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 15.398    

Slack (MET) :             15.443ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.134ns  (logic 0.456ns (40.217%)  route 0.678ns (59.783%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17                                      0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.678     1.134    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X34Y17         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X34Y17         FDRE (Setup_fdre_C_D)       -0.093    16.577    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.577    
                         arrival time                          -1.134    
  -------------------------------------------------------------------
                         slack                                 15.443    

Slack (MET) :             15.463ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.941ns  (logic 0.478ns (50.772%)  route 0.463ns (49.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23                                       0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.463     0.941    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X5Y25          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X5Y25          FDRE (Setup_fdre_C_D)       -0.266    16.404    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.404    
                         arrival time                          -0.941    
  -------------------------------------------------------------------
                         slack                                 15.463    

Slack (MET) :             15.515ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.060ns  (logic 0.456ns (43.027%)  route 0.604ns (56.973%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y21                                      0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X16Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.604     1.060    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X16Y22         FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X16Y22         FDRE (Setup_fdre_C_D)       -0.095    16.575    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.575    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                 15.515    

Slack (MET) :             15.627ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.948ns  (logic 0.456ns (48.108%)  route 0.492ns (51.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15                                      0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.492     0.948    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X34Y15         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X34Y15         FDRE (Setup_fdre_C_D)       -0.095    16.575    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         16.575    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                 15.627    





