var F2837xD__memconfig_8h =
[
    [ "DxLOCK_BITS", "structDxLOCK__BITS.html", "structDxLOCK__BITS" ],
    [ "DxLOCK_REG", "unionDxLOCK__REG.html", "unionDxLOCK__REG" ],
    [ "DxCOMMIT_BITS", "structDxCOMMIT__BITS.html", "structDxCOMMIT__BITS" ],
    [ "DxCOMMIT_REG", "unionDxCOMMIT__REG.html", "unionDxCOMMIT__REG" ],
    [ "DxACCPROT0_BITS", "structDxACCPROT0__BITS.html", "structDxACCPROT0__BITS" ],
    [ "DxACCPROT0_REG", "unionDxACCPROT0__REG.html", "unionDxACCPROT0__REG" ],
    [ "DxTEST_BITS", "structDxTEST__BITS.html", "structDxTEST__BITS" ],
    [ "DxTEST_REG", "unionDxTEST__REG.html", "unionDxTEST__REG" ],
    [ "DxINIT_BITS", "structDxINIT__BITS.html", "structDxINIT__BITS" ],
    [ "DxINIT_REG", "unionDxINIT__REG.html", "unionDxINIT__REG" ],
    [ "DxINITDONE_BITS", "structDxINITDONE__BITS.html", "structDxINITDONE__BITS" ],
    [ "DxINITDONE_REG", "unionDxINITDONE__REG.html", "unionDxINITDONE__REG" ],
    [ "LSxLOCK_BITS", "structLSxLOCK__BITS.html", "structLSxLOCK__BITS" ],
    [ "LSxLOCK_REG", "unionLSxLOCK__REG.html", "unionLSxLOCK__REG" ],
    [ "LSxCOMMIT_BITS", "structLSxCOMMIT__BITS.html", "structLSxCOMMIT__BITS" ],
    [ "LSxCOMMIT_REG", "unionLSxCOMMIT__REG.html", "unionLSxCOMMIT__REG" ],
    [ "LSxMSEL_BITS", "structLSxMSEL__BITS.html", "structLSxMSEL__BITS" ],
    [ "LSxMSEL_REG", "unionLSxMSEL__REG.html", "unionLSxMSEL__REG" ],
    [ "LSxCLAPGM_BITS", "structLSxCLAPGM__BITS.html", "structLSxCLAPGM__BITS" ],
    [ "LSxCLAPGM_REG", "unionLSxCLAPGM__REG.html", "unionLSxCLAPGM__REG" ],
    [ "LSxACCPROT0_BITS", "structLSxACCPROT0__BITS.html", "structLSxACCPROT0__BITS" ],
    [ "LSxACCPROT0_REG", "unionLSxACCPROT0__REG.html", "unionLSxACCPROT0__REG" ],
    [ "LSxACCPROT1_BITS", "structLSxACCPROT1__BITS.html", "structLSxACCPROT1__BITS" ],
    [ "LSxACCPROT1_REG", "unionLSxACCPROT1__REG.html", "unionLSxACCPROT1__REG" ],
    [ "LSxTEST_BITS", "structLSxTEST__BITS.html", "structLSxTEST__BITS" ],
    [ "LSxTEST_REG", "unionLSxTEST__REG.html", "unionLSxTEST__REG" ],
    [ "LSxINIT_BITS", "structLSxINIT__BITS.html", "structLSxINIT__BITS" ],
    [ "LSxINIT_REG", "unionLSxINIT__REG.html", "unionLSxINIT__REG" ],
    [ "LSxINITDONE_BITS", "structLSxINITDONE__BITS.html", "structLSxINITDONE__BITS" ],
    [ "LSxINITDONE_REG", "unionLSxINITDONE__REG.html", "unionLSxINITDONE__REG" ],
    [ "GSxLOCK_BITS", "structGSxLOCK__BITS.html", "structGSxLOCK__BITS" ],
    [ "GSxLOCK_REG", "unionGSxLOCK__REG.html", "unionGSxLOCK__REG" ],
    [ "GSxCOMMIT_BITS", "structGSxCOMMIT__BITS.html", "structGSxCOMMIT__BITS" ],
    [ "GSxCOMMIT_REG", "unionGSxCOMMIT__REG.html", "unionGSxCOMMIT__REG" ],
    [ "GSxMSEL_BITS", "structGSxMSEL__BITS.html", "structGSxMSEL__BITS" ],
    [ "GSxMSEL_REG", "unionGSxMSEL__REG.html", "unionGSxMSEL__REG" ],
    [ "GSxACCPROT0_BITS", "structGSxACCPROT0__BITS.html", "structGSxACCPROT0__BITS" ],
    [ "GSxACCPROT0_REG", "unionGSxACCPROT0__REG.html", "unionGSxACCPROT0__REG" ],
    [ "GSxACCPROT1_BITS", "structGSxACCPROT1__BITS.html", "structGSxACCPROT1__BITS" ],
    [ "GSxACCPROT1_REG", "unionGSxACCPROT1__REG.html", "unionGSxACCPROT1__REG" ],
    [ "GSxACCPROT2_BITS", "structGSxACCPROT2__BITS.html", "structGSxACCPROT2__BITS" ],
    [ "GSxACCPROT2_REG", "unionGSxACCPROT2__REG.html", "unionGSxACCPROT2__REG" ],
    [ "GSxACCPROT3_BITS", "structGSxACCPROT3__BITS.html", "structGSxACCPROT3__BITS" ],
    [ "GSxACCPROT3_REG", "unionGSxACCPROT3__REG.html", "unionGSxACCPROT3__REG" ],
    [ "GSxTEST_BITS", "structGSxTEST__BITS.html", "structGSxTEST__BITS" ],
    [ "GSxTEST_REG", "unionGSxTEST__REG.html", "unionGSxTEST__REG" ],
    [ "GSxINIT_BITS", "structGSxINIT__BITS.html", "structGSxINIT__BITS" ],
    [ "GSxINIT_REG", "unionGSxINIT__REG.html", "unionGSxINIT__REG" ],
    [ "GSxINITDONE_BITS", "structGSxINITDONE__BITS.html", "structGSxINITDONE__BITS" ],
    [ "GSxINITDONE_REG", "unionGSxINITDONE__REG.html", "unionGSxINITDONE__REG" ],
    [ "MSGxTEST_BITS", "structMSGxTEST__BITS.html", "structMSGxTEST__BITS" ],
    [ "MSGxTEST_REG", "unionMSGxTEST__REG.html", "unionMSGxTEST__REG" ],
    [ "MSGxINIT_BITS", "structMSGxINIT__BITS.html", "structMSGxINIT__BITS" ],
    [ "MSGxINIT_REG", "unionMSGxINIT__REG.html", "unionMSGxINIT__REG" ],
    [ "MSGxINITDONE_BITS", "structMSGxINITDONE__BITS.html", "structMSGxINITDONE__BITS" ],
    [ "MSGxINITDONE_REG", "unionMSGxINITDONE__REG.html", "unionMSGxINITDONE__REG" ],
    [ "MEM_CFG_REGS", "structMEM__CFG__REGS.html", "structMEM__CFG__REGS" ],
    [ "EMIF1LOCK_BITS", "structEMIF1LOCK__BITS.html", "structEMIF1LOCK__BITS" ],
    [ "EMIF1LOCK_REG", "unionEMIF1LOCK__REG.html", "unionEMIF1LOCK__REG" ],
    [ "EMIF1COMMIT_BITS", "structEMIF1COMMIT__BITS.html", "structEMIF1COMMIT__BITS" ],
    [ "EMIF1COMMIT_REG", "unionEMIF1COMMIT__REG.html", "unionEMIF1COMMIT__REG" ],
    [ "EMIF1MSEL_BITS", "structEMIF1MSEL__BITS.html", "structEMIF1MSEL__BITS" ],
    [ "EMIF1MSEL_REG", "unionEMIF1MSEL__REG.html", "unionEMIF1MSEL__REG" ],
    [ "EMIF1ACCPROT0_BITS", "structEMIF1ACCPROT0__BITS.html", "structEMIF1ACCPROT0__BITS" ],
    [ "EMIF1ACCPROT0_REG", "unionEMIF1ACCPROT0__REG.html", "unionEMIF1ACCPROT0__REG" ],
    [ "EMIF1_CONFIG_REGS", "structEMIF1__CONFIG__REGS.html", "structEMIF1__CONFIG__REGS" ],
    [ "EMIF2LOCK_BITS", "structEMIF2LOCK__BITS.html", "structEMIF2LOCK__BITS" ],
    [ "EMIF2LOCK_REG", "unionEMIF2LOCK__REG.html", "unionEMIF2LOCK__REG" ],
    [ "EMIF2COMMIT_BITS", "structEMIF2COMMIT__BITS.html", "structEMIF2COMMIT__BITS" ],
    [ "EMIF2COMMIT_REG", "unionEMIF2COMMIT__REG.html", "unionEMIF2COMMIT__REG" ],
    [ "EMIF2ACCPROT0_BITS", "structEMIF2ACCPROT0__BITS.html", "structEMIF2ACCPROT0__BITS" ],
    [ "EMIF2ACCPROT0_REG", "unionEMIF2ACCPROT0__REG.html", "unionEMIF2ACCPROT0__REG" ],
    [ "EMIF2_CONFIG_REGS", "structEMIF2__CONFIG__REGS.html", "structEMIF2__CONFIG__REGS" ],
    [ "NMAVFLG_BITS", "structNMAVFLG__BITS.html", "structNMAVFLG__BITS" ],
    [ "NMAVFLG_REG", "unionNMAVFLG__REG.html", "unionNMAVFLG__REG" ],
    [ "NMAVSET_BITS", "structNMAVSET__BITS.html", "structNMAVSET__BITS" ],
    [ "NMAVSET_REG", "unionNMAVSET__REG.html", "unionNMAVSET__REG" ],
    [ "NMAVCLR_BITS", "structNMAVCLR__BITS.html", "structNMAVCLR__BITS" ],
    [ "NMAVCLR_REG", "unionNMAVCLR__REG.html", "unionNMAVCLR__REG" ],
    [ "NMAVINTEN_BITS", "structNMAVINTEN__BITS.html", "structNMAVINTEN__BITS" ],
    [ "NMAVINTEN_REG", "unionNMAVINTEN__REG.html", "unionNMAVINTEN__REG" ],
    [ "MAVFLG_BITS", "structMAVFLG__BITS.html", "structMAVFLG__BITS" ],
    [ "MAVFLG_REG", "unionMAVFLG__REG.html", "unionMAVFLG__REG" ],
    [ "MAVSET_BITS", "structMAVSET__BITS.html", "structMAVSET__BITS" ],
    [ "MAVSET_REG", "unionMAVSET__REG.html", "unionMAVSET__REG" ],
    [ "MAVCLR_BITS", "structMAVCLR__BITS.html", "structMAVCLR__BITS" ],
    [ "MAVCLR_REG", "unionMAVCLR__REG.html", "unionMAVCLR__REG" ],
    [ "MAVINTEN_BITS", "structMAVINTEN__BITS.html", "structMAVINTEN__BITS" ],
    [ "MAVINTEN_REG", "unionMAVINTEN__REG.html", "unionMAVINTEN__REG" ],
    [ "ACCESS_PROTECTION_REGS", "structACCESS__PROTECTION__REGS.html", "structACCESS__PROTECTION__REGS" ],
    [ "UCERRFLG_BITS", "structUCERRFLG__BITS.html", "structUCERRFLG__BITS" ],
    [ "UCERRFLG_REG", "unionUCERRFLG__REG.html", "unionUCERRFLG__REG" ],
    [ "UCERRSET_BITS", "structUCERRSET__BITS.html", "structUCERRSET__BITS" ],
    [ "UCERRSET_REG", "unionUCERRSET__REG.html", "unionUCERRSET__REG" ],
    [ "UCERRCLR_BITS", "structUCERRCLR__BITS.html", "structUCERRCLR__BITS" ],
    [ "UCERRCLR_REG", "unionUCERRCLR__REG.html", "unionUCERRCLR__REG" ],
    [ "CERRFLG_BITS", "structCERRFLG__BITS.html", "structCERRFLG__BITS" ],
    [ "CERRFLG_REG", "unionCERRFLG__REG.html", "unionCERRFLG__REG" ],
    [ "CERRSET_BITS", "structCERRSET__BITS.html", "structCERRSET__BITS" ],
    [ "CERRSET_REG", "unionCERRSET__REG.html", "unionCERRSET__REG" ],
    [ "CERRCLR_BITS", "structCERRCLR__BITS.html", "structCERRCLR__BITS" ],
    [ "CERRCLR_REG", "unionCERRCLR__REG.html", "unionCERRCLR__REG" ],
    [ "CEINTFLG_BITS", "structCEINTFLG__BITS.html", "structCEINTFLG__BITS" ],
    [ "CEINTFLG_REG", "unionCEINTFLG__REG.html", "unionCEINTFLG__REG" ],
    [ "CEINTCLR_BITS", "structCEINTCLR__BITS.html", "structCEINTCLR__BITS" ],
    [ "CEINTCLR_REG", "unionCEINTCLR__REG.html", "unionCEINTCLR__REG" ],
    [ "CEINTSET_BITS", "structCEINTSET__BITS.html", "structCEINTSET__BITS" ],
    [ "CEINTSET_REG", "unionCEINTSET__REG.html", "unionCEINTSET__REG" ],
    [ "CEINTEN_BITS", "structCEINTEN__BITS.html", "structCEINTEN__BITS" ],
    [ "CEINTEN_REG", "unionCEINTEN__REG.html", "unionCEINTEN__REG" ],
    [ "MEMORY_ERROR_REGS", "structMEMORY__ERROR__REGS.html", "structMEMORY__ERROR__REGS" ],
    [ "ROMWAITSTATE_BITS", "structROMWAITSTATE__BITS.html", "structROMWAITSTATE__BITS" ],
    [ "ROMWAITSTATE_REG", "unionROMWAITSTATE__REG.html", "unionROMWAITSTATE__REG" ],
    [ "ROM_WAIT_STATE_REGS", "structROM__WAIT__STATE__REGS.html", "structROM__WAIT__STATE__REGS" ],
    [ "ROMPREFETCH_BITS", "structROMPREFETCH__BITS.html", "structROMPREFETCH__BITS" ],
    [ "ROMPREFETCH_REG", "unionROMPREFETCH__REG.html", "unionROMPREFETCH__REG" ],
    [ "ROM_PREFETCH_REGS", "structROM__PREFETCH__REGS.html", "structROM__PREFETCH__REGS" ]
];