
---------- Begin Simulation Statistics ----------
final_tick                                88244845500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 354376                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684396                       # Number of bytes of host memory used
host_op_rate                                   355072                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   282.19                       # Real time elapsed on the host
host_tick_rate                              312718621                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.088245                       # Number of seconds simulated
sim_ticks                                 88244845500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.694407                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095393                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101816                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727669                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477747                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65339                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.764897                       # CPI: cycles per instruction
system.cpu.discardedOps                        190658                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610079                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402310                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001402                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        43625043                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.566605                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        176489691                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132864648                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       271407                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        551438                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       710855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1212                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1423176                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1221                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  88244845500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109310                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       193037                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78357                       # Transaction distribution
system.membus.trans_dist::ReadExReq            170734                       # Transaction distribution
system.membus.trans_dist::ReadExResp           170733                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109310                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       831481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 831481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30277120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30277120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            280044                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  280044    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              280044                       # Request fanout histogram
system.membus.respLayer1.occupancy         1520398250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1382405500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88244845500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            425986                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       809937                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          173182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286337                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286336                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           747                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425239                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2133702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2135498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85022400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85089536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          272568                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12354368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           984891                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001373                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037271                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 983548     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1334      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             984891                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1328790000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067364496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1120500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  88244845500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   77                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               432198                       # number of demand (read+write) hits
system.l2.demand_hits::total                   432275                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  77                       # number of overall hits
system.l2.overall_hits::.cpu.data              432198                       # number of overall hits
system.l2.overall_hits::total                  432275                       # number of overall hits
system.l2.demand_misses::.cpu.inst                670                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             279378                       # number of demand (read+write) misses
system.l2.demand_misses::total                 280048                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               670                       # number of overall misses
system.l2.overall_misses::.cpu.data            279378                       # number of overall misses
system.l2.overall_misses::total                280048                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52289000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24386809000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24439098000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52289000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24386809000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24439098000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711576                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               712323                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711576                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              712323                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.896921                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.392619                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.393147                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.896921                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.392619                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.393147                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78043.283582                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87289.654160                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87267.532709                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78043.283582                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87289.654160                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87267.532709                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              193037                       # number of writebacks
system.l2.writebacks::total                    193037                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        279374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            280044                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       279374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           280044                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45589000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21592835000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21638424000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45589000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21592835000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21638424000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.896921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.392613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.393142                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.896921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.392613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.393142                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68043.283582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77290.066363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77267.943609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68043.283582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77290.066363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77267.943609                       # average overall mshr miss latency
system.l2.replacements                         272568                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       616900                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           616900                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       616900                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       616900                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           47                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            47                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            115603                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                115603                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          170734                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              170734                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15333056500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15333056500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.596269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.596269                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89806.696382                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89806.696382                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       170734                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         170734                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13625726500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13625726500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.596269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.596269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79806.754952                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79806.754952                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             77                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 77                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              670                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52289000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52289000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.896921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.896921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78043.283582                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78043.283582                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45589000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45589000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.896921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.896921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68043.283582                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68043.283582                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        316595                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            316595                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108644                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108644                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9053752500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9053752500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.255489                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.255489                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83334.123375                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83334.123375                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108640                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108640                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7967108500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7967108500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.255480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.255480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73334.945692                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73334.945692                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88244845500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8043.791099                       # Cycle average of tags in use
system.l2.tags.total_refs                     1423004                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    280760                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.068400                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.429298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        24.665996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7991.695806                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981908                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          352                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3818                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3854                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5972984                       # Number of tag accesses
system.l2.tags.data_accesses                  5972984                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88244845500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       17879936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17922816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12354368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12354368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          279374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              280044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       193037                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             193037                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            485921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         202617342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             203103262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       485921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           485921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      140001016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            140001016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      140001016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           485921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        202617342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            343104278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    193037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    278827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014868928500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11456                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11456                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              759831                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             181832                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      280044                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     193037                       # Number of write requests accepted
system.mem_ctrls.readBursts                    280044                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   193037                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    547                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12145                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4847551750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1397485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10088120500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17343.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36093.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   153846                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   99450                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                280044                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               193037                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  209510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       219208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    137.952046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.365965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.687706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       163624     74.64%     74.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30058     13.71%     88.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4622      2.11%     90.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2572      1.17%     91.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10124      4.62%     96.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          801      0.37%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          496      0.23%     96.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          409      0.19%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6502      2.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       219208                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.397084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.925324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.341157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11299     98.63%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           97      0.85%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           12      0.10%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            8      0.07%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           28      0.24%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            5      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11456                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.848551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.815485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.068179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6858     59.86%     59.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              123      1.07%     60.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3852     33.62%     94.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              601      5.25%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.17%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11456                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17887808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   35008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12353088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17922816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12354368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       202.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       139.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    203.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    140.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   88244770000                       # Total gap between requests
system.mem_ctrls.avgGap                     186532.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     17844928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12353088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 485920.732899917639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 202220627.152664691210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 139986510.600214034319                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       279374                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       193037                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18127500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10069993000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2100422567000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27055.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36044.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10880932.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            764979600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            406577325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           982771020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          493874640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6965715120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25947635190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12035380800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47596933695                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.373529                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31015736250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2946580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  54282529250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            800236920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            425317035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1012837560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          513674100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6965715120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26399185770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11655127680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47772094185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        541.358466                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  30028072000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2946580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  55270193500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     88244845500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88244845500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662646                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662646                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662646                       # number of overall hits
system.cpu.icache.overall_hits::total         9662646                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          747                       # number of overall misses
system.cpu.icache.overall_misses::total           747                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54984000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54984000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54984000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54984000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663393                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663393                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663393                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663393                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73606.425703                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73606.425703                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73606.425703                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73606.425703                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          747                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          747                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54237000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54237000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54237000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54237000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72606.425703                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72606.425703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72606.425703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72606.425703                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662646                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662646                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           747                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54984000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54984000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663393                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663393                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73606.425703                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73606.425703                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          747                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54237000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54237000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72606.425703                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72606.425703                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88244845500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           362.368509                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663393                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               747                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12936.269076                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   362.368509                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.707751                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.707751                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327533                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327533                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88244845500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  88244845500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88244845500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51316197                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51316197                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51316704                       # number of overall hits
system.cpu.dcache.overall_hits::total        51316704                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762373                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762373                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       770284                       # number of overall misses
system.cpu.dcache.overall_misses::total        770284                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31727661000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31727661000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31727661000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31727661000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52078570                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52078570                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52086988                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52086988                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014639                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014639                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014788                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014788                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41616.978828                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41616.978828                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41189.562551                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41189.562551                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       195151                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3248                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.083436                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       616900                       # number of writebacks
system.cpu.dcache.writebacks::total            616900                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58703                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58703                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58703                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58703                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703670                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703670                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711576                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711576                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29392355000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29392355000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29997100999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29997100999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013512                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013512                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013661                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013661                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41770.083988                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41770.083988                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42155.863884                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42155.863884                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710551                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40711066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40711066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417403                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417403                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12834043000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12834043000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41128469                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41128469                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30747.366454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30747.366454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           70                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12413609500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12413609500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010147                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29745.094445                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29745.094445                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605131                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605131                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344970                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344970                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18893618000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18893618000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031504                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031504                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54768.872656                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54768.872656                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58633                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58633                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16978745500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16978745500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026149                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026149                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59296.372805                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59296.372805                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939772                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939772                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    604745999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    604745999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939178                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939178                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76492.031242                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76492.031242                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88244845500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.890639                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52028355                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711575                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.117177                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.890639                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985245                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985245                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          350                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104885703                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104885703                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88244845500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  88244845500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
