Analysis & Synthesis report for multicycle
Wed Mar 29 15:15:48 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for memory:DataMem|DataMemory:inst|altsyncram:altsyncram_component|altsyncram_a1j1:auto_generated
 13. Parameter Settings for User Entity Instance: FSM:Control
 14. Parameter Settings for User Entity Instance: memory:DataMem|DataMemory:inst|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: sExtend:SE4
 16. Parameter Settings for User Entity Instance: zExtend:ZE3
 17. Parameter Settings for User Entity Instance: zExtend:ZE5
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "mux5to1_8bit:ALU2_mux"
 20. Port Connectivity Checks: "mux2to1_2bit:OpASel_mux"
 21. Port Connectivity Checks: "FSM:Control"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Mar 29 15:15:48 2017           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; multicycle                                      ;
; Top-level Entity Name           ; multicycle                                      ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 87                                              ;
; Total pins                      ; 58                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,048                                           ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; multicycle         ; multicycle         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                 ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+
; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/register_8bit.v ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/register_8bit.v        ;         ;
; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/mux2to1_8bit.v  ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/mux2to1_8bit.v         ;         ;
; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/mux2to1_2bit.v  ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/mux2to1_2bit.v         ;         ;
; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/mux5to1_8bit.v  ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/mux5to1_8bit.v         ;         ;
; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/multicycle.v    ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/multicycle.v           ;         ;
; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/DataMemory.v    ; yes             ; User Wizard-Generated File             ; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/DataMemory.v           ;         ;
; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/ALU.v           ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/ALU.v                  ;         ;
; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/RF.v            ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/RF.v                   ;         ;
; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/extend.v        ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/extend.v               ;         ;
; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/HEX.v           ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/HEX.v                  ;         ;
; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/FSM.v           ; yes             ; User Verilog HDL File                  ; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/FSM.v                  ;         ;
; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/memory.bdf      ; yes             ; User Block Diagram/Schematic File      ; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/memory.bdf             ;         ;
; altsyncram.tdf                                                                   ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc                                                            ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                                                                      ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                                                                   ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; aglobal160.inc                                                                   ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                           ;         ;
; a_rdenreg.inc                                                                    ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                                                                       ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                                                                       ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                                                                     ; yes             ; Megafunction                           ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; altsyncram_a1j1.tdf                                                              ; yes             ; Auto-Found AHDL File                   ; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/db/altsyncram_a1j1.tdf ;         ;
; data.mif                                                                         ; yes             ; Auto-Found Memory Initialization File  ; //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/data.mif               ;         ;
+----------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 192          ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 280          ;
;     -- 7 input functions                    ; 3            ;
;     -- 6 input functions                    ; 88           ;
;     -- 5 input functions                    ; 61           ;
;     -- 4 input functions                    ; 83           ;
;     -- <=3 input functions                  ; 45           ;
;                                             ;              ;
; Dedicated logic registers                   ; 87           ;
;                                             ;              ;
; I/O pins                                    ; 58           ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 2048         ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[1]~input ;
; Maximum fan-out                             ; 95           ;
; Total fan-out                               ; 1890         ;
; Average fan-out                             ; 3.85         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                 ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                       ; Entity Name     ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |multicycle                                  ; 280 (41)          ; 87 (2)       ; 2048              ; 0          ; 58   ; 0            ; |multicycle                                                                                               ; multicycle      ; work         ;
;    |ALU:ALU|                                 ; 80 (80)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|ALU:ALU                                                                                       ; ALU             ; work         ;
;    |FSM:Control|                             ; 45 (45)           ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|FSM:Control                                                                                   ; FSM             ; work         ;
;    |HEXs:HEX_display|                        ; 42 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|HEXs:HEX_display                                                                              ; HEXs            ; work         ;
;       |HEX:hex0|                             ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex0                                                                     ; HEX             ; work         ;
;       |HEX:hex1|                             ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex1                                                                     ; HEX             ; work         ;
;       |HEX:hex2|                             ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex2                                                                     ; HEX             ; work         ;
;       |HEX:hex3|                             ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex3                                                                     ; HEX             ; work         ;
;       |HEX:hex4|                             ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex4                                                                     ; HEX             ; work         ;
;       |HEX:hex5|                             ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex5                                                                     ; HEX             ; work         ;
;    |RF:RF_block|                             ; 20 (20)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |multicycle|RF:RF_block                                                                                   ; RF              ; work         ;
;    |memory:DataMem|                          ; 8 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |multicycle|memory:DataMem                                                                                ; memory          ; work         ;
;       |DataMemory:inst|                      ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |multicycle|memory:DataMem|DataMemory:inst                                                                ; DataMemory      ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |multicycle|memory:DataMem|DataMemory:inst|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_a1j1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |multicycle|memory:DataMem|DataMemory:inst|altsyncram:altsyncram_component|altsyncram_a1j1:auto_generated ; altsyncram_a1j1 ; work         ;
;       |mux2to1_8bit:inst3|                   ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|memory:DataMem|mux2to1_8bit:inst3                                                             ; mux2to1_8bit    ; work         ;
;    |mux2to1_2bit:OpASel_mux|                 ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux2to1_2bit:OpASel_mux                                                                       ; mux2to1_2bit    ; work         ;
;    |mux2to1_8bit:ALU1_mux|                   ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux2to1_8bit:ALU1_mux                                                                         ; mux2to1_8bit    ; work         ;
;    |mux2to1_8bit:MDRSel_mux|                 ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux2to1_8bit:MDRSel_mux                                                                       ; mux2to1_8bit    ; work         ;
;    |mux2to1_8bit:RegMux|                     ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux2to1_8bit:RegMux                                                                           ; mux2to1_8bit    ; work         ;
;    |mux5to1_8bit:ALU2_mux|                   ; 18 (18)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux5to1_8bit:ALU2_mux                                                                         ; mux5to1_8bit    ; work         ;
;    |register_8bit:ALUOut_reg|                ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|register_8bit:ALUOut_reg                                                                      ; register_8bit   ; work         ;
;    |register_8bit:IR_reg|                    ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|register_8bit:IR_reg                                                                          ; register_8bit   ; work         ;
;    |register_8bit:MDR_reg|                   ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|register_8bit:MDR_reg                                                                         ; register_8bit   ; work         ;
;    |register_8bit:OpA|                       ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|register_8bit:OpA                                                                             ; register_8bit   ; work         ;
;    |register_8bit:OpB|                       ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|register_8bit:OpB                                                                             ; register_8bit   ; work         ;
;    |register_8bit:PC|                        ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |multicycle|register_8bit:PC                                                                              ; register_8bit   ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------+
; Name                                                                                                     ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF      ;
+----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------+
; memory:DataMem|DataMemory:inst|altsyncram:altsyncram_component|altsyncram_a1j1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; data.mif ;
+----------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+----------------------------------------------------+----------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal  ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------+------------------------+
; FSM:Control|MDRSel                                 ; FSM:Control|WideOr13 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                      ;                        ;
+----------------------------------------------------+----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 87    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 87    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 81    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |multicycle|register_8bit:OpB|q[5]            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |multicycle|register_8bit:OpA|q[7]            ;
; 37:1               ; 2 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |multicycle|FSM:Control|state[3]              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicycle|Mux10                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |multicycle|Mux20                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicycle|mux2to1_8bit:MDRSel_mux|result[0] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |multicycle|Mux3                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicycle|Mux7                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |multicycle|mux5to1_8bit:ALU2_mux|Mux2        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |multicycle|mux5to1_8bit:ALU2_mux|Mux6        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |multicycle|ALU:ALU|tmp_out[3]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:DataMem|DataMemory:inst|altsyncram:altsyncram_component|altsyncram_a1j1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM:Control ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; reset_s        ; 00000 ; Unsigned Binary                 ;
; c1             ; 00001 ; Unsigned Binary                 ;
; c2             ; 00010 ; Unsigned Binary                 ;
; c3_asn         ; 00011 ; Unsigned Binary                 ;
; c4_asnsh       ; 00100 ; Unsigned Binary                 ;
; c3_shift       ; 00101 ; Unsigned Binary                 ;
; c3_ori         ; 00110 ; Unsigned Binary                 ;
; c4_ori         ; 00111 ; Unsigned Binary                 ;
; c5_ori         ; 01000 ; Unsigned Binary                 ;
; c3_load        ; 01001 ; Unsigned Binary                 ;
; c4_load        ; 01010 ; Unsigned Binary                 ;
; c3_store       ; 01011 ; Unsigned Binary                 ;
; c3_bpz         ; 01100 ; Unsigned Binary                 ;
; c3_bz          ; 01101 ; Unsigned Binary                 ;
; c3_bnz         ; 01110 ; Unsigned Binary                 ;
; c3_jr          ; 01111 ; Unsigned Binary                 ;
; c3_jal         ; 10000 ; Unsigned Binary                 ;
; c4_jal         ; 10001 ; Unsigned Binary                 ;
; c3_ldind       ; 10010 ; Unsigned Binary                 ;
; c4_ldind       ; 10011 ; Unsigned Binary                 ;
; c5_ldind       ; 10100 ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:DataMem|DataMemory:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; data.mif             ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_a1j1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: sExtend:SE4 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 4     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: zExtend:ZE3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 3     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: zExtend:ZE5 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 5     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 1                                                              ;
; Entity Instance                           ; memory:DataMem|DataMemory:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                    ;
;     -- WIDTH_A                            ; 8                                                              ;
;     -- NUMWORDS_A                         ; 256                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "mux5to1_8bit:ALU2_mux" ;
+--------------+-------+----------+-----------------+
; Port         ; Type  ; Severity ; Details         ;
+--------------+-------+----------+-----------------+
; data1x[7..2] ; Input ; Info     ; Stuck at GND    ;
+--------------+-------+----------+-----------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "mux2to1_2bit:OpASel_mux" ;
+-----------+-------+----------+----------------------+
; Port      ; Type  ; Severity ; Details              ;
+-----------+-------+----------+----------------------+
; data1x[1] ; Input ; Info     ; Stuck at GND         ;
; data1x[0] ; Input ; Info     ; Stuck at VCC         ;
+-----------+-------+----------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM:Control"                                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; state ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 87                          ;
;     CLR               ; 6                           ;
;     ENA CLR           ; 64                          ;
;     ENA CLR SLD       ; 17                          ;
; arriav_lcell_comb     ; 286                         ;
;     arith             ; 9                           ;
;         1 data inputs ; 1                           ;
;         5 data inputs ; 8                           ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 274                         ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 33                          ;
;         4 data inputs ; 83                          ;
;         5 data inputs ; 53                          ;
;         6 data inputs ; 88                          ;
; boundary_port         ; 58                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 5.18                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Wed Mar 29 15:15:33 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file register_8bit.v
    Info (12023): Found entity 1: register_8bit File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/register_8bit.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_8bit.v
    Info (12023): Found entity 1: mux2to1_8bit File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/mux2to1_8bit.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_2bit.v
    Info (12023): Found entity 1: mux2to1_2bit File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/mux2to1_2bit.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux5to1_8bit.v
    Info (12023): Found entity 1: mux5to1_8bit File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/mux5to1_8bit.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file dualmem.v
    Info (12023): Found entity 1: DualMem File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/DualMem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file multicycle.v
    Info (12023): Found entity 1: multicycle File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/multicycle.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: DataMemory File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/DataMemory.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/ALU.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file rf.v
    Info (12023): Found entity 1: RF File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/RF.v Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file extend.v
    Info (12023): Found entity 1: zExtend File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/extend.v Line: 29
    Info (12023): Found entity 2: sExtend File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/extend.v Line: 38
Info (12021): Found 2 design units, including 2 entities, in source file hex.v
    Info (12023): Found entity 1: HEXs File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/HEX.v Line: 23
    Info (12023): Found entity 2: HEX File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/HEX.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file fsm.v
    Info (12023): Found entity 1: FSM File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/FSM.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file memory.bdf
    Info (12023): Found entity 1: memory
Info (12127): Elaborating entity "multicycle" for the top level hierarchy
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:Control" File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/multicycle.v Line: 67
Critical Warning (10169): Verilog HDL warning at FSM.v(36): the port and data declarations for array port "state" do not specify the same range for each dimension File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/FSM.v Line: 36
Warning (10359): HDL warning at FSM.v(40): see declaration for object "state" File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/FSM.v Line: 40
Warning (10240): Verilog HDL Always Construct warning at FSM.v(106): inferring latch(es) for variable "MDRSel", which holds its previous value in one or more paths through the always construct File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/FSM.v Line: 106
Info (10041): Inferred latch for "MDRSel" at FSM.v(106) File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/FSM.v Line: 106
Info (12128): Elaborating entity "memory" for hierarchy "memory:DataMem" File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/multicycle.v Line: 72
Info (12128): Elaborating entity "mux2to1_8bit" for hierarchy "memory:DataMem|mux2to1_8bit:inst3"
Info (12128): Elaborating entity "DataMemory" for hierarchy "memory:DataMem|DataMemory:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:DataMem|DataMemory:inst|altsyncram:altsyncram_component" File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/DataMemory.v Line: 78
Info (12130): Elaborated megafunction instantiation "memory:DataMem|DataMemory:inst|altsyncram:altsyncram_component" File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/DataMemory.v Line: 78
Info (12133): Instantiated megafunction "memory:DataMem|DataMemory:inst|altsyncram:altsyncram_component" with the following parameter: File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/DataMemory.v Line: 78
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (12125): Using design file db/altsyncram_a1j1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_a1j1 File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/db/altsyncram_a1j1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a1j1" for hierarchy "memory:DataMem|DataMemory:inst|altsyncram:altsyncram_component|altsyncram_a1j1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU" File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/multicycle.v Line: 77
Info (12128): Elaborating entity "RF" for hierarchy "RF:RF_block" File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/multicycle.v Line: 84
Info (12128): Elaborating entity "register_8bit" for hierarchy "register_8bit:IR_reg" File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/multicycle.v Line: 89
Info (12128): Elaborating entity "mux2to1_2bit" for hierarchy "mux2to1_2bit:OpASel_mux" File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/multicycle.v Line: 119
Info (12128): Elaborating entity "mux5to1_8bit" for hierarchy "mux5to1_8bit:ALU2_mux" File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/multicycle.v Line: 144
Info (12128): Elaborating entity "sExtend" for hierarchy "sExtend:SE4" File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/multicycle.v Line: 150
Info (12128): Elaborating entity "zExtend" for hierarchy "zExtend:ZE3" File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/multicycle.v Line: 151
Info (12128): Elaborating entity "zExtend" for hierarchy "zExtend:ZE5" File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/multicycle.v Line: 152
Info (12128): Elaborating entity "HEXs" for hierarchy "HEXs:HEX_display" File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/multicycle.v Line: 223
Info (12128): Elaborating entity "HEX" for hierarchy "HEXs:HEX_display|HEX:hex0" File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/HEX.v Line: 29
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch FSM:Control|MDRSel has unsafe behavior File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/FSM.v Line: 37
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:Control|state[4] File: //SRVD/Homes$/huchenle/Desktop/ECE243/lab7/multicycle/multicycle/FSM.v Line: 62
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 411 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 345 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 906 megabytes
    Info: Processing ended: Wed Mar 29 15:15:48 2017
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:21


