/**
* @file virtgpu.cpp
* 
* BSD 2-Clause License
*
* Copyright (c) 2022-2023, Manas Kamal Choudhury
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* 1. Redistributions of source code must retain the above copyright notice, this
*    list of conditions and the following disclaimer.
*
* 2. Redistributions in binary form must reproduce the above copyright notice,
*    this list of conditions and the following disclaimer in the documentation
*    and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
**/

#include <aurora.h>
#include <audrv.h>
#include <aucon.h>
#include <Drivers/uart.h>
#include <pcie.h>
#include <Drivers/virtio.h>
#include <Mm/vmmngr.h>
#include <Mm/pmmngr.h>
#include <Mm/kmalloc.h>
#include <Hal/AA64/aa64lowlevel.h>
#include <string.h>
#include "virtiogpu.h"
#include "virtscreen.h"
#include <Hal/AA64/gic.h>
#include <Fs/vfs.h>
#include <Fs/Dev/devfs.h>
#include "cmd2d.h"
#include <aurora.h>

#define VIRTIO_PCI_CAP_ID 0x09
#define VIRTIO_PCI_CAP_COMMON_CFG 1
#define VIRTIO_PCI_CAP_DEVICE_CFG 4
#define VIRTIO_STATUS_ACKNOWLEDGE 1
#define VIRTIO_STATUS_DRIVER      2
#define VIRTIO_STATUS_DRIVER_OK   4
#define VIRTIO_STATUS_FEATURES_OK 8


/** feature bits */
#define VIRTIO_GPU_F_VIRGL (1ULL << 0) //virgl mode is supported
#define VIRTIO_GPU_F_EDID  (1ULL << 1) //EDID is supported
#define VIRTIO_GPU_F_RESOURCE_UUID (1ULL << 2) //assigning resources UUIDs 
#define VIRTIO_GPU_F_RESOURCE_BLOB (1ULL << 3) //creating and using size-based blob
#define VIRTIO_GPU_F_CONTEXT_INIT (1ULL << 4) //multiple context types and sync timelines
#define VIRTQ_DESC_F_NEXT  1
#define VIRTQ_DESC_F_WRITE 2

/** static internal usable variables */
static volatile uint8_t* notifyBase;
static uint32_t notifyOffMultiplier;
static bool _is_edid_supported;
static bool _is_virgl_supported;
static struct VirtioQueue *controlq;
static struct VirtioQueue *cursorq;
static void* command_phys;
static void* resp_phys;
static int controlq_sz;
static int cursorq_sz;
static int gpu_resource_id;
static int default_scr_rsrc_id;
/* read inside a spin-wait loop and written only from the IRQ handler --
 * without volatile the compiler has no reason to re-read it each iteration
 * at -O2 and can hoist the load out of the loop entirely, turning the wait
 * into a real infinite spin no matter what the interrupt does. Found this
 * by watching the boot hang silently right after cursorq init with no
 * "command timed out" print ever appearing. --axiss */
static volatile bool _resp_ok;
static uint16_t* notifyAddress;
static VirtioCommonCfg* _cfg;
AuVFSNode* fsnode;

void gpu_reset_device(VirtioCommonCfg* cfg);
/*
* AuDriverUnload -- deattach the driver from
* aurora system
*/
AU_EXTERN AU_EXPORT int AuDriverUnload() {
	gpu_reset_device(_cfg);
	UARTDebugOut("[virtio-gpu]: reset completed \r\n");
	return 0;
}

/**
 * @brief gpu_reset_device -- reset the virtio gpu
 * device
 * @param cfg -- pointer to virtio common config
 */
void gpu_reset_device(VirtioCommonCfg* cfg) {
	/* Reset the device */
	cfg->DeviceStatus = 0;

	isb_flush();
	dsb_ish();

	cfg->DeviceStatus = VIRTIO_STATUS_ACKNOWLEDGE;
	isb_flush();
	dsb_ish();

	cfg->DeviceStatus |= VIRTIO_STATUS_DRIVER;
	isb_flush();
	dsb_ish();

	UARTDebugOut("[virtio-gpu]: reset completed successfully \r\n");
}

/**
 * @brief gpu_feature_negotiate -- check available
 * features of host device and enable only those
 * supported by the driver
 * @param cfg -- pointer to virtio common config
 */
void gpu_feature_negotiate(VirtioCommonCfg* cfg) {

	cfg->DevFeatureSelect = 0;
	isb_flush();
	dsb_ish();
	uint32_t features_lo = cfg->DevFeature;
	cfg->DevFeatureSelect = 1;
	isb_flush();
	dsb_ish();
	uint32_t feature_hi = cfg->DevFeature;
	uint64_t features = ((uint64_t)feature_hi << 32) | features_lo;

	/** examine the supported feature step by step*/
	if (features & VIRTIO_GPU_F_VIRGL) {
		UARTDebugOut("[virtio-gpu]: virgl is supported \r\n");
		_is_virgl_supported = true;
	}

	if (features & VIRTIO_GPU_F_EDID) {
		UARTDebugOut("[virtio-gpu]: edid blob is supported \r\n");
		_is_edid_supported = true;
	}

	uint64_t guestfeatures = 0;
	guestfeatures &= features;

	cfg->GuestFeatureSelect = 0;
	cfg->GuestFeature = guestfeatures & UINT32_MAX;
	isb_flush();
	dsb_ish();

	cfg->GuestFeatureSelect = 1;
	cfg->GuestFeature = (guestfeatures >> 32) & UINT32_MAX;
	isb_flush();
	dsb_ish();
	
	cfg->DeviceStatus |= VIRTIO_STATUS_FEATURES_OK;
	isb_flush();
	dsb_ish();
	if (!(cfg->DeviceStatus & VIRTIO_STATUS_FEATURES_OK)) {
		UARTDebugOut("[aurora]: virtio-gpu didn't accepted driver features, forcing gpu \r\n");
	}

	UARTDebugOut("[virtio-gpu]: features negotiation done \r\n");
}

/**
 * @brief gpu_is_virgl_supported -- returns if
 * virgl is supported by host
 * @return true if supported, false if not supported
 */
bool gpu_is_virgl_supported() {
	return _is_virgl_supported;
}

/**
 * @brief gpu_is_edid_supported -- returns if
 * edid blob is supported by host
 * @return true if supported, false if not supported
 */
bool gpu_is_edid_supported() {
	return _is_edid_supported;
}

/**
 * gpu_initialize_controlq -- initialize the control 
 * queue
 * @param cfg - Pointer to virtio common config
 */
void gpu_initialize_controlq(VirtioCommonCfg* cfg) {
	cfg->QueueSelect = 0;
	isb_flush();
	dsb_ish();

	int queueSz = cfg->QueueSize;
	controlq_sz = queueSz;
	uint64_t queuePhys = (uint64_t)AuPmmngrAllocPage(AURORA_PAGE_NORMAL);//AuPmmngrAllocBlocks(((sizeof(struct VirtioQueue) * queueSz)) / 0x1000);
	memset((void*)queuePhys, 0, 0x1000);
	controlq = (struct VirtioQueue*)AuMapMMIO(queuePhys, 1);
	UARTDebugOut("[virtio-gpu]: controlq size : %d \r\n", queueSz);
	cfg->QueueDesc = queuePhys;
	cfg->QueueAvail = (queuePhys)+OFFSETOF(struct VirtioQueue, available);
	cfg->QueueUsed = (queuePhys)+OFFSETOF(struct VirtioQueue, used);
	cfg->MSix = 0;
	cfg->QueueMSixVector = 0;
	cfg->QueueEnable = 1;
	isb_flush();
	dsb_ish();
	UARTDebugOut("[virtio-gpu]: controlq initialized \r\n");
}

/**
 * @brief gpu_initialize_cursorq -- initialize the cursor queue
 * @param cfg -- Pointer to virtio common config
 */
void gpu_initialize_cursorq(VirtioCommonCfg* cfg) {
	cfg->QueueSelect = 1;
	isb_flush();
	dsb_ish();

	int queueSz = cfg->QueueSize;
	UARTDebugOut("[virtio-gpu]: cursorq size : %d \r\n", queueSz);
	cursorq_sz = queueSz;
	uint64_t queuePhys = (uint64_t)AuPmmngrAllocPage(AURORA_PAGE_NORMAL);
	memset((void*)queuePhys, 0, 0x1000);
	cursorq = (struct VirtioQueue*)AuMapMMIO(queuePhys, 1);
	UARTDebugOut("[virtio-gpu]: controlq size : %d \r\n", queueSz);
	cfg->QueueDesc = queuePhys;
	cfg->QueueAvail = (queuePhys)+OFFSETOF(struct VirtioQueue, available);
	cfg->QueueUsed = (queuePhys)+OFFSETOF(struct VirtioQueue, used);
	cfg->MSix = 0;
	cfg->QueueMSixVector = 0;
	cfg->QueueEnable = 1;
	isb_flush();
	dsb_ish();

	UARTDebugOut("[virtio-gpu]: cursorq initialized \r\n");
}

/**
 * @brief gpu_notify_queue -- notify host that new command
 * is present
 * @param queueIdx -- queue number, zero for controlq and
 * one for cursorq
 */
void gpu_notify_queue(VirtioCommonCfg* cfg, uint16_t queueIdx) {
	cfg->QueueSelect = queueIdx;
	isb_flush();
	dsb_ish();
	uint16_t notify_off = cfg->QueueNotifyOff;
	volatile uint16_t* notifyAddr = (volatile uint16_t*)((uint64_t)notifyBase + notify_off * notifyOffMultiplier);
	*notifyAddr = queueIdx;
	isb_flush();
	dsb_ish();
}

/**
 * @brief gpu_execute_command -- submit a command to gpu
 * @param cfg -- pointer to virtio common config 
 * @param cmd -- Pointer to command struct
 * @param len -- total length of the command
 */
void gpu_execute_command(VirtioCommonCfg* cfg, void* cmd, size_t len) {
	int index = controlq->available.index % controlq_sz;
	memcpy(command_phys, cmd, len);

	controlq->buffers[index].Addr = (uint64_t)V2P((uint64_t)command_phys);
	controlq->buffers[index].Length = len;
    controlq->buffers[index].Flags = VIRTQ_DESC_F_NEXT;
	controlq->buffers[index].Next = (index + 1) % controlq_sz;

	virtio_gpu_ctrl_hdr* resp = (virtio_gpu_ctrl_hdr*)resp_phys;
	memset(resp, 0, sizeof(virtio_gpu_ctrl_hdr));

	controlq->buffers[(index + 1) % controlq_sz].Addr = (uint64_t)V2P((uint64_t)resp_phys);
	controlq->buffers[(index + 1) % controlq_sz].Length = sizeof(virtio_gpu_ctrl_hdr);
	controlq->buffers[(index + 1) % controlq_sz].Flags = VIRTQ_DESC_F_WRITE;

	uint16_t ringSlot = controlq->available.index % controlq_sz;
	controlq->available.ring[ringSlot] = index;
	isb_flush();
	dsb_ish();

	controlq->available.index++;
	isb_flush();
	dsb_ish();

	gpu_notify_queue(cfg, 0);

	/* was waiting on the _resp_ok flag the IRQ handler sets, but the
	 * virtio-gpu SPI apparently never actually reaches the CPU on this
	 * board/config (same commented-out GICSetTargetCPU() as every other
	 * driver here, so it's not obviously that) -- every single command was
	 * burning the full spin budget before giving up, at ~70ms/frame. The
	 * device itself completes commands promptly (confirmed: resp->type
	 * reliably reads back a real VIRTIO_GPU_RESP_OK_NODATA), so poll the
	 * response buffer directly instead of depending on the interrupt --
	 * invalidate + check each spin, same cache-coherency requirement as
	 * the IRQ path had. --axiss */
	uint32_t spin = 2000000;
	dc_ivac((uint64_t)resp_phys);
	while (resp->type == 0 && --spin) {
		dc_ivac((uint64_t)resp_phys);
	}
	if (resp->type == 0)
		UARTDebugOut("[virtio-gpu]: command timed out waiting for response, type=%x\r\n", resp->type);

	memset(command_phys, 0, PAGE_SIZE);
	_resp_ok = false;
}

/**
 * @brief gpu_attach_back_cmd -- attach backing stroe command needs two descriptor
 * previous gpu_execute_command won't satisfy this
 * @param cfg -- pointer to virtio common config
 * @param req -- pointer to request command one
 * @param len1 -- request command one length
 * @param req2 -- pointer to request command two
 * @param len2 -- request command two length
 */
void gpu_attach_back_cmd(VirtioCommonCfg* cfg, void* req, uint32_t len1, void* req2, uint32_t len2) {
	uint16_t idx = controlq->available.index % controlq_sz;

	memcpy(command_phys, req, len1);
	memcpy((void*)((uint64_t)command_phys + len1), req2, len2);

	controlq->buffers[idx].Addr = (uint64_t)V2P((uint64_t)command_phys);
	controlq->buffers[idx].Length = len1;
	controlq->buffers[idx].Flags = VIRTQ_DESC_F_NEXT;
	controlq->buffers[idx].Next = idx + 1;

	controlq->buffers[idx + 1].Addr = (uint64_t)V2P((uint64_t)command_phys) + len1;
	controlq->buffers[idx + 1].Length = len2;
	controlq->buffers[idx + 1].Flags = VIRTQ_DESC_F_NEXT;
	controlq->buffers[idx + 1].Next = idx + 2;

	virtio_gpu_ctrl_hdr* resp = (virtio_gpu_ctrl_hdr*)resp_phys;
	memset(resp, 0, sizeof(virtio_gpu_ctrl_hdr));

	controlq->buffers[idx + 2].Addr = (uint64_t)V2P((uint64_t)resp_phys);
	controlq->buffers[idx + 2].Length = sizeof(virtio_gpu_ctrl_hdr);
	controlq->buffers[idx + 2].Flags = VIRTQ_DESC_F_WRITE;

	controlq->available.ring[idx % controlq_sz] = idx;
	isb_flush();
	dsb_ish();

	controlq->available.index++;
	isb_flush();
	dsb_ish();

	gpu_notify_queue(cfg, 0);

	/* was waiting on the IRQ-set _resp_ok flag, same as gpu_execute_command --
	 * poll the response buffer directly instead, see the comment there. --axiss */
	uint32_t spin = 2000000;
	dc_ivac((uint64_t)resp_phys);
	while (resp->type == 0 && --spin) {
		dc_ivac((uint64_t)resp_phys);
	}
	if (resp->type == 0)
		UARTDebugOut("[virtio-gpu]: attach backing command timed out waiting for response\r\n");

	memset(command_phys, 0, PAGE_SIZE);
	_resp_ok = false;
}


/**
 * @brief gpu_allocate_resource_id -- allocates
 * resource for commands
 * @return newly allocated resource id
 */
int gpu_allocate_resource_id() {
	int id = gpu_resource_id;
	gpu_resource_id += 1;
	return id;
}

/**
 * @brief Virtio-keyboard interrupt handler
 */
void gpu_virt_interrupt(int spinum) {
	/** shoud read the status register **/
	/** but skipping it for now **/
	/* the device DMA-writes this response; without invalidating our cache
	 * line first we keep reading back the zeroed buffer gpu_execute_command
	 * memset before submitting, so every command "times out" even though
	 * the IRQ fires -- same class of bug already fixed for virtio-tablet's
	 * ring reads. Must use the plain dc_ivac() here, not
	 * aa64_dc_ivac_range() -- the range helper calls AA64SleepUS(100),
	 * which busy-waits via a _wfi() loop for the counter to advance. This
	 * function runs in IRQ context (called from GICCallSPIHandler), and
	 * calling a WFI-based delay from inside an interrupt handler deadlocks
	 * the core waiting for a wake event that can't arrive at this priority
	 * -- found by GDB-sampling the stuck PC and landing exactly on that
	 * _wfi(). dc_ivac() itself only needed AU_EXPORT added in
	 * aa64lowlevel.h to be callable from a driver DLL. --axiss */
	dc_ivac((uint64_t)resp_phys);
	dsb_sy_barrier();
	virtio_gpu_ctrl_hdr* resp = (virtio_gpu_ctrl_hdr*)resp_phys;
	switch (resp->type) {
	case VIRTIO_GPU_RESP_OK_NODATA:
		_resp_ok = true;
		break;
	case VIRTIO_GPU_RESP_OK_DISPLAY_INFO:
		UARTDebugOut("[virtio-gpu]: interrupt edid display info changed \r\n");
		break;
	default:
		//UARTDebugOut("[virtio-gpu]: unknown response type : %x \r\n", resp->type);
		break;
	}
}


/**
 * @brief virtio_gpu_iocontrol -- io control for virtio gpu
 * @param file -- Pointer to gpu file struct
 * @param code -- code number
 * @param arg -- data struct passed to this driver
 */
int virtio_gpu_iocontrol(AuVFSNode* file, int code, void* arg) {
	AuFileIOControl* ioctl = (AuFileIOControl*)arg;
	switch (code) {
	case VIRTIO_GPU_CREATE_RESOURCE_2D: {
		int resourceID = ioctl->uint_1;
		uint32_t width = ioctl->ulong_1 & UINT32_MAX;
		uint32_t height = ioctl->ulong_2 & UINT32_MAX;
		virtio_cmd2d_create(resourceID, width, height);
		UARTDebugOut("[virtio-gpu-ioctl]: 2d resource created \r\n");
		break;
	}
	case VIRTIO_GPU_ATTACH_BACKING:
		break;
	case VIRTIO_GPU_TRANSFER_TO_HOST2D: {
		int resourceID = ioctl->uint_1;
		int x = ioctl->ushort_1 & UINT32_MAX;
		int y = ioctl->ushort_2 & UINT32_MAX;
		int w = ioctl->ulong_1 & UINT32_MAX;
		int h = ioctl->ulong_2 & UINT32_MAX;
		virt_gpu_transfer_to_host2d(_cfg, resourceID, x, y, w, h);
		virt_gpu_flush_rect(_cfg, resourceID, x, y,w,h);
		break;
	}
	case VIRTIO_GPU_FLUSH: {
		int resourceID = ioctl->uint_1;
		int x = ioctl->ushort_1 & UINT32_MAX;
		int y = ioctl->ushort_2 & UINT32_MAX;
		int w = ioctl->ulong_1 & UINT32_MAX;
		int h = ioctl->ulong_2 & UINT32_MAX;
		virt_gpu_flush_rect(_cfg, resourceID, x, y, w, h);
		break;
	}
	case VIRTIO_GPU_GET_SCREEN_RSRC_ID:
		return default_scr_rsrc_id;
	}
	return 0;
}

/*
* AuDriverMain -- Main entry for virtio gpu driver
*/
AU_EXTERN AU_EXPORT int AuDriverMain(AuDriver* drv) {
	UARTDebugOut("[virtio-gpu]: hello from inside virtio gpu driver \n");
	/* the driver manager already matched us onto this device by
	 * class/subclass (audrv.cnf) and did the PCI scan -- reuse its
	 * result instead of scanning again --axiss */
	int bus = drv->bus;
	int dev = drv->dev;
	int func = drv->func;
	uint64_t device = drv->device;

	uint64_t bar1 = AuPCIERead(device, PCI_BAR1, bus, dev, func);
	if (bar1 == 0) {
		/* Need to initialize the hardware from zero level */
	}

	_is_edid_supported = false;
	_is_virgl_supported = false;
	_resp_ok = false;
	gpu_resource_id = 1;
	command_phys = (void*)P2V((uint64_t)AuPmmngrAllocPage(AURORA_PAGE_NORMAL));
	resp_phys = (void*)((uint64_t)command_phys + 2048);
	memset(command_phys, 0, PAGE_SIZE);


	uint64_t barLo = AuPCIERead(device, PCI_BAR4, bus, dev, func);
	uint64_t barHi = AuPCIERead(device, PCI_BAR5, bus, dev, func);
	uint64_t bar = ((uint64_t)barHi << 32) | (barLo & ~0xFULL);

	uint64_t finalAddr = (uint64_t)AuMapMMIO(bar, 1);
	VirtioCommonCfg* cfg = (VirtioCommonCfg*)finalAddr;

	uint64_t devcfg_offset;
	//uint32_t notifyOffMultiplier = 0;
	uint8_t cap_ptr = AuPCIERead(device, PCI_CAPABILITIES_PTR, bus, dev, func);
	while (cap_ptr != 0) {
		volatile virtio_pci_cap* cap = (volatile virtio_pci_cap*)(device + cap_ptr);
		if (cap->cap_vndr == VIRTIO_PCI_CAP_ID) {
			if (cap->cfg_type == VIRTIO_PCI_CAP_DEVICE_CFG) {
				devcfg_offset = cap->offset;
				//break;
			}
			if (cap->cfg_type == 2) { //NOTIFY_CFG
				uint64_t nbase = (bar + cap->offset);
				notifyBase = (volatile uint8_t*)AuMapMMIO(nbase, 1);
				virtio_notifier_cap* notify = (virtio_notifier_cap*)cap;
				notifyOffMultiplier = notify->notifer_mult_base;
			}
		}
		cap_ptr = cap->cap_next;
	}
	if (devcfg_offset == 0)
		devcfg_offset = 0x2000;

	struct virtio_gpu_config* gpu_cfg = (struct virtio_gpu_config*)(bar + devcfg_offset);
	UARTDebugOut("[virtio-gpu]: NumQueue : %d \n", cfg->Queues);

	_cfg = cfg;
	/** reset the device first **/
	gpu_reset_device(cfg);

	/** negotiate features **/
	gpu_feature_negotiate(cfg);

	int spiID = AuGICAllocateSPI();
	UARTDebugOut("[virtio-gpu]: spi id: %d \n", spiID);
	if (AuPCIEAllocMSI(device, spiID, bus, dev, func)) {
		UARTDebugOut("[virtio-gpu]: msi/msi-x allocated \r\n");
	}
	GICEnableSPIIRQ(spiID);
	//GICSetTargetCPU(spiID);
	isb_flush();
	dsb_ish();

	GICRegisterSPIHandler(&gpu_virt_interrupt, spiID);

	/** initialize both queues **/
	gpu_initialize_controlq(cfg);
	gpu_initialize_cursorq(cfg);

	enable_irqs();

	/** initialize the screen data and start scanout 0.
	 * Size the GPU resource to the firmware GOP mode. A hardcoded
	 * 1024x768 resource with a 1920-wide compositor stride is what
	 * produced the repeating vertical wallpaper strips on every
	 * mode except 1024x768. --axiss */
	KERNEL_BOOT_INFO* binfo = AuGetBootInfoStruc();
	uint32_t gpu_w = 1024;
	uint32_t gpu_h = 768;
	if (binfo && binfo->X_Resolution && binfo->Y_Resolution) {
		gpu_w = binfo->X_Resolution;
		gpu_h = binfo->Y_Resolution;
	}
	/* A manual loader menu entry (resolutions the firmware GOP never
	 * offers, e.g. 1920x1080) travels separately from the real GOP
	 * geometry so the early console stays valid. Prefer it, validated,
	 * so the desktop scanout follows the chosen size. --axiss */
	if (binfo && binfo->DesktopOverrideWidth >= 640 && binfo->DesktopOverrideWidth <= 4096 &&
		binfo->DesktopOverrideHeight >= 480 && binfo->DesktopOverrideHeight <= 4096) {
		gpu_w = binfo->DesktopOverrideWidth;
		gpu_h = binfo->DesktopOverrideHeight;
		UARTDebugOut("[virtio-gpu]: using desktop override %d x %d\r\n", gpu_w, gpu_h);
	}
	UARTDebugOut("[virtio-gpu]: creating scanout %d x %d\r\n", gpu_w, gpu_h);
	int resource_id = virt_gpu_screen_init(cfg, gpu_w, gpu_h);
	default_scr_rsrc_id = resource_id;
	virt_gpu_alloc_fb(cfg, resource_id);
	virt_gpu_set_scanout(cfg, resource_id, 0);
	virt_gpu_fill_screen(gpu_w, gpu_h, 0xFF000000);
	virt_gpu_transfer_to_host2d(cfg, resource_id, 0, 0, gpu_w, gpu_h);
	virt_gpu_flush(cfg, resource_id);
	/* NOTE: the console-mirror hookup lives kernel-side (audrv resolves
	 * VirtGpuConsolePresent from our export table). Calling the setter
	 * from here faults: driver->kernel imports resolve only through the
	 * k_exports allowlist, which has no console entry. --axiss */
	mask_irqs();

	AuVFSNode* devfs = AuVFSFind("/dev");
	if (!devfs) 
		return 0;
	
	/* avoiding using pipe for latency issue */
	AuVFSNode* node = (AuVFSNode*)kmalloc(sizeof(AuVFSNode));
	memset(node, 0, sizeof(AuVFSNode));
	strcpy(node->filename, "virtiogpu");
	node->flags |= FS_FLAG_DEVICE;
	node->device = cfg;
	node->read = 0; // AuDevInputMiceRead;
	node->write = 0; // AuDevInputMiceWrite;
	node->open = 0;
	node->close = 0;
	node->iocontrol = virtio_gpu_iocontrol; // AuDevMouseIoControl;
	fsnode = node;
	AuDevFSAddFile(devfs, "/", node);
	UARTDebugOut("[virtio_gpu]: registered to device file system \r\n");
	return 0;
}


/**
 * @brief gpu_get_config_pointer -- return the pointer
 * virtio common config descriptor from pcie
 * @return system config descriptor from pcie config space
 */
VirtioCommonCfg* gpu_get_config_pointer() {
	return _cfg;
}

int virt_gpu_default_resource_id() {
	return default_scr_rsrc_id;
}
