
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.565674 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.565674 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.907227 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.907471 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2268.008789 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2268.008789 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.563477 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.563477 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.901367 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.901367 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.374023 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.374023 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021143    0.046275    2.743263 2278.117188 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046275    0.000227 2278.117432 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.009000    0.031069    1.622539 2279.739990 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.031069    0.000000 2279.739990 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008655    0.029417    2.727120 2282.467041 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net263 (net)
                      0.029417    0.000227 2282.467285 ^ output263/A (sky130_fd_sc_hd__buf_2)
     1    0.034193    0.271735    0.323780 2282.791016 ^ output263/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.271827    0.001592 2282.792725 ^ io_west_out[8] (out)
                                           2282.792725   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2282.792725   data arrival time
---------------------------------------------------------------------------------------------
                                           5716.957520   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.565674 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.565674 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.907227 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.907471 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2268.008789 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2268.008789 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.563477 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.563477 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.901367 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.901367 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.374023 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.374023 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021143    0.046275    2.743263 2278.117188 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046275    0.000227 2278.117432 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.009000    0.031069    1.622539 2279.739990 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.031069    0.000000 2279.739990 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.006587    0.026762    2.713705 2282.453613 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net231 (net)
                      0.026762    0.000227 2282.453857 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273378    0.324008 2282.777832 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.273469    0.001592 2282.779541 ^ io_south_out[8] (out)
                                           2282.779541   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2282.779541   data arrival time
---------------------------------------------------------------------------------------------
                                           5716.970703   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.565674 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.565674 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.907227 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.907471 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2268.008789 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2268.008789 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.563477 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.563477 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.901367 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.901367 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.374023 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.374023 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021143    0.046275    2.743263 2278.117188 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046275    0.000227 2278.117432 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.006265    0.028353    2.060460 2280.177979 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net167 (net)
                      0.028353    0.000227 2280.177979 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034154    0.271431    0.323098 2280.501221 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.271522    0.001592 2280.502686 ^ io_east_out[8] (out)
                                           2280.502686   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2280.502686   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.247559   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2263.296143 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2263.296143 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2265.378418 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2265.378418 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.455078 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.455078 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.706055 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.706055 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.790283 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.790283 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2274.027344 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2274.027344 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.012043    0.034928    2.115712 2276.143066 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034928    0.000000 2276.143066 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006000    0.027426    1.638909 2277.781982 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.027426    0.000000 2277.781982 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006742    0.027926    2.216211 2279.998291 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net237 (net)
                      0.027926    0.000227 2279.998535 ^ output237/A (sky130_fd_sc_hd__buf_2)
     1    0.034203    0.271809    0.323098 2280.321533 ^ output237/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.271901    0.001592 2280.323242 ^ io_west_out[13] (out)
                                           2280.323242   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2280.323242   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.426758   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2263.296143 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2263.296143 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2265.378418 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2265.378418 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.455078 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.455078 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.706055 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.706055 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.790283 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.790283 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2274.027344 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2274.027344 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.012043    0.034928    2.115712 2276.143066 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034928    0.000000 2276.143066 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006000    0.027426    1.638909 2277.781982 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.027426    0.000000 2277.781982 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006613    0.027555    2.206434 2279.988525 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net205 (net)
                      0.027555    0.000227 2279.988770 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273498    0.324235 2280.312988 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.273589    0.001592 2280.314453 ^ io_south_out[13] (out)
                                           2280.314453   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2280.314453   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.436035   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.619629 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.619629 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2265.408447 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2265.408447 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.491211 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.491211 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.833984 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.834229 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.748291 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.748291 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2274.150391 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2274.150391 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008143    0.031634    1.824674 2275.975098 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031634    0.000000 2275.975098 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.005600    0.032107    1.821263 2277.796387 ^ cell1/SBwest_out[14] (fpgacell)
                                                         bus1_0[14] (net)
                      0.032107    0.000000 2277.796387 ^ cell0/CBeast_in[14] (fpgacell)
     1    0.006653    0.033279    2.117076 2279.913330 ^ cell0/SBwest_out[14] (fpgacell)
                                                         net238 (net)
                      0.033279    0.000227 2279.913574 ^ output238/A (sky130_fd_sc_hd__buf_2)
     1    0.034236    0.272058    0.325826 2280.239502 ^ output238/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[14] (net)
                      0.272151    0.001819 2280.241211 ^ io_west_out[14] (out)
                                           2280.241211   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2280.241211   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.508789   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.619629 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.619629 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2265.408447 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2265.408447 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.491211 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.491211 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.833984 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.834229 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.748291 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.748291 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2274.150391 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2274.150391 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008143    0.031634    1.824674 2275.975098 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031634    0.000000 2275.975098 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.005600    0.032107    1.821263 2277.796387 ^ cell1/SBwest_out[14] (fpgacell)
                                                         bus1_0[14] (net)
                      0.032107    0.000000 2277.796387 ^ cell0/CBeast_in[14] (fpgacell)
     1    0.006829    0.029664    1.988610 2279.784912 ^ cell0/SBsouth_out[14] (fpgacell)
                                                         net206 (net)
                      0.029664    0.000227 2279.785156 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.272966    0.324917 2280.110107 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[14] (net)
                      0.273056    0.001592 2280.111816 ^ io_south_out[14] (out)
                                           2280.111816   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2280.111816   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.638672   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.565674 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.565674 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.907227 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.907471 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2268.008789 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2268.008789 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.563477 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.563477 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.901367 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.901367 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.374023 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.374023 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.021143    0.046275    2.743263 2278.117188 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046275    0.000227 2278.117432 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.006505    0.026653    1.608441 2279.725830 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net217 (net)
                      0.026653    0.000227 2279.726074 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273379    0.323780 2280.049805 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.273469    0.001592 2280.051514 ^ io_south_out[24] (out)
                                           2280.051514   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2280.051514   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.698730   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.703857 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.704102 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2265.475830 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2265.475830 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.600586 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.600586 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.926025 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.926270 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.802734 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.802734 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.989746 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.989746 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008743    0.035524    1.771468 2275.761230 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035524    0.000000 2275.761230 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005200    0.034030    1.893113 2277.654297 ^ cell1/SBwest_out[15] (fpgacell)
                                                         bus1_0[15] (net)
                      0.034030    0.000000 2277.654297 ^ cell0/CBeast_in[15] (fpgacell)
     1    0.006794    0.036071    1.983835 2279.638184 ^ cell0/SBwest_out[15] (fpgacell)
                                                         net239 (net)
                      0.036071    0.000227 2279.638184 ^ output239/A (sky130_fd_sc_hd__buf_2)
     1    0.034201    0.271801    0.326963 2279.965332 ^ output239/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[15] (net)
                      0.271893    0.001592 2279.966797 ^ io_west_out[15] (out)
                                           2279.966797   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.966797   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.783203   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.674072 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.674072 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2265.451660 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2265.451660 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.531494 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.531494 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.883545 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.883789 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.902344 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.902344 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2274.002930 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2274.002930 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011743    0.036186    1.760327 2275.763184 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036186    0.000000 2275.763184 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006500    0.036580    1.908120 2277.671387 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036580    0.000000 2277.671387 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.007560    0.037575    1.959506 2279.630859 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net236 (net)
                      0.037575    0.000227 2279.631104 ^ output236/A (sky130_fd_sc_hd__buf_2)
     1    0.034269    0.272315    0.327873 2279.958984 ^ output236/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.272408    0.001819 2279.960693 ^ io_west_out[12] (out)
                                           2279.960693   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.960693   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.789551   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.703857 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.704102 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2265.475830 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2265.475830 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.600586 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.600586 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.926025 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.926270 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.802734 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.802734 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.989746 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.989746 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008743    0.035524    1.771468 2275.761230 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035524    0.000000 2275.761230 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005200    0.034030    1.893113 2277.654297 ^ cell1/SBwest_out[15] (fpgacell)
                                                         bus1_0[15] (net)
                      0.034030    0.000000 2277.654297 ^ cell0/CBeast_in[15] (fpgacell)
     1    0.005688    0.030956    1.871740 2279.525879 ^ cell0/SBsouth_out[15] (fpgacell)
                                                         net207 (net)
                      0.030956    0.000227 2279.526123 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273499    0.325826 2279.852051 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[15] (net)
                      0.273589    0.001592 2279.853516 ^ io_south_out[15] (out)
                                           2279.853516   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.853516   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.896484   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.674072 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.674072 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2265.451660 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2265.451660 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.531494 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.531494 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.883545 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.883789 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.902344 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.902344 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2274.002930 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2274.002930 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011743    0.036186    1.760327 2275.763184 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036186    0.000000 2275.763184 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006500    0.036580    1.908120 2277.671387 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036580    0.000000 2277.671387 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.006529    0.028144    1.709168 2279.380371 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net204 (net)
                      0.028144    0.000227 2279.380615 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273495    0.324462 2279.705078 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.273585    0.001592 2279.706787 ^ io_south_out[12] (out)
                                           2279.706787   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.706787   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.043457   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.821533 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.821533 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2265.351318 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2265.351318 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.437500 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.437500 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.698486 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.698486 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.254150 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.254150 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.600342 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.600342 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018643    0.042595    1.643230 2275.243652 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042595    0.000227 2275.243896 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007800    0.029631    1.686885 2276.930664 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.029631    0.000000 2276.930664 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.006587    0.027325    1.950639 2278.881348 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net264 (net)
                      0.027325    0.000227 2278.881592 ^ output264/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.271705    0.322871 2279.204590 ^ output264/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.271797    0.001592 2279.206055 ^ io_west_out[9] (out)
                                           2279.206055   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.206055   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.543945   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.821533 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.821533 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2265.351318 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2265.351318 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.437500 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.437500 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.698486 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.698486 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.254150 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.254150 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.600342 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.600342 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018643    0.042595    1.643230 2275.243652 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042595    0.000227 2275.243896 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007800    0.029631    1.686885 2276.930664 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.029631    0.000000 2276.930664 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.007071    0.027066    1.912895 2278.843750 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net232 (net)
                      0.027066    0.000227 2278.843750 ^ output232/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273376    0.324008 2279.167969 ^ output232/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.273467    0.001592 2279.169434 ^ io_south_out[9] (out)
                                           2279.169434   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.169434   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.581055   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2263.296143 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2263.296143 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2265.378418 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2265.378418 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.455078 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.455078 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.706055 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.706055 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.790283 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.790283 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2274.027344 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2274.027344 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.012043    0.034928    2.115712 2276.143066 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034928    0.000000 2276.143066 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006155    0.027945    2.058869 2278.201904 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net141 (net)
                      0.027945    0.000227 2278.202148 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034288    0.272434    0.323553 2278.525879 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.272526    0.001592 2278.527344 ^ io_east_out[13] (out)
                                           2278.527344   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.527344   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.223145   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.619629 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.619629 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2265.408447 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2265.408447 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.491211 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.491211 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.833984 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.834229 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.748291 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.748291 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2274.150391 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2274.150391 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008143    0.031634    1.824674 2275.975098 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031634    0.000000 2275.975098 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.006978    0.029980    2.065008 2278.040039 ^ cell1/CBeast_out[14] (fpgacell)
                                                         net142 (net)
                      0.029980    0.000227 2278.040283 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034071    0.270809    0.323325 2278.363525 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[14] (net)
                      0.270899    0.001592 2278.365234 ^ io_east_out[14] (out)
                                           2278.365234   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.365234   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.384766   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.725342 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.725342 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2265.170166 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2265.170166 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.219482 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.219482 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2269.310059 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2269.310059 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.810059 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.810059 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2273.045898 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2273.045898 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018794    0.042446    1.461558 2274.507324 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042446    0.000227 2274.507568 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006500    0.027965    1.655962 2276.163574 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.027965    0.000000 2276.163574 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.006794    0.027810    1.845365 2278.009033 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net234 (net)
                      0.027810    0.000227 2278.009277 ^ output234/A (sky130_fd_sc_hd__buf_2)
     1    0.034210    0.271860    0.323098 2278.332275 ^ output234/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.271952    0.001592 2278.333740 ^ io_west_out[10] (out)
                                           2278.333740   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.333740   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.416016   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.725342 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.725342 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2265.170166 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2265.170166 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.219482 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.219482 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2269.310059 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2269.310059 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.810059 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.810059 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2273.045898 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2273.045898 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018794    0.042446    1.461558 2274.507324 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042446    0.000227 2274.507568 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006500    0.027965    1.655962 2276.163574 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.027965    0.000000 2276.163574 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007687    0.027292    1.776698 2277.940186 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net202 (net)
                      0.027292    0.000227 2277.940430 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.272968    0.323780 2278.264404 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.273059    0.001592 2278.265869 ^ io_south_out[10] (out)
                                           2278.265869   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.265869   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.483887   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.565674 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.565674 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.907227 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.907471 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2268.008789 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2268.008789 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.563477 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.563477 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.901367 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.901367 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.374023 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.374023 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.005463    0.028647    2.552270 2277.926270 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net185 (net)
                      0.028647    0.000227 2277.926514 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272927    0.324235 2278.250732 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.273018    0.001592 2278.252197 ^ io_north_out[24] (out)
                                           2278.252197   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.252197   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.497559   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.703857 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.704102 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2265.475830 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2265.475830 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.600586 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.600586 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.926025 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.926270 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.802734 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.802734 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.989746 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.989746 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008743    0.035524    1.771468 2275.761230 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035524    0.000000 2275.761230 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.006166    0.028485    2.122533 2277.883545 ^ cell1/CBeast_out[15] (fpgacell)
                                                         net143 (net)
                      0.028485    0.000227 2277.883789 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.033961    0.269989    0.322188 2278.206055 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[15] (net)
                      0.270079    0.001592 2278.207764 ^ io_east_out[15] (out)
                                           2278.207764   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.207764   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.541992   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.674072 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.674072 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2265.451660 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2265.451660 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.531494 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.531494 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.883545 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.883789 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.902344 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.902344 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2274.002930 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2274.002930 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011743    0.036186    1.760327 2275.763184 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036186    0.000000 2275.763184 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006866    0.028995    2.061825 2277.824951 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net140 (net)
                      0.028995    0.000227 2277.825195 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.033992    0.270221    0.322643 2278.147949 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.270226    0.001592 2278.149414 ^ io_east_out[12] (out)
                                           2278.149414   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.149414   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.600586   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.565674 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.565674 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.907227 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.907471 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2268.008789 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2268.008789 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.563477 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.563477 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.901367 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.901367 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2275.374023 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2275.374023 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.006288    0.028391    2.442903 2277.816895 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net153 (net)
                      0.028391    0.000227 2277.817139 ^ output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033991    0.270211    0.322416 2278.139404 ^ output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.270301    0.001592 2278.141113 ^ io_east_out[24] (out)
                                           2278.141113   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.141113   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.608887   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2263.296143 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2263.296143 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2265.378418 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2265.378418 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.455078 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.455078 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.706055 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.706055 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.790283 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.790283 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2274.027344 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2274.027344 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.012043    0.034928    2.115712 2276.143066 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034928    0.000000 2276.143066 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006547    0.027469    1.630042 2277.773193 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net222 (net)
                      0.027469    0.000227 2277.773438 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273498    0.324235 2278.097656 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.273589    0.001592 2278.099121 ^ io_south_out[29] (out)
                                           2278.099121   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.099121   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.650879   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.591553 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.591797 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2265.011475 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2265.011475 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.083740 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.083740 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2269.237549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2269.237793 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.696045 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.696045 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.833740 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.833740 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010643    0.032128    1.511353 2274.344971 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.032128    0.000000 2274.344971 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006900    0.028488    1.644367 2275.989502 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.028488    0.000000 2275.989502 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006653    0.027576    1.722128 2277.711426 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net235 (net)
                      0.027576    0.000227 2277.711670 ^ output235/A (sky130_fd_sc_hd__buf_2)
     1    0.034141    0.271351    0.322643 2278.034424 ^ output235/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.271443    0.001592 2278.035889 ^ io_west_out[11] (out)
                                           2278.035889   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.035889   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.713867   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.591553 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.591797 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2265.011475 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2265.011475 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.083740 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.083740 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2269.237549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2269.237793 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.696045 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.696045 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.833740 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.833740 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010643    0.032128    1.511353 2274.344971 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.032128    0.000000 2274.344971 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006900    0.028488    1.644367 2275.989502 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.028488    0.000000 2275.989502 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006033    0.025771    1.678018 2277.667480 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net203 (net)
                      0.025771    0.000227 2277.667725 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273384    0.323553 2277.991211 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.273475    0.001592 2277.992920 ^ io_south_out[11] (out)
                                           2277.992920   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.992920   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.757324   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.619629 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.619629 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2265.408447 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2265.408447 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.491211 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.491211 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.833984 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.834229 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.748291 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.748291 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2274.150391 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2274.150391 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.008143    0.031634    1.824674 2275.975098 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031634    0.000000 2275.975098 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.006705    0.029466    1.694389 2277.669434 ^ cell1/SBsouth_out[14] (fpgacell)
                                                         net224 (net)
                      0.029466    0.000227 2277.669678 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.272965    0.324690 2277.994385 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[30] (net)
                      0.273056    0.001592 2277.996094 ^ io_south_out[30] (out)
                                           2277.996094   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.996094   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.753906   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.703857 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.704102 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2265.475830 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2265.475830 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.600586 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.600586 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.926025 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.926270 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.802734 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.802734 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.989746 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.989746 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008743    0.035524    1.771468 2275.761230 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035524    0.000000 2275.761230 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005605    0.030806    1.783746 2277.544922 ^ cell1/SBsouth_out[15] (fpgacell)
                                                         net225 (net)
                      0.030806    0.000227 2277.545166 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273499    0.325826 2277.870850 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[31] (net)
                      0.273589    0.001592 2277.872559 ^ io_south_out[31] (out)
                                           2277.872559   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.872559   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.877930   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.674072 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.674072 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2265.451660 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2265.451660 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.531494 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.531494 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.883545 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.883789 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.902344 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.902344 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2274.002930 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2274.002930 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011743    0.036186    1.760327 2275.763184 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.036186    0.000000 2275.763184 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006405    0.027942    1.659373 2277.422607 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net221 (net)
                      0.027942    0.000227 2277.422852 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273496    0.324462 2277.747314 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.273587    0.001592 2277.748779 ^ io_south_out[28] (out)
                                           2277.748779   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.748779   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.001465   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.821533 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.821533 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2265.351318 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2265.351318 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.437500 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.437500 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.698486 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.698486 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.254150 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.254150 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.600342 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.600342 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018643    0.042595    1.643230 2275.243652 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042595    0.000227 2275.243896 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007666    0.029918    2.067281 2277.311035 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net168 (net)
                      0.029918    0.000227 2277.311279 ^ output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034071    0.270809    0.323325 2277.634766 ^ output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.270899    0.001592 2277.636230 ^ io_east_out[9] (out)
                                           2277.636230   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.636230   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.113770   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.821533 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.821533 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2265.351318 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2265.351318 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.437500 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.437500 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.698486 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.698486 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.254150 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.254150 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.600342 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.600342 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018643    0.042595    1.643230 2275.243652 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042595    0.000227 2275.243896 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007500    0.027537    1.647777 2276.891602 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net218 (net)
                      0.027537    0.000227 2276.891846 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034556    0.274300    0.324917 2277.216797 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.274393    0.001819 2277.218506 ^ io_south_out[25] (out)
                                           2277.218506   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.218506   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.531738   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.725342 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.725342 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2265.170166 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2265.170166 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.219482 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.219482 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2269.310059 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2269.310059 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.810059 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.810059 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2273.045898 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2273.045898 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018794    0.042446    1.461558 2274.507324 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042446    0.000227 2274.507568 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007266    0.029230    2.030674 2276.538330 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net138 (net)
                      0.029230    0.000227 2276.538574 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.033972    0.270071    0.322643 2276.861084 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.270076    0.001592 2276.862793 ^ io_east_out[10] (out)
                                           2276.862793   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.862793   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.887207   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.619629 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.619629 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2265.408447 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2265.408447 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.491211 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.491211 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.833984 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.834229 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.748291 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.748291 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2274.150391 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2274.150391 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.005780    0.027715    2.324441 2276.474854 ^ cell3/CBnorth_out[14] (fpgacell)
                                                         net192 (net)
                      0.027715    0.000227 2276.475098 ^ output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034472    0.273662    0.324462 2276.799561 ^ output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[30] (net)
                      0.273754    0.001592 2276.801025 ^ io_north_out[30] (out)
                                           2276.801025   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.801025   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.949219   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.591553 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.591797 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2265.011475 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2265.011475 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.083740 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.083740 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2269.237549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2269.237793 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.696045 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.696045 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.833740 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.833740 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010643    0.032128    1.511353 2274.344971 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.032128    0.000000 2274.344971 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006265    0.027585    2.052275 2276.397217 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net139 (net)
                      0.027585    0.000227 2276.397461 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034076    0.270847    0.322416 2276.719971 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.270937    0.001592 2276.721436 ^ io_east_out[11] (out)
                                           2276.721436   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.721436   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.028320   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.619629 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.619629 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2265.408447 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2265.408447 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.491211 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.491211 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.833984 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.834229 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.748291 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.748291 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2274.150391 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2274.150391 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.006833    0.029750    2.217803 2276.368164 ^ cell3/CBeast_out[14] (fpgacell)
                                                         net160 (net)
                      0.029750    0.000227 2276.368408 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.270447    0.323098 2276.691650 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[30] (net)
                      0.270452    0.001592 2276.693115 ^ io_east_out[30] (out)
                                           2276.693115   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.693115   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.057129   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.674072 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.674072 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2265.451660 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2265.451660 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.531494 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.531494 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.883545 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.883789 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.902344 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.902344 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2274.002930 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2274.002930 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.006339    0.029800    2.332627 2276.335449 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net189 (net)
                      0.029800    0.000227 2276.335693 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.272633    0.324690 2276.660400 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.272724    0.001592 2276.661865 ^ io_north_out[28] (out)
                                           2276.661865   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.661865   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.088379   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.703857 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.704102 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2265.475830 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2265.475830 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.600586 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.600586 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.926025 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.926270 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.802734 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.802734 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.989746 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.989746 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.006263    0.032639    2.291017 2276.280762 ^ cell3/CBnorth_out[15] (fpgacell)
                                                         net193 (net)
                      0.032639    0.000227 2276.281006 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034430    0.273484    0.326509 2276.607422 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[31] (net)
                      0.273576    0.001592 2276.608887 ^ io_north_out[31] (out)
                                           2276.608887   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.608887   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.141113   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2263.296143 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2263.296143 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2265.378418 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2265.378418 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.455078 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.455078 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.706055 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.706055 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.790283 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.790283 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2274.027344 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2274.027344 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.005539    0.027548    2.231445 2276.258789 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net190 (net)
                      0.027548    0.000227 2276.259033 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034619    0.274762    0.325144 2276.584229 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.274854    0.001592 2276.585693 ^ io_north_out[29] (out)
                                           2276.585693   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.585693   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.164062   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2263.296143 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2263.296143 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2265.378418 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2265.378418 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.455078 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.455078 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.706055 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.706055 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.790283 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.790283 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2274.027344 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2274.027344 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.006131    0.027908    2.120714 2276.148193 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net158 (net)
                      0.027908    0.000227 2276.148438 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033985    0.270166    0.321961 2276.470215 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.270256    0.001592 2276.471924 ^ io_east_out[29] (out)
                                           2276.471924   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.471924   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.278320   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.674072 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.674072 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2265.451660 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2265.451660 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.531494 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.531494 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.883545 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.883789 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.902344 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.902344 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2274.002930 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2274.002930 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.006981    0.029180    2.125489 2276.128418 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net157 (net)
                      0.029180    0.000227 2276.128662 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034166    0.271523    0.323553 2276.452148 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.271614    0.001592 2276.453613 ^ io_east_out[28] (out)
                                           2276.453613   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.453613   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.296387   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.725342 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.725342 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2265.170166 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2265.170166 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.219482 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.219482 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2269.310059 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2269.310059 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.810059 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.810059 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2273.045898 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2273.045898 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018794    0.042446    1.461558 2274.507324 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042446    0.000227 2274.507568 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007816    0.027439    1.587978 2276.095703 ^ cell1/SBsouth_out[10] (fpgacell)
                                                         net219 (net)
                      0.027439    0.000227 2276.095703 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034445    0.273586    0.324235 2276.420166 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.273677    0.001592 2276.421631 ^ io_south_out[26] (out)
                                           2276.421631   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.421631   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.328613   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.703857 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.704102 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2265.475830 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2265.475830 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.600586 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.600586 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.926025 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.926270 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.802734 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.802734 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.989746 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.989746 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.006311    0.028717    2.079332 2276.069092 ^ cell3/CBeast_out[15] (fpgacell)
                                                         net161 (net)
                      0.028717    0.000227 2276.069336 ^ output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034247    0.272129    0.323780 2276.393066 ^ output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[31] (net)
                      0.272221    0.001592 2276.394531 ^ io_east_out[31] (out)
                                           2276.394531   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.394531   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.355957   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.591553 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.591797 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2265.011475 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2265.011475 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.083740 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.083740 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2269.237549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2269.237793 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.696045 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.696045 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.833740 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.833740 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010643    0.032128    1.511353 2274.344971 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.032128    0.000000 2274.344971 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006078    0.025830    1.599801 2275.944824 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net220 (net)
                      0.025830    0.000227 2275.945068 ^ output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.272853    0.323098 2276.268066 ^ output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.272944    0.001592 2276.269775 ^ io_south_out[27] (out)
                                           2276.269775   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.269775   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.480469   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.821533 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.821533 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2265.351318 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2265.351318 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.437500 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.437500 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.698486 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.698486 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.254150 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.254150 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.600342 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.600342 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.005780    0.030608    2.257821 2275.858154 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net186 (net)
                      0.030608    0.000227 2275.858398 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.272634    0.325144 2276.183594 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.272725    0.001592 2276.185059 ^ io_north_out[25] (out)
                                           2276.185059   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.185059   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.564941   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.821533 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.821533 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2265.351318 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2265.351318 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.437500 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.437500 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.698486 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.698486 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.254150 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.254150 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.600342 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.600342 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.007567    0.029777    2.043407 2275.643799 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net154 (net)
                      0.029777    0.000227 2275.644043 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034022    0.270447    0.323098 2275.967041 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.270452    0.001592 2275.968750 ^ io_east_out[25] (out)
                                           2275.968750   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.968750   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.781250   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.565674 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.565674 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.907227 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.907471 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2268.008789 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2268.008789 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.563477 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.563477 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.901367 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.901367 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008740    0.029511    2.727120 2275.628662 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net249 (net)
                      0.029511    0.000227 2275.628906 ^ output249/A (sky130_fd_sc_hd__buf_2)
     1    0.034205    0.271826    0.323780 2275.952637 ^ output249/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.271918    0.001592 2275.954102 ^ io_west_out[24] (out)
                                           2275.954102   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.954102   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.795898   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006576    0.030489    9.940778 2263.565674 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030489    0.000000 2263.565674 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020676    0.045650    2.341494 2265.907227 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045650    0.000227 2265.907471 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2268.008789 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2268.008789 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.007019    0.031184    2.554771 2270.563477 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.031184    0.000000 2270.563477 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.901367 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.901367 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.005379    0.028494    2.540673 2275.442139 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net199 (net)
                      0.028494    0.000227 2275.442383 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034324    0.272684    0.324008 2275.766357 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.272775    0.001592 2275.768066 ^ io_north_out[8] (out)
                                           2275.768066   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.768066   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.982422   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.725342 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.725342 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2265.170166 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2265.170166 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.219482 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.219482 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2269.310059 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2269.310059 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.810059 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.810059 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2273.045898 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2273.045898 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.007639    0.033312    2.087518 2275.133301 ^ cell3/CBnorth_out[10] (fpgacell)
                                                         net187 (net)
                      0.033312    0.000227 2275.133545 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272934    0.326509 2275.460205 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.273025    0.001592 2275.461670 ^ io_north_out[26] (out)
                                           2275.461670   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.461670   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.288574   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.591553 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.591797 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2265.011475 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2265.011475 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.083740 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.083740 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2269.237549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2269.237793 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.696045 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.696045 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.833740 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.833740 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.006321    0.031159    2.129809 2274.963379 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net188 (net)
                      0.031159    0.000227 2274.963623 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272931    0.325599 2275.289307 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.273022    0.001592 2275.291016 ^ io_north_out[27] (out)
                                           2275.291016   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.291016   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.458984   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.725342 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.725342 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2265.170166 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2265.170166 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.219482 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.219482 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2269.310059 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2269.310059 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.810059 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.810059 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2273.045898 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2273.045898 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.007401    0.029416    1.888793 2274.934570 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net155 (net)
                      0.029416    0.000227 2274.934814 ^ output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034112    0.271122    0.323325 2275.258057 ^ output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.271212    0.001592 2275.259766 ^ io_east_out[26] (out)
                                           2275.259766   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.259766   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.490234   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.591553 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.591797 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2265.011475 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2265.011475 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.083740 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.083740 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2269.237549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2269.237793 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.696045 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.696045 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.833740 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.833740 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.006067    0.027262    1.944272 2274.778076 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net156 (net)
                      0.027262    0.000227 2274.778076 ^ output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033981    0.270145    0.321734 2275.099854 ^ output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.270235    0.001592 2275.101562 ^ io_east_out[27] (out)
                                           2275.101562   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.101562   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.648438   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.619629 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.619629 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2265.408447 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2265.408447 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.491211 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.491211 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.833984 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.834229 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.748291 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.748291 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.005883    0.027890    2.490651 2274.238770 ^ cell2/CBnorth_out[14] (fpgacell)
                                                         net174 (net)
                      0.027890    0.000227 2274.239014 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272928    0.324008 2274.562988 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[14] (net)
                      0.273019    0.001592 2274.564697 ^ io_north_out[14] (out)
                                           2274.564697   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.564697   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.185547   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.703857 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.704102 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2265.475830 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2265.475830 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.600586 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.600586 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.926025 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.926270 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.802734 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.802734 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.006199    0.032542    2.396064 2274.198730 ^ cell2/CBnorth_out[15] (fpgacell)
                                                         net175 (net)
                      0.032542    0.000227 2274.198975 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.272637    0.325826 2274.524902 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[15] (net)
                      0.272643    0.001592 2274.526367 ^ io_north_out[15] (out)
                                           2274.526367   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.526367   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.223633   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.674072 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.674072 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2265.451660 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2265.451660 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.531494 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.531494 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.883545 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.883789 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.902344 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.902344 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.006441    0.029960    2.289880 2274.192139 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net172 (net)
                      0.029960    0.000227 2274.192383 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.272633    0.324690 2274.517090 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.272724    0.001592 2274.518799 ^ io_north_out[12] (out)
                                           2274.518799   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.518799   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.230957   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2263.296143 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2263.296143 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2265.378418 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2265.378418 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.455078 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.455078 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.706055 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.706055 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.790283 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.790283 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.005599    0.027659    2.329898 2274.120117 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net173 (net)
                      0.027659    0.000227 2274.120361 ^ output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272929    0.323780 2274.444092 ^ output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.273020    0.001592 2274.445801 ^ io_north_out[13] (out)
                                           2274.445801   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.445801   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.304199   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017176    0.046115    9.671112 2263.296143 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046115    0.000000 2263.296143 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011576    0.034370    2.082288 2265.378418 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034370    0.000000 2265.378418 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2267.455078 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2267.455078 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017685    0.046991    2.250772 2269.706055 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046991    0.000227 2269.706055 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.790283 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.790283 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.006801    0.028002    2.216211 2274.006592 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net254 (net)
                      0.028002    0.000227 2274.006592 ^ output254/A (sky130_fd_sc_hd__buf_2)
     1    0.034217    0.271907    0.323325 2274.330078 ^ output254/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.272000    0.001592 2274.331543 ^ io_west_out[29] (out)
                                           2274.331543   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.331543   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.418457   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017876    0.047919   10.049234 2263.674072 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047919    0.000000 2263.674072 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011276    0.035440    1.777380 2265.451660 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035440    0.000000 2265.451660 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.531494 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.531494 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018385    0.048787    2.351953 2269.883545 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048787    0.000227 2269.883789 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.902344 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.902344 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.007524    0.037519    1.959506 2273.861816 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net253 (net)
                      0.037519    0.000227 2273.862061 ^ output253/A (sky130_fd_sc_hd__buf_2)
     1    0.034144    0.271381    0.327191 2274.189209 ^ output253/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.271388    0.001592 2274.190918 ^ io_west_out[28] (out)
                                           2274.190918   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.190918   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.559570   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016776    0.045232    9.994665 2263.619629 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045232    0.000000 2263.619629 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007676    0.030983    1.788749 2265.408447 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030983    0.000000 2265.408447 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2267.491211 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2267.491211 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017285    0.046106    2.342631 2269.833984 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.046106    0.000227 2269.834229 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.748291 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.748291 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.006748    0.033421    2.117304 2273.865479 ^ cell2/SBwest_out[14] (fpgacell)
                                                         net256 (net)
                      0.033421    0.000227 2273.865723 ^ output256/A (sky130_fd_sc_hd__buf_2)
     1    0.034191    0.271727    0.325599 2274.191406 ^ output256/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[30] (net)
                      0.271819    0.001592 2274.192871 ^ io_west_out[30] (out)
                                           2274.192871   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.192871   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.557129   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.821533 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.821533 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2265.351318 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2265.351318 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.437500 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.437500 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.698486 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.698486 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.254150 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.254150 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.005724    0.030507    2.541583 2273.795654 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net200 (net)
                      0.030507    0.000227 2273.795898 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272930    0.325144 2274.121094 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.273021    0.001592 2274.122559 ^ io_north_out[9] (out)
                                           2274.122559   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.122559   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.627441   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028076    0.067204   10.079021 2263.703857 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067204    0.000227 2263.704102 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008276    0.034921    1.771696 2265.475830 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034921    0.000000 2265.475830 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.600586 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.600586 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028499    0.067930    2.325351 2269.926025 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067930    0.000227 2269.926270 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.802734 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.802734 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.006640    0.035851    1.983608 2273.786377 ^ cell2/SBwest_out[15] (fpgacell)
                                                         net257 (net)
                      0.035851    0.000227 2273.786621 ^ output257/A (sky130_fd_sc_hd__buf_2)
     1    0.034246    0.272134    0.326963 2274.113525 ^ output257/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[31] (net)
                      0.272227    0.001819 2274.115479 ^ io_west_out[31] (out)
                                           2274.115479   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.115479   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.634766   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.725342 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.725342 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2265.170166 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2265.170166 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.219482 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.219482 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2269.310059 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2269.310059 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.810059 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.810059 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007741    0.033468    2.416528 2273.226562 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net170 (net)
                      0.033468    0.000227 2273.226807 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272934    0.326509 2273.553223 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.273025    0.001592 2273.554932 ^ io_north_out[10] (out)
                                           2273.554932   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.554932   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.195312   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007276    0.032908   10.196572 2263.821533 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032908    0.000000 2263.821533 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018176    0.041979    1.529770 2265.351318 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041979    0.000000 2265.351318 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2267.437500 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2267.437500 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007719    0.033587    2.261004 2269.698486 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033587    0.000000 2269.698486 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2271.254150 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2271.254150 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.006748    0.027535    1.950866 2273.205078 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net250 (net)
                      0.027535    0.000227 2273.205322 ^ output250/A (sky130_fd_sc_hd__buf_2)
     1    0.034210    0.271861    0.323098 2273.528320 ^ output250/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.271954    0.001592 2273.530029 ^ io_west_out[25] (out)
                                           2273.530029   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.530029   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.220215   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.591553 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.591797 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2265.011475 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2265.011475 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.083740 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.083740 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2269.237549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2269.237793 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.696045 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.696045 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.006490    0.031420    2.303295 2272.999268 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net171 (net)
                      0.031420    0.000227 2272.999512 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272931    0.325599 2273.324951 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.273022    0.001592 2273.326660 ^ io_north_out[11] (out)
                                           2273.326660   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.326660   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.423340   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008976    0.035195   10.100393 2263.725342 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035195    0.000000 2263.725342 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018276    0.041758    1.444732 2265.170166 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041758    0.000000 2265.170166 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2267.219482 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2267.219482 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009485    0.035881    2.090701 2269.310059 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035881    0.000000 2269.310059 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.810059 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.810059 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006701    0.027693    1.845365 2272.655518 ^ cell2/SBwest_out[10] (fpgacell)
                                                         net251 (net)
                      0.027693    0.000227 2272.655762 ^ output251/A (sky130_fd_sc_hd__buf_2)
     1    0.034257    0.272210    0.323325 2272.979004 ^ output251/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.272303    0.001819 2272.980713 ^ io_west_out[26] (out)
                                           2272.980713   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.980713   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.769043   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021076    0.054069    9.966698 2263.591553 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.054069    0.000227 2263.591797 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010176    0.031173    1.419721 2265.011475 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031173    0.000000 2265.011475 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2267.083740 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2267.083740 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021519    0.054818    2.153911 2269.237549 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054818    0.000227 2269.237793 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.696045 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.696045 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.006670    0.027598    1.722128 2272.417969 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net252 (net)
                      0.027598    0.000227 2272.418213 ^ output252/A (sky130_fd_sc_hd__buf_2)
     1    0.034279    0.272244    0.323325 2272.741699 ^ output252/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.272337    0.001819 2272.743408 ^ io_west_out[27] (out)
                                           2272.743408   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.743408   data arrival time
---------------------------------------------------------------------------------------------
                                           5727.006348   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008271    0.039506    9.938958 2263.563965 ^ cell0/SBsouth_out[2] (fpgacell)
                                                         net223 (net)
                      0.039506    0.000227 2263.564209 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273512    0.329692 2263.893799 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.273517    0.001592 2263.895508 ^ io_south_out[2] (out)
                                           2263.895508   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.895508   data arrival time
---------------------------------------------------------------------------------------------
                                           5735.854980   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.009271    0.038890    9.876658 2263.501709 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net255 (net)
                      0.038890    0.000227 2263.501709 ^ output255/A (sky130_fd_sc_hd__buf_2)
     1    0.034335    0.272812    0.328782 2263.830566 ^ output255/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.272906    0.001819 2263.832520 ^ io_west_out[2] (out)
                                           2263.832520   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.832520   data arrival time
---------------------------------------------------------------------------------------------
                                           5735.917480   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006764    0.035131    9.743645 2263.368652 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net261 (net)
                      0.035131    0.000227 2263.368896 ^ output261/A (sky130_fd_sc_hd__buf_2)
     1    0.034118    0.271185    0.326054 2263.694824 ^ output261/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.271277    0.001592 2263.696533 ^ io_west_out[6] (out)
                                           2263.696533   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.696533   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.053711   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006844    0.035240    9.709311 2263.334229 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net233 (net)
                      0.035240    0.000227 2263.334473 ^ output233/A (sky130_fd_sc_hd__buf_2)
     1    0.034191    0.271730    0.326509 2263.660889 ^ output233/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.271822    0.001592 2263.662598 ^ io_west_out[0] (out)
                                           2263.662598   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.662598   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.087891   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006653    0.028845    9.587212 2263.212158 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net258 (net)
                      0.028845    0.000227 2263.212402 ^ output258/A (sky130_fd_sc_hd__buf_2)
     1    0.034207    0.271835    0.323553 2263.535889 ^ output258/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.271928    0.001819 2263.537842 ^ io_west_out[3] (out)
                                           2263.537842   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.537842   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.212402   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006090    0.036796    9.554469 2263.179443 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net229 (net)
                      0.036796    0.000227 2263.179688 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034445    0.273592    0.328555 2263.508301 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.273597    0.001592 2263.509766 ^ io_south_out[6] (out)
                                           2263.509766   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.509766   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.240723   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005688    0.027096    9.528094 2263.153076 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net226 (net)
                      0.027096    0.000227 2263.153320 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.272970    0.323780 2263.477051 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.273060    0.001592 2263.478516 ^ io_south_out[3] (out)
                                           2263.478516   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.478516   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.271484   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006488    0.028461    9.530823 2263.155762 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net244 (net)
                      0.028461    0.000227 2263.156006 ^ output244/A (sky130_fd_sc_hd__buf_2)
     1    0.034130    0.271263    0.323098 2263.479004 ^ output244/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.271356    0.001592 2263.480713 ^ io_west_out[1] (out)
                                           2263.480713   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.480713   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.269531   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006388    0.027627    9.487621 2263.112549 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net212 (net)
                      0.027627    0.000227 2263.112793 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273497    0.324235 2263.437012 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.273588    0.001592 2263.438721 ^ io_south_out[1] (out)
                                           2263.438721   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.438721   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.311523   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008129    0.030274    9.464884 2263.089844 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net201 (net)
                      0.030274    0.000227 2263.090088 ^ output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.272967    0.325144 2263.415283 ^ output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.273057    0.001592 2263.416748 ^ io_south_out[0] (out)
                                           2263.416748   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.416748   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.333496   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006818    0.027860    9.427822 2263.052734 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net260 (net)
                      0.027860    0.000227 2263.052979 ^ output260/A (sky130_fd_sc_hd__buf_2)
     1    0.034191    0.271721    0.323098 2263.375977 ^ output260/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.271813    0.001592 2263.377686 ^ io_west_out[5] (out)
                                           2263.377686   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.377686   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.372559   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005629    0.024672    9.353926 2262.978760 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net228 (net)
                      0.024672    0.000227 2262.979004 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273390    0.322871 2263.302002 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.273481    0.001592 2263.303467 ^ io_south_out[5] (out)
                                           2263.303467   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.303467   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.446777   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006353    0.026219    9.358019 2262.982910 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net259 (net)
                      0.026219    0.000227 2262.983154 ^ output259/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.271583    0.322188 2263.305420 ^ output259/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.271675    0.001592 2263.306885 ^ io_west_out[4] (out)
                                           2263.306885   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.306885   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.443359   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005633    0.024826    9.337782 2262.962646 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net227 (net)
                      0.024826    0.000227 2262.962891 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273389    0.323098 2263.286133 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.273480    0.001592 2263.287598 ^ io_south_out[4] (out)
                                           2263.287598   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.287598   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.462402   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007100    0.029309    9.330506 2262.955322 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net262 (net)
                      0.029309    0.000227 2262.955566 ^ output262/A (sky130_fd_sc_hd__buf_2)
     1    0.034264    0.272260    0.324008 2263.279785 ^ output262/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.272353    0.001819 2263.281494 ^ io_west_out[7] (out)
                                           2263.281494   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.281494   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.468750   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.625000 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.625000 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006029    0.026217    9.255928 2262.880859 ^ cell0/SBsouth_out[7] (fpgacell)
                                                         net230 (net)
                      0.026217    0.000227 2262.881104 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.272851    0.323325 2263.204346 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.272941    0.001592 2263.206055 ^ io_south_out[7] (out)
                                           2263.206055   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.206055   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.544434   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.005995    0.027295    2.182333 2253.918945 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net166 (net)
                      0.027295    0.000227 2253.919189 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034173    0.271580    0.322643 2254.241699 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.271672    0.001592 2254.243408 ^ io_east_out[7] (out)
                                           2254.243408   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2254.243408   data arrival time
---------------------------------------------------------------------------------------------
                                           5745.506348   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.014043    0.036931    1.813532 2251.736328 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036931    0.000227 2251.736572 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.005905    0.026054    1.794433 2253.531006 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net216 (net)
                      0.026054    0.000227 2253.531250 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.272852    0.323325 2253.854492 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.272942    0.001592 2253.856201 ^ io_south_out[23] (out)
                                           2253.856201   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.856201   data arrival time
---------------------------------------------------------------------------------------------
                                           5745.894043   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.005580    0.028253    2.442448 2252.365234 ^ cell3/CBnorth_out[7] (fpgacell)
                                                         net184 (net)
                      0.028253    0.000227 2252.365479 ^ output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272926    0.324235 2252.689697 ^ output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.273017    0.001592 2252.691406 ^ io_north_out[23] (out)
                                           2252.691406   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2252.691406   data arrival time
---------------------------------------------------------------------------------------------
                                           5747.059082   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.922852 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.922852 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.006215    0.027652    2.185971 2252.108887 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net152 (net)
                      0.027652    0.000227 2252.109131 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034173    0.271571    0.322871 2252.431885 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.271662    0.001592 2252.433594 ^ io_east_out[23] (out)
                                           2252.433594   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2252.433594   data arrival time
---------------------------------------------------------------------------------------------
                                           5747.316406   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006545    0.029191   10.217946 2250.468262 ^ cell2/CBnorth_out[2] (fpgacell)
                                                         net191 (net)
                      0.029191    0.000227 2250.468506 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272928    0.324690 2250.793213 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.273019    0.001592 2250.794922 ^ io_north_out[2] (out)
                                           2250.794922   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.794922   data arrival time
---------------------------------------------------------------------------------------------
                                           5748.955078   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005490    0.029144   10.212261 2250.462646 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net169 (net)
                      0.029144    0.000227 2250.462891 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272927    0.324462 2250.787354 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.273019    0.001592 2250.788818 ^ io_north_out[0] (out)
                                           2250.788818   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.788818   data arrival time
---------------------------------------------------------------------------------------------
                                           5748.961426   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005199    0.027615   10.096756 2250.347168 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net180 (net)
                      0.027615    0.000227 2250.347412 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.272634    0.323553 2250.670898 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.272724    0.001592 2250.672607 ^ io_north_out[1] (out)
                                           2250.672607   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.672607   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.077637   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005907    0.029059   10.059239 2250.309570 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net194 (net)
                      0.029059    0.000227 2250.309814 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034634    0.274873    0.326054 2250.635986 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.274966    0.001592 2250.637451 ^ io_north_out[3] (out)
                                           2250.637451   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.637451   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.112793   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006798    0.030157   10.043096 2250.293457 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net195 (net)
                      0.030157    0.000227 2250.293701 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272929    0.324917 2250.618652 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.273020    0.001592 2250.620117 ^ io_north_out[4] (out)
                                           2250.620117   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.620117   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.129883   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006241    0.029645   10.026043 2250.276367 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net196 (net)
                      0.029645    0.000227 2250.276611 ^ output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.272633    0.324690 2250.601318 ^ output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.272724    0.001592 2250.603027 ^ io_north_out[5] (out)
                                           2250.603027   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.603027   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.146973   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005759    0.028587    9.904625 2250.155029 ^ cell2/CBnorth_out[7] (fpgacell)
                                                         net198 (net)
                      0.028587    0.000227 2250.155273 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034620    0.274766    0.325599 2250.480713 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.274858    0.001592 2250.482422 ^ io_north_out[7] (out)
                                           2250.482422   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.482422   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.267578   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005799    0.028461    9.888026 2250.138428 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net197 (net)
                      0.028461    0.000227 2250.138672 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272926    0.324235 2250.462891 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.273017    0.001592 2250.464355 ^ io_north_out[6] (out)
                                           2250.464355   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.464355   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.285645   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.009248    0.038813    9.879841 2250.130127 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net242 (net)
                      0.038813    0.000227 2250.130371 ^ output242/A (sky130_fd_sc_hd__buf_2)
     1    0.034132    0.271295    0.327645 2250.458008 ^ output242/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.271301    0.001592 2250.459717 ^ io_west_out[18] (out)
                                           2250.459717   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.459717   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.290527   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006936    0.035384    9.747282 2249.997559 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net247 (net)
                      0.035384    0.000227 2249.997803 ^ output247/A (sky130_fd_sc_hd__buf_2)
     1    0.034267    0.272292    0.326963 2250.324951 ^ output247/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.272385    0.001819 2250.326660 ^ io_west_out[22] (out)
                                           2250.326660   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.326660   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.423828   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006601    0.034880    9.712039 2249.962402 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net240 (net)
                      0.034880    0.000227 2249.962646 ^ output240/A (sky130_fd_sc_hd__buf_2)
     1    0.034244    0.272122    0.326509 2250.289062 ^ output240/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.272214    0.001819 2250.291016 ^ io_west_out[16] (out)
                                           2250.291016   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.291016   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.458984   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006701    0.028905    9.590395 2249.840820 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net243 (net)
                      0.028905    0.000227 2249.841064 ^ output243/A (sky130_fd_sc_hd__buf_2)
     1    0.034205    0.271825    0.323553 2250.164551 ^ output243/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.271917    0.001592 2250.166016 ^ io_west_out[19] (out)
                                           2250.166016   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.166016   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.583984   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006648    0.028720    9.534461 2249.784912 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net241 (net)
                      0.028720    0.000227 2249.785156 ^ output241/A (sky130_fd_sc_hd__buf_2)
     1    0.034267    0.272282    0.323780 2250.108887 ^ output241/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.272375    0.001819 2250.110596 ^ io_west_out[17] (out)
                                           2250.110596   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.110596   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.639160   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006701    0.027712    9.431005 2249.681396 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net246 (net)
                      0.027712    0.000227 2249.681641 ^ output246/A (sky130_fd_sc_hd__buf_2)
     1    0.034257    0.272208    0.323325 2250.004883 ^ output246/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.272300    0.001819 2250.006836 ^ io_west_out[21] (out)
                                           2250.006836   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.006836   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.743164   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006517    0.026434    9.361429 2249.611816 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net245 (net)
                      0.026434    0.000227 2249.612061 ^ output245/A (sky130_fd_sc_hd__buf_2)
     1    0.034361    0.272866    0.323325 2249.935303 ^ output245/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.272960    0.001819 2249.937256 ^ io_west_out[20] (out)
                                           2249.937256   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.937256   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.812988   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2240.250244 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2240.250244 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.007036    0.029228    9.333690 2249.583984 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net248 (net)
                      0.029228    0.000227 2249.584229 ^ output248/A (sky130_fd_sc_hd__buf_2)
     1    0.034132    0.271280    0.323325 2249.907715 ^ output248/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.271372    0.001592 2249.909180 ^ io_west_out[23] (out)
                                           2249.909180   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.909180   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.841309   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.005867    0.039451    1.704620 2240.478271 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net151 (net)
                      0.039451    0.000227 2240.478516 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033992    0.270237    0.327418 2240.805908 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.270242    0.001592 2240.807373 ^ io_east_out[22] (out)
                                           2240.807373   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.807373   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.942383   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007719    0.031484    2.107527 2238.773682 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031484    0.000000 2238.773682 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.005739    0.028347    1.625494 2240.399170 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net183 (net)
                      0.028347    0.000227 2240.399170 ^ output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272926    0.324235 2240.723633 ^ output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.273017    0.001592 2240.725098 ^ io_north_out[22] (out)
                                           2240.725098   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.725098   data arrival time
---------------------------------------------------------------------------------------------
                                           5759.025391   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.006031    0.040129    2.225533 2238.891602 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net165 (net)
                      0.040129    0.000227 2238.891846 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034076    0.270862    0.328100 2239.219971 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.270867    0.001592 2239.221436 ^ io_east_out[6] (out)
                                           2239.221436   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2239.221436   data arrival time
---------------------------------------------------------------------------------------------
                                           5760.528809   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.842773 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.842773 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.930420 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.930420 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018343    0.067369    1.735316 2236.665771 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.067369    0.000227 2236.666016 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005947    0.036496    1.773742 2238.439697 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net215 (net)
                      0.036496    0.000227 2238.439941 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273507    0.328328 2238.768311 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.273513    0.001592 2238.770020 ^ io_south_out[22] (out)
                                           2238.770020   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2238.770020   data arrival time
---------------------------------------------------------------------------------------------
                                           5760.979980   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.006139    0.029485    2.057277 2225.427246 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net182 (net)
                      0.029485    0.000227 2225.427490 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034324    0.272686    0.324462 2225.751953 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.272776    0.001592 2225.753418 ^ io_north_out[21] (out)
                                           2225.753418   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2225.753418   data arrival time
---------------------------------------------------------------------------------------------
                                           5773.996582   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007451    0.031549    2.378101 2223.369873 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031549    0.000000 2223.369873 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.006806    0.028624    1.860371 2225.230225 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net150 (net)
                      0.028624    0.000227 2225.230469 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034087    0.270929    0.322871 2225.553467 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.271020    0.001592 2225.554932 ^ io_east_out[21] (out)
                                           2225.554932   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2225.554932   data arrival time
---------------------------------------------------------------------------------------------
                                           5774.195312   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.006666    0.028396    2.179832 2223.171631 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net164 (net)
                      0.028396    0.000227 2223.171875 ^ output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033961    0.269989    0.322188 2223.494141 ^ output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.270078    0.001592 2223.495605 ^ io_east_out[5] (out)
                                           2223.495605   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2223.495605   data arrival time
---------------------------------------------------------------------------------------------
                                           5776.254883   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2209.319824 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2209.319824 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2219.164795 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2219.164795 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.018094    0.041486    1.826720 2220.991699 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041486    0.000227 2220.991699 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.005505    0.024504    1.707122 2222.698975 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net214 (net)
                      0.024504    0.000227 2222.699219 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273391    0.322871 2223.021973 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.273481    0.001592 2223.023682 ^ io_south_out[21] (out)
                                           2223.023682   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2223.023682   data arrival time
---------------------------------------------------------------------------------------------
                                           5776.726562   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.006685    0.029979    2.133902 2209.984131 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net181 (net)
                      0.029979    0.000227 2209.984375 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034623    0.274921    0.326281 2210.310791 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.275013    0.001592 2210.312256 ^ io_north_out[20] (out)
                                           2210.312256   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.312256   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.437988   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007943    0.031910    2.359911 2207.850342 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031910    0.000000 2207.850342 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.006767    0.028775    1.922444 2209.772705 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net149 (net)
                      0.028775    0.000227 2209.772949 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034030    0.270501    0.322643 2210.095703 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.270591    0.001592 2210.097168 ^ io_east_out[20] (out)
                                           2210.097168   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.097168   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.652832   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.006866    0.028935    2.146635 2207.636963 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net163 (net)
                      0.028935    0.000227 2207.637207 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034060    0.270727    0.322871 2207.960205 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.270817    0.001592 2207.961670 ^ io_east_out[4] (out)
                                           2207.961670   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2207.961670   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.788574   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.770996 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.770996 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.608398 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.608398 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.018094    0.041602    1.881745 2205.490234 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041602    0.000227 2205.490479 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.005678    0.024886    1.656190 2207.146484 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net213 (net)
                      0.024886    0.000227 2207.146729 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.272859    0.322643 2207.469482 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.272949    0.001592 2207.470947 ^ io_south_out[20] (out)
                                           2207.470947   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2207.470947   data arrival time
---------------------------------------------------------------------------------------------
                                           5792.279297   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.005739    0.028773    1.945409 2194.248779 ^ cell3/CBnorth_out[3] (fpgacell)
                                                         net179 (net)
                      0.028773    0.000227 2194.249023 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272927    0.324462 2194.573486 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.273018    0.001592 2194.575195 ^ io_north_out[19] (out)
                                           2194.575195   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.575195   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.174805   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006843    0.030534    2.358093 2192.303467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030534    0.000000 2192.303467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.013588    0.039887    1.864464 2194.167969 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net147 (net)
                      0.039887    0.000227 2194.167969 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.033988    0.270203    0.327645 2194.495605 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.270209    0.001592 2194.497314 ^ io_east_out[19] (out)
                                           2194.497314   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.497314   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.252930   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.013565    0.039836    2.277148 2192.222412 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net162 (net)
                      0.039836    0.000227 2192.222656 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034154    0.271449    0.328328 2192.551025 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.271454    0.001592 2192.552490 ^ io_east_out[3] (out)
                                           2192.552490   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2192.552490   data arrival time
---------------------------------------------------------------------------------------------
                                           5807.197266   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2178.138916 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2178.138916 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2188.150879 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2188.150879 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025244    0.059560    1.794206 2189.945068 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059560    0.000227 2189.945312 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.005816    0.027338    1.828994 2191.774170 ^ cell1/SBsouth_out[3] (fpgacell)
                                                         net211 (net)
                      0.027338    0.000227 2191.774414 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273375    0.324235 2192.098633 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.273465    0.001592 2192.100342 ^ io_south_out[19] (out)
                                           2192.100342   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2192.100342   data arrival time
---------------------------------------------------------------------------------------------
                                           5807.649414   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.006580    0.029247    2.119350 2178.495117 ^ cell3/CBnorth_out[2] (fpgacell)
                                                         net178 (net)
                      0.029247    0.000227 2178.495361 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.272632    0.324462 2178.819824 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.272723    0.001592 2178.821533 ^ io_north_out[18] (out)
                                           2178.821533   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2178.821533   data arrival time
---------------------------------------------------------------------------------------------
                                           5820.928711   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007643    0.030915    2.256229 2176.375977 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030915    0.000000 2176.375977 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.008104    0.027748    2.104116 2178.479980 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net146 (net)
                      0.027748    0.000227 2178.480225 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034169    0.271546    0.322871 2178.802979 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.271637    0.001592 2178.804688 ^ io_east_out[18] (out)
                                           2178.804688   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2178.804688   data arrival time
---------------------------------------------------------------------------------------------
                                           5820.945312   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007969    0.027595    2.240995 2176.360596 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net159 (net)
                      0.027595    0.000227 2176.360840 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.271452    0.322871 2176.683838 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.271543    0.001592 2176.685303 ^ io_east_out[2] (out)
                                           2176.685303   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2176.685303   data arrival time
---------------------------------------------------------------------------------------------
                                           5823.064453   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2162.065186 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2162.065186 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2172.309570 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2172.309570 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030344    0.092004    1.809895 2174.119385 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.092004    0.000227 2174.119629 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.008178    0.039317    1.978606 2176.098145 ^ cell1/SBsouth_out[2] (fpgacell)
                                                         net210 (net)
                      0.039317    0.000227 2176.098389 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273511    0.329692 2176.428223 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.273517    0.001592 2176.429688 ^ io_south_out[18] (out)
                                           2176.429688   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2176.429688   data arrival time
---------------------------------------------------------------------------------------------
                                           5823.320312   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.005263    0.027731    2.141860 2162.637695 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net177 (net)
                      0.027731    0.000227 2162.637939 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272929    0.324008 2162.961914 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.273020    0.001592 2162.963623 ^ io_north_out[17] (out)
                                           2162.963623   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2162.963623   data arrival time
---------------------------------------------------------------------------------------------
                                           5836.786621   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006894    0.030457    2.560682 2160.495850 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030457    0.000000 2160.495850 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014567    0.040887    2.062961 2162.558838 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net145 (net)
                      0.040887    0.000227 2162.559082 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.033989    0.270215    0.328100 2162.887207 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.270220    0.001592 2162.888672 ^ io_east_out[17] (out)
                                           2162.888672   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2162.888672   data arrival time
---------------------------------------------------------------------------------------------
                                           5836.861816   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.014765    0.041199    2.477236 2160.412354 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net148 (net)
                      0.041199    0.000227 2160.412598 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034065    0.270783    0.328555 2160.741211 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.270788    0.001592 2160.742676 ^ io_east_out[1] (out)
                                           2160.742676   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2160.742676   data arrival time
---------------------------------------------------------------------------------------------
                                           5839.007324   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2146.221680 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2146.221680 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2156.243164 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2156.243164 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032544    0.072421    1.691888 2157.935059 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072421    0.000227 2157.935059 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006305    0.027492    1.951776 2159.886963 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net209 (net)
                      0.027492    0.000227 2159.887207 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.273498    0.324235 2160.211426 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.273589    0.001592 2160.212891 ^ io_south_out[17] (out)
                                           2160.212891   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2160.212891   data arrival time
---------------------------------------------------------------------------------------------
                                           5839.537109   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.005380    0.028942    2.248271 2146.701660 ^ cell3/CBnorth_out[0] (fpgacell)
                                                         net176 (net)
                      0.028942    0.000227 2146.701660 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.272927    0.324462 2147.026123 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.273018    0.001592 2147.027832 ^ io_north_out[16] (out)
                                           2147.027832   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2147.027832   data arrival time
---------------------------------------------------------------------------------------------
                                           5852.722168   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006894    0.031421    2.633669 2144.453369 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031421    0.000000 2144.453369 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.014206    0.040816    1.995886 2146.449219 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net144 (net)
                      0.040816    0.000227 2146.449463 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034065    0.270786    0.328328 2146.777832 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.270792    0.001592 2146.779297 ^ io_east_out[16] (out)
                                           2146.779297   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2146.779297   data arrival time
---------------------------------------------------------------------------------------------
                                           5852.970703   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.014066    0.040593    2.376965 2144.196533 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net137 (net)
                      0.040593    0.000227 2144.196777 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.033972    0.270088    0.327873 2144.524658 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.270093    0.001592 2144.526367 ^ io_east_out[0] (out)
                                           2144.526367   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2144.526367   data arrival time
---------------------------------------------------------------------------------------------
                                           5855.223633   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
     1    0.006376    0.029638   11.237717 2012.092896 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029638    0.000000 2012.092896 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032075    0.071580    1.552280 2013.645142 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071580    0.000227 2013.645386 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2016.157227 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2016.157227 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.865479 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.865479 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006376    0.030614   10.220447 2028.085938 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030614    0.000000 2028.085938 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032275    0.071963    1.549324 2029.635254 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071963    0.000227 2029.635498 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2032.042236 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2032.042236 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2034.243652 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2034.243652 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007176    0.030199   10.189525 2044.433228 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030199    0.000000 2044.433228 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029876    0.090840    1.866738 2046.299927 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090840    0.000227 2046.300171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.574463 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.574463 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2050.279785 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2050.279785 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006376    0.029797   10.052191 2060.332031 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029797    0.000000 2060.332031 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024776    0.058737    1.422904 2061.754883 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058737    0.000227 2061.755127 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2064.072510 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2064.072510 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.910889 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.910889 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007476    0.031231   10.012173 2075.923096 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031231    0.000000 2075.923096 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017576    0.040918    1.459284 2077.382324 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040918    0.000000 2077.382324 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.566406 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.566406 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2081.457764 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2081.457764 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006976    0.030801   10.007626 2091.465332 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030801    0.000000 2091.465332 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017576    0.040803    1.407443 2092.872803 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040803    0.000000 2092.872803 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2095.087646 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2095.087646 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.979492 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.979492 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007276    0.030806    9.867790 2106.847168 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030806    0.000000 2106.847168 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017876    0.066138    1.306717 2108.154053 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.066138    0.000000 2108.154053 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2110.480713 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2110.480713 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2112.385498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2112.385498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008876    0.033311    9.909627 2122.294922 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033311    0.000000 2122.294922 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013576    0.036349    1.408580 2123.703613 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036349    0.000000 2123.703613 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.911377 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.911377 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009319    0.033940    2.448587 2128.360107 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033940    0.000000 2128.360107 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.852295 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.852295 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.836670 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.836670 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032744    0.072801    1.982699 2141.819336 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072801    0.000227 2141.819580 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.008005    0.030095    1.886974 2143.706543 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net208 (net)
                      0.030095    0.000227 2143.706787 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.272966    0.325144 2144.031982 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.273057    0.001592 2144.033447 ^ io_south_out[16] (out)
                                           2144.033447   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2144.033447   data arrival time
---------------------------------------------------------------------------------------------
                                           5855.716309   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013332    0.860089 ^ cell3/clk (fpgacell)
     3    0.040236    0.198977    1.962853    2.822943 ^ cell3/config_data_out (fpgacell)
                                                         net136 (net)
                      0.199108    0.007333    2.830276 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034391    0.273488    0.403941    3.234216 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.273494    0.001625    3.235842 ^ config_data_out (out)
                                              3.235842   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -3.235842   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.514160   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011278    0.052625    0.035470 2000.035522 v config_en (in)
                                                         config_en (net)
                      0.052633    0.000000 2000.035522 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131602    0.132891    0.282625 2000.318115 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.133713    0.008868 2000.327026 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.208935    0.183812    0.314230 2000.641235 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.313217    0.128694 2000.769897 v cell0/config_en (fpgacell)
                                           2000.769897   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027730    0.204256    0.141881 10000.141602 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000 10000.141602 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.331966 10000.473633 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009095 10000.483398 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359250 10000.841797 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013642 10000.855469 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.605469   clock uncertainty
                                  0.000000 10000.605469   clock reconvergence pessimism
                                 -3.151180 9997.454102   library setup time
                                           9997.454102   data required time
---------------------------------------------------------------------------------------------
                                           9997.454102   data required time
                                           -2000.769897   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.684082   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011278    0.052625    0.035470 2000.035522 v config_en (in)
                                                         config_en (net)
                      0.052633    0.000000 2000.035522 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131602    0.132891    0.282625 2000.318115 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.133713    0.008868 2000.327026 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.208935    0.183812    0.314230 2000.641235 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.290822    0.112323 2000.753540 v cell1/config_en (fpgacell)
                                           2000.753540   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027730    0.204256    0.141881 10000.141602 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000 10000.141602 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.331966 10000.473633 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002728 10000.476562 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370164 10000.846680 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033651 10000.880859 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.629883   clock uncertainty
                                  0.000000 10000.629883   clock reconvergence pessimism
                                 -3.151180 9997.478516   library setup time
                                           9997.478516   data required time
---------------------------------------------------------------------------------------------
                                           9997.478516   data required time
                                           -2000.753540   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.725098   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011278    0.052625    0.035470 2000.035522 v config_en (in)
                                                         config_en (net)
                      0.052633    0.000000 2000.035522 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131602    0.132891    0.282625 2000.318115 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.144263    0.030013 2000.348145 v cell2/config_en (fpgacell)
                                           2000.348145   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027730    0.204256    0.141881 10000.141602 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000 10000.141602 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.331966 10000.473633 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009095 10000.483398 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359250 10000.841797 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014552 10000.856445 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.606445   clock uncertainty
                                  0.000000 10000.606445   clock reconvergence pessimism
                                 -3.151180 9997.455078   library setup time
                                           9997.455078   data required time
---------------------------------------------------------------------------------------------
                                           9997.455078   data required time
                                           -2000.348145   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.106934   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011278    0.052625    0.035470 2000.035522 v config_en (in)
                                                         config_en (net)
                      0.052633    0.000000 2000.035522 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.131602    0.132891    0.282625 2000.318115 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.134722    0.012506 2000.330688 v cell3/config_en (fpgacell)
                                           2000.330688   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027730    0.204256    0.141881 10000.141602 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000 10000.141602 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.331966 10000.473633 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002728 10000.476562 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370164 10000.846680 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013642 10000.860352 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.610352   clock uncertainty
                                  0.000000 10000.610352   clock reconvergence pessimism
                                 -3.151180 9997.458984   library setup time
                                           9997.458984   data required time
---------------------------------------------------------------------------------------------
                                           9997.458984   data required time
                                           -2000.330688   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.127930   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011172    0.052186    0.035016 2000.035034 v en (in)
                                                         en (net)
                      0.052193    0.000000 2000.035034 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125909    0.128721    0.278987 2000.314087 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.130601    0.012506 2000.326538 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.216139    0.191577    0.316504 2000.643066 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.315805    0.128011 2000.771118 v cell0/en (fpgacell)
                                           2000.771118   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027730    0.204256    0.141881 10000.141602 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000 10000.141602 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.331966 10000.473633 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009095 10000.483398 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359250 10000.841797 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013642 10000.855469 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.605469   clock uncertainty
                                  0.000000 10000.605469   clock reconvergence pessimism
                                 -2.663260 9997.942383   library setup time
                                           9997.942383   data required time
---------------------------------------------------------------------------------------------
                                           9997.942383   data required time
                                           -2000.771118   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.171875   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011172    0.052186    0.035016 2000.035034 v en (in)
                                                         en (net)
                      0.052193    0.000000 2000.035034 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125909    0.128721    0.278987 2000.314087 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.130601    0.012506 2000.326538 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.216139    0.191577    0.316504 2000.643066 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.295644    0.113232 2000.756348 v cell1/en (fpgacell)
                                           2000.756348   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027730    0.204256    0.141881 10000.141602 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000 10000.141602 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.331966 10000.473633 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002728 10000.476562 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370164 10000.846680 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033651 10000.880859 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.629883   clock uncertainty
                                  0.000000 10000.629883   clock reconvergence pessimism
                                 -2.663260 9997.967773   library setup time
                                           9997.967773   data required time
---------------------------------------------------------------------------------------------
                                           9997.967773   data required time
                                           -2000.756348   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.210938   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011172    0.052186    0.035016 2000.035034 v en (in)
                                                         en (net)
                      0.052193    0.000000 2000.035034 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125909    0.128721    0.278987 2000.314087 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.140378    0.029786 2000.343872 v cell2/en (fpgacell)
                                           2000.343872   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027730    0.204256    0.141881 10000.141602 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000 10000.141602 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.331966 10000.473633 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009095 10000.483398 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359250 10000.841797 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014552 10000.856445 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.606445   clock uncertainty
                                  0.000000 10000.606445   clock reconvergence pessimism
                                 -2.663260 9997.943359   library setup time
                                           9997.943359   data required time
---------------------------------------------------------------------------------------------
                                           9997.943359   data required time
                                           -2000.343872   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.600098   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011172    0.052186    0.035016 2000.035034 v en (in)
                                                         en (net)
                      0.052193    0.000000 2000.035034 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.125909    0.128721    0.278987 2000.314087 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.131555    0.015007 2000.329102 v cell3/en (fpgacell)
                                           2000.329102   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027730    0.204256    0.141881 10000.141602 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000 10000.141602 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.331966 10000.473633 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002728 10000.476562 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370164 10000.846680 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013642 10000.860352 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.610352   clock uncertainty
                                  0.000000 10000.610352   clock reconvergence pessimism
                                 -2.663260 9997.947266   library setup time
                                           9997.947266   data required time
---------------------------------------------------------------------------------------------
                                           9997.947266   data required time
                                           -2000.329102   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.618164   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.389955    0.106866 2000.855225 ^ cell0/nrst (fpgacell)
                                           2000.855225   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027730    0.204256    0.141881 10000.141602 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000 10000.141602 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.331966 10000.473633 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009095 10000.483398 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359250 10000.841797 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013642 10000.855469 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.605469   clock uncertainty
                                  0.000000 10000.605469   clock reconvergence pessimism
                                 -1.017710 9999.587891   library setup time
                                           9999.587891   data required time
---------------------------------------------------------------------------------------------
                                           9999.587891   data required time
                                           -2000.855225   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.733398   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227625    0.008185 2000.368896 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.182545    0.330673    0.379487 2000.748291 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.378227    0.094815 2000.843140 ^ cell1/nrst (fpgacell)
                                           2000.843140   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027730    0.204256    0.141881 10000.141602 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000 10000.141602 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.331966 10000.473633 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002728 10000.476562 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370164 10000.846680 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033651 10000.880859 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.629883   clock uncertainty
                                  0.000000 10000.629883   clock reconvergence pessimism
                                 -1.017710 9999.612305   library setup time
                                           9999.612305   data required time
---------------------------------------------------------------------------------------------
                                           9999.612305   data required time
                                           -2000.843140   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.769531   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.231764    0.025466 2000.386108 ^ cell2/nrst (fpgacell)
                                           2000.386108   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027730    0.204256    0.141881 10000.141602 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000 10000.141602 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.331966 10000.473633 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009095 10000.483398 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359250 10000.841797 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014552 10000.856445 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.606445   clock uncertainty
                                  0.000000 10000.606445   clock reconvergence pessimism
                                 -1.017710 9999.588867   library setup time
                                           9999.588867   data required time
---------------------------------------------------------------------------------------------
                                           9999.588867   data required time
                                           -2000.386108   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.202637   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011667    0.092567    0.060709 2000.060791 ^ nrst (in)
                                                         nrst (net)
                      0.092571    0.000000 2000.060791 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.121027    0.227206    0.299906 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.227973    0.010914 2000.371582 ^ cell3/nrst (fpgacell)
                                           2000.371582   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027730    0.204256    0.141881 10000.141602 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000 10000.141602 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.331966 10000.473633 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002728 10000.476562 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370164 10000.846680 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013642 10000.860352 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.610352   clock uncertainty
                                  0.000000 10000.610352   clock reconvergence pessimism
                                 -1.017710 9999.592773   library setup time
                                           9999.592773   data required time
---------------------------------------------------------------------------------------------
                                           9999.592773   data required time
                                           -2000.371582   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.220703   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.003534    0.021302    0.011596 2000.011597 v config_data_in (in)
                                                         config_data_in (net)
                      0.021302    0.000000 2000.011597 v input1/A (sky130_fd_sc_hd__buf_2)
     1    0.038872    0.184215    0.335376 2000.347046 v input1/X (sky130_fd_sc_hd__buf_2)
                                                         net1 (net)
                      0.184295    0.003638 2000.350708 v cell0/config_data_in (fpgacell)
                                           2000.350708   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027730    0.204256    0.141881 10000.141602 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000 10000.141602 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.331966 10000.473633 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009095 10000.483398 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359250 10000.841797 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013642 10000.855469 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.605469   clock uncertainty
                                  0.000000 10000.605469   clock reconvergence pessimism
                                  0.267300 10000.873047   library setup time
                                           10000.873047   data required time
---------------------------------------------------------------------------------------------
                                           10000.873047   data required time
                                           -2000.350708   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.522461   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214168    0.013239    0.855710 ^ cell0/clk (fpgacell)
     3    0.124876    0.601279    2.211719    3.067429 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.608251    0.050267    3.117697 ^ cell1/config_data_in (fpgacell)
                                              3.117697   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027730    0.204256    0.141881 10000.141602 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000 10000.141602 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.331966 10000.473633 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002728 10000.476562 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370164 10000.846680 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033651 10000.880859 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.629883   clock uncertainty
                                  0.000000 10000.629883   clock reconvergence pessimism
                                  0.413900 10001.043945   library setup time
                                           10001.043945   data required time
---------------------------------------------------------------------------------------------
                                           10001.043945   data required time
                                             -3.117697   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.926758   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002302    0.476334 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370424    0.846758 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.250954    0.033653    0.880411 ^ cell1/clk (fpgacell)
     3    0.112885    0.539086    2.200381    3.080792 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.539338    0.010903    3.091695 ^ cell2/config_data_in (fpgacell)
                                              3.091695   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027730    0.204256    0.141881 10000.141602 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000 10000.141602 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.331966 10000.473633 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009095 10000.483398 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359250 10000.841797 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014552 10000.856445 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.606445   clock uncertainty
                                  0.000000 10000.606445   clock reconvergence pessimism
                                  0.413900 10001.020508   library setup time
                                           10001.020508   data required time
---------------------------------------------------------------------------------------------
                                           10001.020508   data required time
                                             -3.091695   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.928711   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.027730    0.204256    0.141663    0.141663 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000    0.141663 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.332369    0.474032 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.123086    0.009119    0.483151 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125048    0.212909    0.359320    0.842471 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214398    0.014352    0.856823 ^ cell2/clk (fpgacell)
     3    0.097574    0.472127    2.134819    2.991642 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.476010    0.036387    3.028029 ^ cell3/config_data_in (fpgacell)
                                              3.028029   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.027730    0.204256    0.141881 10000.141602 ^ clk (in)
                                                         clk (net)
                      0.204333    0.000000 10000.141602 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.060902    0.121972    0.331966 10000.473633 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.122043    0.002728 10000.476562 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.144552    0.243474    0.370164 10000.846680 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.244517    0.013642 10000.860352 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.610352   clock uncertainty
                                  0.000000 10000.610352   clock reconvergence pessimism
                                  0.413900 10001.024414   library setup time
                                           10001.024414   data required time
---------------------------------------------------------------------------------------------
                                           10001.024414   data required time
                                             -3.028029   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.996094   slack (MET)



