0.6
2019.2
Dec  5 2019
05:06:03
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/AudioDemo.vhd,1683235448,vhdl,,,,audiodemo,,,,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/Dbncr.vhd,1683235448,vhdl,,,,dbncr,,,,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/PdmDes.vhd,1683235448,vhdl,,,,pdmdes,,,,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/PdmSer.vhd,1683235448,vhdl,,,,pdmser,,,,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/Ram2Ddr.vhd,1683235448,vhdl,,,,ram2ddr,,,,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/RamCntrl.vhd,1683235448,vhdl,,,,ramcntrl,,,,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/imports/hdl/top.vhd,1683235448,vhdl,,,,top,,,,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ClkGen/ClkGen.v,1683235449,verilog,,,,ClkGen,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ClkGen/ClkGen_clk_wiz.v,1683235449,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ClkGen/ClkGen.v,,ClkGen_clk_wiz,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,,mig_7series_v4_2_clk_ibuf,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,,mig_7series_v4_2_infrastructure,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,,mig_7series_v4_2_iodelay_ctrl,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,,mig_7series_v4_2_tempmon,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,,mig_7series_v4_2_arb_mux,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,,mig_7series_v4_2_arb_row_col,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,,mig_7series_v4_2_arb_select,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,,mig_7series_v4_2_bank_cntrl,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,,mig_7series_v4_2_bank_common,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,,mig_7series_v4_2_bank_compare,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,,mig_7series_v4_2_bank_mach,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,,mig_7series_v4_2_bank_queue,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,,mig_7series_v4_2_bank_state,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_mc.v,,mig_7series_v4_2_col_mach,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_mc.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,,mig_7series_v4_2_mc,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,,mig_7series_v4_2_rank_cntrl,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,,mig_7series_v4_2_rank_common,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,,mig_7series_v4_2_rank_mach,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,,mig_7series_v4_2_round_robin_arb,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr.vhd,1683237570,vhdl,,,,ddr,,,,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ddr_mig_sim.vhd,1683237570,vhdl,,,,ddr_mig,,,,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,,mig_7series_v4_2_ecc_buf,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,,mig_7series_v4_2_ecc_dec_fix,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,,mig_7series_v4_2_ecc_gen,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,,mig_7series_v4_2_ecc_merge_enc,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v,,mig_7series_v4_2_fi_xor,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,,mig_7series_v4_2_mem_intfc,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,,mig_7series_v4_2_memc_ui_top_std,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,,mig_7series_v4_2_ddr_byte_group_io,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,,mig_7series_v4_2_ddr_byte_lane,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,,mig_7series_v4_2_ddr_calib_top,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,,mig_7series_v4_2_ddr_if_post_fifo,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,,mig_7series_v4_2_ddr_mc_phy,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,,mig_7series_v4_2_ddr_mc_phy_wrapper,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,,mig_7series_v4_2_ddr_of_pre_fifo,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,,mig_7series_v4_2_ddr_phy_4lanes,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,,mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal_hr,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,,mig_7series_v4_2_ddr_phy_init,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,,mig_7series_v4_2_ddr_phy_ocd_cntlr,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,,mig_7series_v4_2_ddr_phy_ocd_data,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,,mig_7series_v4_2_ddr_phy_ocd_edge,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,,mig_7series_v4_2_ddr_phy_ocd_lim,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,,mig_7series_v4_2_ddr_phy_ocd_mux,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,,mig_7series_v4_2_ddr_phy_ocd_po_cntlr,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,,mig_7series_v4_2_ddr_phy_ocd_samp,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,,mig_7series_v4_2_ddr_phy_oclkdelay_cal,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,,mig_7series_v4_2_ddr_phy_prbs_rdlvl,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,,mig_7series_v4_2_ddr_phy_rdlvl,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,,mig_7series_v4_2_ddr_phy_tempmon,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd,1683237570,vhdl,,,,mig_7series_v4_2_ddr_phy_top,,,,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,,mig_7series_v4_2_ddr_phy_wrcal,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,,mig_7series_v4_2_ddr_phy_wrlvl,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,,mig_7series_v4_2_ddr_phy_wrlvl_off_delay,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,,mig_7series_v4_2_ddr_prbs_gen,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,,mig_7series_v4_2_poc_cc,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,,mig_7series_v4_2_poc_edge_store,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,,mig_7series_v4_2_poc_meta,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,,mig_7series_v4_2_poc_pd,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,,mig_7series_v4_2_poc_tap_base,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,,mig_7series_v4_2_poc_top,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,,mig_7series_v4_2_ui_cmd,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,,mig_7series_v4_2_ui_rd_data,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,,mig_7series_v4_2_ui_top,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,1683237570,verilog,,C:/Users/p962w792/Downloads/final_project_443/vivado_proj/final_project.srcs/sources_1/ip/ClkGen/ClkGen_clk_wiz.v,,mig_7series_v4_2_ui_wr_data,,,../../../../final_project.srcs/sources_1/ip/ClkGen,,,,,
