#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Jul 28 17:02:18 2023
# Process ID: 24016
# Current directory: C:/Users/user/OneDrive/Documents/FPGA Track Course/FPGA Capstone Project/Full Adder Project/full_adder.runs/synth_1
# Command line: vivado.exe -log four_bit_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source four_bit_adder.tcl
# Log file: C:/Users/user/OneDrive/Documents/FPGA Track Course/FPGA Capstone Project/Full Adder Project/full_adder.runs/synth_1/four_bit_adder.vds
# Journal file: C:/Users/user/OneDrive/Documents/FPGA Track Course/FPGA Capstone Project/Full Adder Project/full_adder.runs/synth_1\vivado.jou
# Running On: Ndirangu-PC, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 8462 MB
#-----------------------------------------------------------
source four_bit_adder.tcl -notrace
