vendor_name = ModelSim
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/registradorGenerico.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/muxGenerico2x1.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/ULAsoma.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/fetch.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/somaConstante.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/projeto1.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoriaROM.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/processador.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/arquitetura.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/ULA.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/flag.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/UC.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/output_files/Waveform.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/output_files/Waveform1.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform1.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform2.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/bancoRegistradoresArqRegMem.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform3.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/decodificador.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform4.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform5.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/flipFlop.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform6.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform7.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform8.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform9.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform10.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/memoriaRAM.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform11.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/codificadorEnderecos.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform12.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform13.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/conversorHex7Seg.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/displays.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform14.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform15.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform16.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform17.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform18.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform19.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform20.vwf
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/Waveform21.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/roger/Documents/Insper/2020.2/Design de Computadores/descomp_aps/db/projeto1.cbx.xml
design_name = projeto1
instance = comp, \pinoTeste[0]~output\, pinoTeste[0]~output, projeto1, 1
instance = comp, \pinoTeste[1]~output\, pinoTeste[1]~output, projeto1, 1
instance = comp, \pinoTeste[2]~output\, pinoTeste[2]~output, projeto1, 1
instance = comp, \pinoTeste[3]~output\, pinoTeste[3]~output, projeto1, 1
instance = comp, \pinoTeste[4]~output\, pinoTeste[4]~output, projeto1, 1
instance = comp, \pinoTeste[5]~output\, pinoTeste[5]~output, projeto1, 1
instance = comp, \pinoTeste[6]~output\, pinoTeste[6]~output, projeto1, 1
instance = comp, \pinoTeste[7]~output\, pinoTeste[7]~output, projeto1, 1
instance = comp, \pinoTeste[8]~output\, pinoTeste[8]~output, projeto1, 1
instance = comp, \pinoTeste[9]~output\, pinoTeste[9]~output, projeto1, 1
instance = comp, \t_outMem[0]~output\, t_outMem[0]~output, projeto1, 1
instance = comp, \t_outMem[1]~output\, t_outMem[1]~output, projeto1, 1
instance = comp, \t_outMem[2]~output\, t_outMem[2]~output, projeto1, 1
instance = comp, \t_outMem[3]~output\, t_outMem[3]~output, projeto1, 1
instance = comp, \t_outMem[4]~output\, t_outMem[4]~output, projeto1, 1
instance = comp, \t_outMem[5]~output\, t_outMem[5]~output, projeto1, 1
instance = comp, \t_outMem[6]~output\, t_outMem[6]~output, projeto1, 1
instance = comp, \t_outMem[7]~output\, t_outMem[7]~output, projeto1, 1
instance = comp, \habRAM~output\, habRAM~output, projeto1, 1
instance = comp, \habDisplay~output\, habDisplay~output, projeto1, 1
instance = comp, \habSW~output\, habSW~output, projeto1, 1
instance = comp, \habKEY~output\, habKEY~output, projeto1, 1
instance = comp, \habLED~output\, habLED~output, projeto1, 1
instance = comp, \habBT~output\, habBT~output, projeto1, 1
instance = comp, \us[0]~output\, us[0]~output, projeto1, 1
instance = comp, \us[1]~output\, us[1]~output, projeto1, 1
instance = comp, \us[2]~output\, us[2]~output, projeto1, 1
instance = comp, \us[3]~output\, us[3]~output, projeto1, 1
instance = comp, \us[4]~output\, us[4]~output, projeto1, 1
instance = comp, \us[5]~output\, us[5]~output, projeto1, 1
instance = comp, \us[6]~output\, us[6]~output, projeto1, 1
instance = comp, \us[7]~output\, us[7]~output, projeto1, 1
instance = comp, \ds[0]~output\, ds[0]~output, projeto1, 1
instance = comp, \ds[1]~output\, ds[1]~output, projeto1, 1
instance = comp, \ds[2]~output\, ds[2]~output, projeto1, 1
instance = comp, \ds[3]~output\, ds[3]~output, projeto1, 1
instance = comp, \ds[4]~output\, ds[4]~output, projeto1, 1
instance = comp, \ds[5]~output\, ds[5]~output, projeto1, 1
instance = comp, \ds[6]~output\, ds[6]~output, projeto1, 1
instance = comp, \ds[7]~output\, ds[7]~output, projeto1, 1
instance = comp, \um[0]~output\, um[0]~output, projeto1, 1
instance = comp, \um[1]~output\, um[1]~output, projeto1, 1
instance = comp, \um[2]~output\, um[2]~output, projeto1, 1
instance = comp, \um[3]~output\, um[3]~output, projeto1, 1
instance = comp, \um[4]~output\, um[4]~output, projeto1, 1
instance = comp, \um[5]~output\, um[5]~output, projeto1, 1
instance = comp, \um[6]~output\, um[6]~output, projeto1, 1
instance = comp, \um[7]~output\, um[7]~output, projeto1, 1
instance = comp, \dm[0]~output\, dm[0]~output, projeto1, 1
instance = comp, \dm[1]~output\, dm[1]~output, projeto1, 1
instance = comp, \dm[2]~output\, dm[2]~output, projeto1, 1
instance = comp, \dm[3]~output\, dm[3]~output, projeto1, 1
instance = comp, \dm[4]~output\, dm[4]~output, projeto1, 1
instance = comp, \dm[5]~output\, dm[5]~output, projeto1, 1
instance = comp, \dm[6]~output\, dm[6]~output, projeto1, 1
instance = comp, \dm[7]~output\, dm[7]~output, projeto1, 1
instance = comp, \uh[0]~output\, uh[0]~output, projeto1, 1
instance = comp, \uh[1]~output\, uh[1]~output, projeto1, 1
instance = comp, \uh[2]~output\, uh[2]~output, projeto1, 1
instance = comp, \uh[3]~output\, uh[3]~output, projeto1, 1
instance = comp, \uh[4]~output\, uh[4]~output, projeto1, 1
instance = comp, \uh[5]~output\, uh[5]~output, projeto1, 1
instance = comp, \uh[6]~output\, uh[6]~output, projeto1, 1
instance = comp, \uh[7]~output\, uh[7]~output, projeto1, 1
instance = comp, \dh[0]~output\, dh[0]~output, projeto1, 1
instance = comp, \dh[1]~output\, dh[1]~output, projeto1, 1
instance = comp, \dh[2]~output\, dh[2]~output, projeto1, 1
instance = comp, \dh[3]~output\, dh[3]~output, projeto1, 1
instance = comp, \dh[4]~output\, dh[4]~output, projeto1, 1
instance = comp, \dh[5]~output\, dh[5]~output, projeto1, 1
instance = comp, \dh[6]~output\, dh[6]~output, projeto1, 1
instance = comp, \dh[7]~output\, dh[7]~output, projeto1, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, projeto1, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, projeto1, 1
instance = comp, \processador|fetch|somPC|Add0~1\, processador|fetch|somPC|Add0~1, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[7]~DUPLICATE\, processador|fetch|registerPC|DOUT[7]~DUPLICATE, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[6]\, processador|fetch|registerPC|DOUT[6], projeto1, 1
instance = comp, \processador|fetch|somPC|Add0~5\, processador|fetch|somPC|Add0~5, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[9]\, processador|fetch|registerPC|DOUT[9], projeto1, 1
instance = comp, \processador|fetch|somPC|Add0~29\, processador|fetch|somPC|Add0~29, projeto1, 1
instance = comp, \processador|fetch|somPC|Add0~33\, processador|fetch|somPC|Add0~33, projeto1, 1
instance = comp, \processador|fetch|somPC|Add0~37\, processador|fetch|somPC|Add0~37, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[9]~DUPLICATE\, processador|fetch|registerPC|DOUT[9]~DUPLICATE, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[1]~DUPLICATE\, processador|fetch|registerPC|DOUT[1]~DUPLICATE, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~14\, processador|fetch|ROM|memROM~14, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~15\, processador|fetch|ROM|memROM~15, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[2]~DUPLICATE\, processador|fetch|registerPC|DOUT[2]~DUPLICATE, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~20\, processador|fetch|ROM|memROM~20, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~19\, processador|fetch|ROM|memROM~19, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~21\, processador|fetch|ROM|memROM~21, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~22\, processador|fetch|ROM|memROM~22, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[5]~DUPLICATE\, processador|fetch|registerPC|DOUT[5]~DUPLICATE, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[0]~DUPLICATE\, processador|fetch|registerPC|DOUT[0]~DUPLICATE, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~30\, processador|fetch|ROM|memROM~30, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~18\, processador|fetch|ROM|memROM~18, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[4]~DUPLICATE\, processador|fetch|registerPC|DOUT[4]~DUPLICATE, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~16\, processador|fetch|ROM|memROM~16, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~17\, processador|fetch|ROM|memROM~17, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[3]~DUPLICATE\, processador|fetch|registerPC|DOUT[3]~DUPLICATE, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~0\, processador|fetch|ROM|memROM~0, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~1\, processador|fetch|ROM|memROM~1, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[8]\, processador|fetch|registerPC|DOUT[8], projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[8]~DUPLICATE\, processador|fetch|registerPC|DOUT[8]~DUPLICATE, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~12\, processador|fetch|ROM|memROM~12, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~13\, processador|fetch|ROM|memROM~13, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[1]\, processador|fetch|registerPC|DOUT[1], projeto1, 1
instance = comp, \processador|fetch|somPC|Add0~9\, processador|fetch|somPC|Add0~9, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[2]\, processador|fetch|registerPC|DOUT[2], projeto1, 1
instance = comp, \processador|fetch|somPC|Add0~13\, processador|fetch|somPC|Add0~13, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[3]\, processador|fetch|registerPC|DOUT[3], projeto1, 1
instance = comp, \processador|fetch|somPC|Add0~17\, processador|fetch|somPC|Add0~17, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[4]\, processador|fetch|registerPC|DOUT[4], projeto1, 1
instance = comp, \processador|fetch|somPC|Add0~21\, processador|fetch|somPC|Add0~21, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[5]\, processador|fetch|registerPC|DOUT[5], projeto1, 1
instance = comp, \processador|fetch|somPC|Add0~25\, processador|fetch|somPC|Add0~25, projeto1, 1
instance = comp, \processador|fetch|muxPC|saida_MUX[7]~1\, processador|fetch|muxPC|saida_MUX[7]~1, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[7]\, processador|fetch|registerPC|DOUT[7], projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~8\, processador|fetch|ROM|memROM~8, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~9\, processador|fetch|ROM|memROM~9, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~6\, processador|fetch|ROM|memROM~6, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~7\, processador|fetch|ROM|memROM~7, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~10\, processador|fetch|ROM|memROM~10, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~11\, processador|fetch|ROM|memROM~11, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~4\, processador|fetch|ROM|memROM~4, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~5\, processador|fetch|ROM|memROM~5, projeto1, 1
instance = comp, \processador|UC|comb~2\, processador|UC|comb~2, projeto1, 1
instance = comp, \processador|UC|comb~3\, processador|UC|comb~3, projeto1, 1
instance = comp, \processador|UC|operacao[2]\, processador|UC|operacao[2], projeto1, 1
instance = comp, \processador|UC|comb~1\, processador|UC|comb~1, projeto1, 1
instance = comp, \processador|UC|comb~0\, processador|UC|comb~0, projeto1, 1
instance = comp, \processador|UC|operacao[1]\, processador|UC|operacao[1], projeto1, 1
instance = comp, \processador|UC|comb~4\, processador|UC|comb~4, projeto1, 1
instance = comp, \processador|UC|comb~5\, processador|UC|comb~5, projeto1, 1
instance = comp, \processador|UC|operacao[0]\, processador|UC|operacao[0], projeto1, 1
instance = comp, \processador|arquitetura|ULA|Equal7~1\, processador|arquitetura|ULA|Equal7~1, projeto1, 1
instance = comp, \processador|UC|Equal7~1\, processador|UC|Equal7~1, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~227\, processador|arquitetura|muxInstRAM|saida_MUX[6]~227, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~59feeder\, processador|arquitetura|memReg|registrador~59feeder, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[7]~21\, processador|arquitetura|ULA|saida[7]~21, projeto1, 1
instance = comp, \processador|arquitetura|ULA|Equal7~0\, processador|arquitetura|ULA|Equal7~0, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~28\, processador|fetch|ROM|memROM~28, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~29\, processador|fetch|ROM|memROM~29, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~23\, processador|fetch|ROM|memROM~23, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~24\, processador|fetch|ROM|memROM~24, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~25\, processador|fetch|ROM|memROM~25, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~26\, processador|fetch|ROM|memROM~26, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~27\, processador|fetch|ROM|memROM~27, projeto1, 1
instance = comp, \processador|UC|habilitaResgistrador~0\, processador|UC|habilitaResgistrador~0, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~140\, processador|arquitetura|memReg|registrador~140, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~59\, processador|arquitetura|memReg|registrador~59, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~67feeder\, processador|arquitetura|memReg|registrador~67feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~143\, processador|arquitetura|memReg|registrador~143, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~67\, processador|arquitetura|memReg|registrador~67, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~75feeder\, processador|arquitetura|memReg|registrador~75feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~141\, processador|arquitetura|memReg|registrador~141, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~75\, processador|arquitetura|memReg|registrador~75, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~27feeder\, processador|arquitetura|memReg|registrador~27feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~144\, processador|arquitetura|memReg|registrador~144, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~27\, processador|arquitetura|memReg|registrador~27, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~35feeder\, processador|arquitetura|memReg|registrador~35feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~147\, processador|arquitetura|memReg|registrador~147, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~35\, processador|arquitetura|memReg|registrador~35, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~43feeder\, processador|arquitetura|memReg|registrador~43feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~145\, processador|arquitetura|memReg|registrador~145, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~43\, processador|arquitetura|memReg|registrador~43, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~19feeder\, processador|arquitetura|memReg|registrador~19feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~146\, processador|arquitetura|memReg|registrador~146, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~19\, processador|arquitetura|memReg|registrador~19, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~136\, processador|arquitetura|memReg|registrador~136, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~51feeder\, processador|arquitetura|memReg|registrador~51feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~142\, processador|arquitetura|memReg|registrador~142, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~51\, processador|arquitetura|memReg|registrador~51, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~104\, processador|arquitetura|memReg|registrador~104, projeto1, 1
instance = comp, \processador|UC|operacao[2]~0\, processador|UC|operacao[2]~0, projeto1, 1
instance = comp, \RAM|Decoder0~2\, RAM|Decoder0~2, projeto1, 1
instance = comp, \RAM|Decoder0~30\, RAM|Decoder0~30, projeto1, 1
instance = comp, \RAM|ram[791][7]\, RAM|ram[791][7], projeto1, 1
instance = comp, \RAM|Decoder0~28\, RAM|Decoder0~28, projeto1, 1
instance = comp, \RAM|ram[787][7]\, RAM|ram[787][7], projeto1, 1
instance = comp, \RAM|ram[790][7]~feeder\, RAM|ram[790][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~0\, RAM|Decoder0~0, projeto1, 1
instance = comp, \RAM|Decoder0~29\, RAM|Decoder0~29, projeto1, 1
instance = comp, \RAM|ram[790][7]\, RAM|ram[790][7], projeto1, 1
instance = comp, \RAM|ram[788][7]~feeder\, RAM|ram[788][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~6\, RAM|Decoder0~6, projeto1, 1
instance = comp, \RAM|Decoder0~7\, RAM|Decoder0~7, projeto1, 1
instance = comp, \RAM|Decoder0~59\, RAM|Decoder0~59, projeto1, 1
instance = comp, \RAM|ram[788][7]\, RAM|ram[788][7], projeto1, 1
instance = comp, \RAM|Decoder0~9\, RAM|Decoder0~9, projeto1, 1
instance = comp, \RAM|Decoder0~60\, RAM|Decoder0~60, projeto1, 1
instance = comp, \RAM|ram[789][7]\, RAM|ram[789][7], projeto1, 1
instance = comp, \RAM|Decoder0~58\, RAM|Decoder0~58, projeto1, 1
instance = comp, \RAM|ram[785][7]\, RAM|ram[785][7], projeto1, 1
instance = comp, \RAM|ram[784][7]~feeder\, RAM|ram[784][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~57\, RAM|Decoder0~57, projeto1, 1
instance = comp, \RAM|ram[784][7]\, RAM|ram[784][7], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[7]~528\, processador|arquitetura|muxInstRAM|saida_MUX[7]~528, projeto1, 1
instance = comp, \RAM|ram[786][7]~feeder\, RAM|ram[786][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~27\, RAM|Decoder0~27, projeto1, 1
instance = comp, \RAM|ram[786][7]\, RAM|ram[786][7], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[7]~264\, processador|arquitetura|muxInstRAM|saida_MUX[7]~264, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[7]~268\, processador|arquitetura|muxInstRAM|saida_MUX[7]~268, projeto1, 1
instance = comp, \RAM|Decoder0~19\, RAM|Decoder0~19, projeto1, 1
instance = comp, \RAM|ram[826][7]\, RAM|ram[826][7], projeto1, 1
instance = comp, \RAM|Decoder0~22\, RAM|Decoder0~22, projeto1, 1
instance = comp, \RAM|ram[811][7]\, RAM|ram[811][7], projeto1, 1
instance = comp, \RAM|Decoder0~20\, RAM|Decoder0~20, projeto1, 1
instance = comp, \RAM|ram[827][7]\, RAM|ram[827][7], projeto1, 1
instance = comp, \RAM|Decoder0~50\, RAM|Decoder0~50, projeto1, 1
instance = comp, \RAM|ram[825][7]\, RAM|ram[825][7], projeto1, 1
instance = comp, \RAM|ram[809][7]~feeder\, RAM|ram[809][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~52\, RAM|Decoder0~52, projeto1, 1
instance = comp, \RAM|ram[809][7]\, RAM|ram[809][7], projeto1, 1
instance = comp, \RAM|ram[824][7]~feeder\, RAM|ram[824][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~49\, RAM|Decoder0~49, projeto1, 1
instance = comp, \RAM|ram[824][7]\, RAM|ram[824][7], projeto1, 1
instance = comp, \RAM|ram[808][7]~feeder\, RAM|ram[808][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~51\, RAM|Decoder0~51, projeto1, 1
instance = comp, \RAM|ram[808][7]\, RAM|ram[808][7], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[7]~520\, processador|arquitetura|muxInstRAM|saida_MUX[7]~520, projeto1, 1
instance = comp, \RAM|Decoder0~21\, RAM|Decoder0~21, projeto1, 1
instance = comp, \RAM|ram[810][7]\, RAM|ram[810][7], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[7]~255\, processador|arquitetura|muxInstRAM|saida_MUX[7]~255, projeto1, 1
instance = comp, \RAM|ram[818][7]~feeder\, RAM|ram[818][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~11\, RAM|Decoder0~11, projeto1, 1
instance = comp, \RAM|ram[818][7]\, RAM|ram[818][7], projeto1, 1
instance = comp, \RAM|Decoder0~12\, RAM|Decoder0~12, projeto1, 1
instance = comp, \RAM|ram[819][7]\, RAM|ram[819][7], projeto1, 1
instance = comp, \RAM|ram[803][7]~feeder\, RAM|ram[803][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~14\, RAM|Decoder0~14, projeto1, 1
instance = comp, \RAM|ram[803][7]\, RAM|ram[803][7], projeto1, 1
instance = comp, \RAM|ram[816][7]~feeder\, RAM|ram[816][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~41\, RAM|Decoder0~41, projeto1, 1
instance = comp, \RAM|ram[816][7]\, RAM|ram[816][7], projeto1, 1
instance = comp, \RAM|Decoder0~42\, RAM|Decoder0~42, projeto1, 1
instance = comp, \RAM|ram[817][7]\, RAM|ram[817][7], projeto1, 1
instance = comp, \RAM|ram[801][7]~feeder\, RAM|ram[801][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~44\, RAM|Decoder0~44, projeto1, 1
instance = comp, \RAM|ram[801][7]\, RAM|ram[801][7], projeto1, 1
instance = comp, \RAM|ram[800][7]~feeder\, RAM|ram[800][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~43\, RAM|Decoder0~43, projeto1, 1
instance = comp, \RAM|ram[800][7]\, RAM|ram[800][7], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[7]~512\, processador|arquitetura|muxInstRAM|saida_MUX[7]~512, projeto1, 1
instance = comp, \RAM|ram[802][7]~feeder\, RAM|ram[802][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~13\, RAM|Decoder0~13, projeto1, 1
instance = comp, \RAM|ram[802][7]\, RAM|ram[802][7], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[7]~247\, processador|arquitetura|muxInstRAM|saida_MUX[7]~247, projeto1, 1
instance = comp, \RAM|ram[830][7]~feeder\, RAM|ram[830][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~23\, RAM|Decoder0~23, projeto1, 1
instance = comp, \RAM|ram[830][7]\, RAM|ram[830][7], projeto1, 1
instance = comp, \RAM|ram[815][7]~feeder\, RAM|ram[815][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~26\, RAM|Decoder0~26, projeto1, 1
instance = comp, \RAM|ram[815][7]\, RAM|ram[815][7], projeto1, 1
instance = comp, \RAM|Decoder0~24\, RAM|Decoder0~24, projeto1, 1
instance = comp, \RAM|ram[831][7]\, RAM|ram[831][7], projeto1, 1
instance = comp, \RAM|Decoder0~54\, RAM|Decoder0~54, projeto1, 1
instance = comp, \RAM|ram[829][7]\, RAM|ram[829][7], projeto1, 1
instance = comp, \RAM|ram[828][7]~feeder\, RAM|ram[828][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~53\, RAM|Decoder0~53, projeto1, 1
instance = comp, \RAM|ram[828][7]\, RAM|ram[828][7], projeto1, 1
instance = comp, \RAM|ram[813][7]~feeder\, RAM|ram[813][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~56\, RAM|Decoder0~56, projeto1, 1
instance = comp, \RAM|ram[813][7]\, RAM|ram[813][7], projeto1, 1
instance = comp, \RAM|Decoder0~55\, RAM|Decoder0~55, projeto1, 1
instance = comp, \RAM|ram[812][7]\, RAM|ram[812][7], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[7]~524\, processador|arquitetura|muxInstRAM|saida_MUX[7]~524, projeto1, 1
instance = comp, \RAM|ram[814][7]~feeder\, RAM|ram[814][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~25\, RAM|Decoder0~25, projeto1, 1
instance = comp, \RAM|ram[814][7]\, RAM|ram[814][7], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[7]~259\, processador|arquitetura|muxInstRAM|saida_MUX[7]~259, projeto1, 1
instance = comp, \RAM|Decoder0~15\, RAM|Decoder0~15, projeto1, 1
instance = comp, \RAM|ram[822][7]\, RAM|ram[822][7], projeto1, 1
instance = comp, \RAM|Decoder0~18\, RAM|Decoder0~18, projeto1, 1
instance = comp, \RAM|ram[807][7]\, RAM|ram[807][7], projeto1, 1
instance = comp, \RAM|Decoder0~16\, RAM|Decoder0~16, projeto1, 1
instance = comp, \RAM|ram[823][7]\, RAM|ram[823][7], projeto1, 1
instance = comp, \RAM|Decoder0~46\, RAM|Decoder0~46, projeto1, 1
instance = comp, \RAM|ram[821][7]\, RAM|ram[821][7], projeto1, 1
instance = comp, \RAM|ram[805][7]~feeder\, RAM|ram[805][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~48\, RAM|Decoder0~48, projeto1, 1
instance = comp, \RAM|ram[805][7]\, RAM|ram[805][7], projeto1, 1
instance = comp, \RAM|ram[820][7]~feeder\, RAM|ram[820][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~45\, RAM|Decoder0~45, projeto1, 1
instance = comp, \RAM|ram[820][7]\, RAM|ram[820][7], projeto1, 1
instance = comp, \RAM|Decoder0~47\, RAM|Decoder0~47, projeto1, 1
instance = comp, \RAM|ram[804][7]\, RAM|ram[804][7], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[7]~516\, processador|arquitetura|muxInstRAM|saida_MUX[7]~516, projeto1, 1
instance = comp, \RAM|Decoder0~17\, RAM|Decoder0~17, projeto1, 1
instance = comp, \RAM|ram[806][7]\, RAM|ram[806][7], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[7]~251\, processador|arquitetura|muxInstRAM|saida_MUX[7]~251, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[7]~263\, processador|arquitetura|muxInstRAM|saida_MUX[7]~263, projeto1, 1
instance = comp, \RAM|Decoder0~40\, RAM|Decoder0~40, projeto1, 1
instance = comp, \RAM|ram[783][7]\, RAM|ram[783][7], projeto1, 1
instance = comp, \RAM|ram[782][7]~feeder\, RAM|ram[782][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~39\, RAM|Decoder0~39, projeto1, 1
instance = comp, \RAM|ram[782][7]\, RAM|ram[782][7], projeto1, 1
instance = comp, \RAM|ram[779][7]~feeder\, RAM|ram[779][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~36\, RAM|Decoder0~36, projeto1, 1
instance = comp, \RAM|ram[779][7]\, RAM|ram[779][7], projeto1, 1
instance = comp, \RAM|Decoder0~67\, RAM|Decoder0~67, projeto1, 1
instance = comp, \RAM|ram[780][7]\, RAM|ram[780][7], projeto1, 1
instance = comp, \RAM|Decoder0~68\, RAM|Decoder0~68, projeto1, 1
instance = comp, \RAM|ram[781][7]\, RAM|ram[781][7], projeto1, 1
instance = comp, \RAM|Decoder0~64\, RAM|Decoder0~64, projeto1, 1
instance = comp, \RAM|ram[777][7]\, RAM|ram[777][7], projeto1, 1
instance = comp, \RAM|Decoder0~63\, RAM|Decoder0~63, projeto1, 1
instance = comp, \RAM|ram[776][7]\, RAM|ram[776][7], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[7]~536\, processador|arquitetura|muxInstRAM|saida_MUX[7]~536, projeto1, 1
instance = comp, \RAM|ram[778][7]~feeder\, RAM|ram[778][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~35\, RAM|Decoder0~35, projeto1, 1
instance = comp, \RAM|ram[778][7]\, RAM|ram[778][7], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[7]~273\, processador|arquitetura|muxInstRAM|saida_MUX[7]~273, projeto1, 1
instance = comp, \RAM|Decoder0~32\, RAM|Decoder0~32, projeto1, 1
instance = comp, \RAM|ram[775][7]\, RAM|ram[775][7], projeto1, 1
instance = comp, \RAM|ram[774][7]~feeder\, RAM|ram[774][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~31\, RAM|Decoder0~31, projeto1, 1
instance = comp, \RAM|ram[774][7]\, RAM|ram[774][7], projeto1, 1
instance = comp, \RAM|ram[771][7]~feeder\, RAM|ram[771][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~5\, RAM|Decoder0~5, projeto1, 1
instance = comp, \RAM|ram[771][7]~DUPLICATE\, RAM|ram[771][7]~DUPLICATE, projeto1, 1
instance = comp, \RAM|Decoder0~10\, RAM|Decoder0~10, projeto1, 1
instance = comp, \RAM|ram[773][7]\, RAM|ram[773][7], projeto1, 1
instance = comp, \RAM|ram[772][7]~feeder\, RAM|ram[772][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~8\, RAM|Decoder0~8, projeto1, 1
instance = comp, \RAM|ram[772][7]\, RAM|ram[772][7], projeto1, 1
instance = comp, \RAM|ram[769][7]~feeder\, RAM|ram[769][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~3\, RAM|Decoder0~3, projeto1, 1
instance = comp, \RAM|ram[769][7]\, RAM|ram[769][7], projeto1, 1
instance = comp, \RAM|Decoder0~1\, RAM|Decoder0~1, projeto1, 1
instance = comp, \RAM|ram[768][7]\, RAM|ram[768][7], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[7]~540\, processador|arquitetura|muxInstRAM|saida_MUX[7]~540, projeto1, 1
instance = comp, \RAM|ram[770][7]~feeder\, RAM|ram[770][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~4\, RAM|Decoder0~4, projeto1, 1
instance = comp, \RAM|ram[770][7]\, RAM|ram[770][7], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[7]~277\, processador|arquitetura|muxInstRAM|saida_MUX[7]~277, projeto1, 1
instance = comp, \RAM|Decoder0~38\, RAM|Decoder0~38, projeto1, 1
instance = comp, \RAM|ram[799][7]\, RAM|ram[799][7], projeto1, 1
instance = comp, \RAM|ram[798][7]~feeder\, RAM|ram[798][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~37\, RAM|Decoder0~37, projeto1, 1
instance = comp, \RAM|ram[798][7]\, RAM|ram[798][7], projeto1, 1
instance = comp, \RAM|Decoder0~34\, RAM|Decoder0~34, projeto1, 1
instance = comp, \RAM|ram[795][7]\, RAM|ram[795][7], projeto1, 1
instance = comp, \RAM|Decoder0~66\, RAM|Decoder0~66, projeto1, 1
instance = comp, \RAM|ram[797][7]\, RAM|ram[797][7], projeto1, 1
instance = comp, \RAM|Decoder0~65\, RAM|Decoder0~65, projeto1, 1
instance = comp, \RAM|ram[796][7]\, RAM|ram[796][7], projeto1, 1
instance = comp, \RAM|Decoder0~62\, RAM|Decoder0~62, projeto1, 1
instance = comp, \RAM|ram[793][7]\, RAM|ram[793][7], projeto1, 1
instance = comp, \RAM|ram[792][7]~feeder\, RAM|ram[792][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~61\, RAM|Decoder0~61, projeto1, 1
instance = comp, \RAM|ram[792][7]\, RAM|ram[792][7], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[7]~532\, processador|arquitetura|muxInstRAM|saida_MUX[7]~532, projeto1, 1
instance = comp, \RAM|ram[794][7]~feeder\, RAM|ram[794][7]~feeder, projeto1, 1
instance = comp, \RAM|Decoder0~33\, RAM|Decoder0~33, projeto1, 1
instance = comp, \RAM|ram[794][7]\, RAM|ram[794][7], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[7]~269\, processador|arquitetura|muxInstRAM|saida_MUX[7]~269, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~245\, processador|arquitetura|muxInstRAM|saida_MUX[6]~245, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[7]~281\, processador|arquitetura|muxInstRAM|saida_MUX[7]~281, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[7]~283\, processador|arquitetura|muxInstRAM|saida_MUX[7]~283, projeto1, 1
instance = comp, \RAM|ram[823][6]~feeder\, RAM|ram[823][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[823][6]\, RAM|ram[823][6], projeto1, 1
instance = comp, \RAM|ram[822][6]~feeder\, RAM|ram[822][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[822][6]\, RAM|ram[822][6], projeto1, 1
instance = comp, \RAM|ram[807][6]~feeder\, RAM|ram[807][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[807][6]\, RAM|ram[807][6], projeto1, 1
instance = comp, \RAM|ram[820][6]\, RAM|ram[820][6], projeto1, 1
instance = comp, \RAM|ram[805][6]\, RAM|ram[805][6], projeto1, 1
instance = comp, \RAM|ram[821][6]\, RAM|ram[821][6], projeto1, 1
instance = comp, \RAM|ram[804][6]~feeder\, RAM|ram[804][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[804][6]\, RAM|ram[804][6], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~484\, processador|arquitetura|muxInstRAM|saida_MUX[6]~484, projeto1, 1
instance = comp, \RAM|ram[806][6]\, RAM|ram[806][6], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~214\, processador|arquitetura|muxInstRAM|saida_MUX[6]~214, projeto1, 1
instance = comp, \RAM|ram[827][6]~feeder\, RAM|ram[827][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[827][6]\, RAM|ram[827][6], projeto1, 1
instance = comp, \RAM|ram[826][6]\, RAM|ram[826][6], projeto1, 1
instance = comp, \RAM|ram[811][6]\, RAM|ram[811][6], projeto1, 1
instance = comp, \RAM|ram[825][6]\, RAM|ram[825][6], projeto1, 1
instance = comp, \RAM|ram[824][6]\, RAM|ram[824][6], projeto1, 1
instance = comp, \RAM|ram[809][6]\, RAM|ram[809][6], projeto1, 1
instance = comp, \RAM|ram[808][6]~feeder\, RAM|ram[808][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[808][6]\, RAM|ram[808][6], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~488\, processador|arquitetura|muxInstRAM|saida_MUX[6]~488, projeto1, 1
instance = comp, \RAM|ram[810][6]~feeder\, RAM|ram[810][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[810][6]\, RAM|ram[810][6], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~218\, processador|arquitetura|muxInstRAM|saida_MUX[6]~218, projeto1, 1
instance = comp, \RAM|ram[819][6]\, RAM|ram[819][6], projeto1, 1
instance = comp, \RAM|ram[818][6]~feeder\, RAM|ram[818][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[818][6]\, RAM|ram[818][6], projeto1, 1
instance = comp, \RAM|ram[803][6]\, RAM|ram[803][6], projeto1, 1
instance = comp, \RAM|ram[816][6]~feeder\, RAM|ram[816][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[816][6]\, RAM|ram[816][6], projeto1, 1
instance = comp, \RAM|ram[817][6]\, RAM|ram[817][6], projeto1, 1
instance = comp, \RAM|ram[801][6]~feeder\, RAM|ram[801][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[801][6]\, RAM|ram[801][6], projeto1, 1
instance = comp, \RAM|ram[800][6]\, RAM|ram[800][6], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~480\, processador|arquitetura|muxInstRAM|saida_MUX[6]~480, projeto1, 1
instance = comp, \RAM|ram[802][6]\, RAM|ram[802][6], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~210\, processador|arquitetura|muxInstRAM|saida_MUX[6]~210, projeto1, 1
instance = comp, \RAM|ram[830][6]\, RAM|ram[830][6], projeto1, 1
instance = comp, \RAM|ram[831][6]\, RAM|ram[831][6], projeto1, 1
instance = comp, \RAM|ram[815][6]\, RAM|ram[815][6], projeto1, 1
instance = comp, \RAM|ram[828][6]\, RAM|ram[828][6], projeto1, 1
instance = comp, \RAM|ram[829][6]\, RAM|ram[829][6], projeto1, 1
instance = comp, \RAM|ram[813][6]\, RAM|ram[813][6], projeto1, 1
instance = comp, \RAM|ram[812][6]\, RAM|ram[812][6], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~492\, processador|arquitetura|muxInstRAM|saida_MUX[6]~492, projeto1, 1
instance = comp, \RAM|ram[814][6]~feeder\, RAM|ram[814][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[814][6]\, RAM|ram[814][6], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~222\, processador|arquitetura|muxInstRAM|saida_MUX[6]~222, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~226\, processador|arquitetura|muxInstRAM|saida_MUX[6]~226, projeto1, 1
instance = comp, \RAM|ram[791][6]\, RAM|ram[791][6], projeto1, 1
instance = comp, \RAM|ram[787][6]\, RAM|ram[787][6], projeto1, 1
instance = comp, \RAM|ram[790][6]\, RAM|ram[790][6], projeto1, 1
instance = comp, \RAM|ram[788][6]~feeder\, RAM|ram[788][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[788][6]\, RAM|ram[788][6], projeto1, 1
instance = comp, \RAM|ram[789][6]\, RAM|ram[789][6], projeto1, 1
instance = comp, \RAM|ram[785][6]\, RAM|ram[785][6], projeto1, 1
instance = comp, \RAM|ram[784][6]\, RAM|ram[784][6], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~496\, processador|arquitetura|muxInstRAM|saida_MUX[6]~496, projeto1, 1
instance = comp, \RAM|ram[786][6]~feeder\, RAM|ram[786][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[786][6]\, RAM|ram[786][6], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~228\, processador|arquitetura|muxInstRAM|saida_MUX[6]~228, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~232\, processador|arquitetura|muxInstRAM|saida_MUX[6]~232, projeto1, 1
instance = comp, \RAM|ram[775][6]\, RAM|ram[775][6], projeto1, 1
instance = comp, \RAM|ram[771][6]~feeder\, RAM|ram[771][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[771][6]\, RAM|ram[771][6], projeto1, 1
instance = comp, \RAM|ram[774][6]~feeder\, RAM|ram[774][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[774][6]\, RAM|ram[774][6], projeto1, 1
instance = comp, \RAM|ram[772][6]\, RAM|ram[772][6], projeto1, 1
instance = comp, \RAM|ram[773][6]\, RAM|ram[773][6], projeto1, 1
instance = comp, \RAM|ram[769][6]~feeder\, RAM|ram[769][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[769][6]\, RAM|ram[769][6], projeto1, 1
instance = comp, \RAM|ram[768][6]\, RAM|ram[768][6], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~508\, processador|arquitetura|muxInstRAM|saida_MUX[6]~508, projeto1, 1
instance = comp, \RAM|ram[770][6]~feeder\, RAM|ram[770][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[770][6]\, RAM|ram[770][6], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~241\, processador|arquitetura|muxInstRAM|saida_MUX[6]~241, projeto1, 1
instance = comp, \RAM|ram[782][6]\, RAM|ram[782][6], projeto1, 1
instance = comp, \RAM|ram[783][6]\, RAM|ram[783][6], projeto1, 1
instance = comp, \RAM|ram[779][6]~feeder\, RAM|ram[779][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[779][6]\, RAM|ram[779][6], projeto1, 1
instance = comp, \RAM|ram[781][6]~feeder\, RAM|ram[781][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[781][6]\, RAM|ram[781][6], projeto1, 1
instance = comp, \RAM|ram[777][6]~feeder\, RAM|ram[777][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[777][6]\, RAM|ram[777][6], projeto1, 1
instance = comp, \RAM|ram[780][6]~feeder\, RAM|ram[780][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[780][6]\, RAM|ram[780][6], projeto1, 1
instance = comp, \RAM|ram[776][6]~feeder\, RAM|ram[776][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[776][6]\, RAM|ram[776][6], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~504\, processador|arquitetura|muxInstRAM|saida_MUX[6]~504, projeto1, 1
instance = comp, \RAM|ram[778][6]~feeder\, RAM|ram[778][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[778][6]\, RAM|ram[778][6], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~237\, processador|arquitetura|muxInstRAM|saida_MUX[6]~237, projeto1, 1
instance = comp, \RAM|ram[799][6]\, RAM|ram[799][6], projeto1, 1
instance = comp, \RAM|ram[795][6]\, RAM|ram[795][6], projeto1, 1
instance = comp, \RAM|ram[798][6]~feeder\, RAM|ram[798][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[798][6]\, RAM|ram[798][6], projeto1, 1
instance = comp, \RAM|ram[796][6]~feeder\, RAM|ram[796][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[796][6]\, RAM|ram[796][6], projeto1, 1
instance = comp, \RAM|ram[797][6]~feeder\, RAM|ram[797][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[797][6]\, RAM|ram[797][6], projeto1, 1
instance = comp, \RAM|ram[793][6]\, RAM|ram[793][6], projeto1, 1
instance = comp, \RAM|ram[792][6]~feeder\, RAM|ram[792][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[792][6]\, RAM|ram[792][6], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~500\, processador|arquitetura|muxInstRAM|saida_MUX[6]~500, projeto1, 1
instance = comp, \RAM|ram[794][6]~feeder\, RAM|ram[794][6]~feeder, projeto1, 1
instance = comp, \RAM|ram[794][6]\, RAM|ram[794][6], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~233\, processador|arquitetura|muxInstRAM|saida_MUX[6]~233, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~246\, processador|arquitetura|muxInstRAM|saida_MUX[6]~246, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[6]~282\, processador|arquitetura|muxInstRAM|saida_MUX[6]~282, projeto1, 1
instance = comp, \RAM|ram[791][5]\, RAM|ram[791][5], projeto1, 1
instance = comp, \RAM|ram[790][5]\, RAM|ram[790][5], projeto1, 1
instance = comp, \RAM|ram[775][5]~feeder\, RAM|ram[775][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[775][5]\, RAM|ram[775][5], projeto1, 1
instance = comp, \RAM|ram[789][5]\, RAM|ram[789][5], projeto1, 1
instance = comp, \RAM|ram[788][5]\, RAM|ram[788][5], projeto1, 1
instance = comp, \RAM|ram[773][5]~feeder\, RAM|ram[773][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[773][5]\, RAM|ram[773][5], projeto1, 1
instance = comp, \RAM|ram[772][5]~feeder\, RAM|ram[772][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[772][5]\, RAM|ram[772][5], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[5]~308\, processador|arquitetura|muxInstRAM|saida_MUX[5]~308, projeto1, 1
instance = comp, \RAM|ram[774][5]~feeder\, RAM|ram[774][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[774][5]\, RAM|ram[774][5], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[5]~21\, processador|arquitetura|muxInstRAM|saida_MUX[5]~21, projeto1, 1
instance = comp, \RAM|ram[794][5]~feeder\, RAM|ram[794][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[794][5]\, RAM|ram[794][5], projeto1, 1
instance = comp, \RAM|ram[795][5]\, RAM|ram[795][5], projeto1, 1
instance = comp, \RAM|ram[779][5]\, RAM|ram[779][5], projeto1, 1
instance = comp, \RAM|ram[792][5]\, RAM|ram[792][5], projeto1, 1
instance = comp, \RAM|ram[793][5]~feeder\, RAM|ram[793][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[793][5]\, RAM|ram[793][5], projeto1, 1
instance = comp, \RAM|ram[777][5]\, RAM|ram[777][5], projeto1, 1
instance = comp, \RAM|ram[776][5]~feeder\, RAM|ram[776][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[776][5]\, RAM|ram[776][5], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[5]~312\, processador|arquitetura|muxInstRAM|saida_MUX[5]~312, projeto1, 1
instance = comp, \RAM|ram[778][5]\, RAM|ram[778][5], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[5]~25\, processador|arquitetura|muxInstRAM|saida_MUX[5]~25, projeto1, 1
instance = comp, \RAM|ram[786][5]~feeder\, RAM|ram[786][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[786][5]\, RAM|ram[786][5], projeto1, 1
instance = comp, \RAM|ram[787][5]~feeder\, RAM|ram[787][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[787][5]\, RAM|ram[787][5], projeto1, 1
instance = comp, \RAM|ram[771][5]~feeder\, RAM|ram[771][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[771][5]\, RAM|ram[771][5], projeto1, 1
instance = comp, \RAM|ram[785][5]~feeder\, RAM|ram[785][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[785][5]\, RAM|ram[785][5], projeto1, 1
instance = comp, \RAM|ram[784][5]\, RAM|ram[784][5], projeto1, 1
instance = comp, \RAM|ram[769][5]~feeder\, RAM|ram[769][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[769][5]\, RAM|ram[769][5], projeto1, 1
instance = comp, \RAM|ram[768][5]~feeder\, RAM|ram[768][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[768][5]\, RAM|ram[768][5], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[5]~304\, processador|arquitetura|muxInstRAM|saida_MUX[5]~304, projeto1, 1
instance = comp, \RAM|ram[770][5]~feeder\, RAM|ram[770][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[770][5]\, RAM|ram[770][5], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[5]~17\, processador|arquitetura|muxInstRAM|saida_MUX[5]~17, projeto1, 1
instance = comp, \RAM|ram[798][5]~feeder\, RAM|ram[798][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[798][5]\, RAM|ram[798][5], projeto1, 1
instance = comp, \RAM|ram[799][5]\, RAM|ram[799][5], projeto1, 1
instance = comp, \RAM|ram[783][5]~feeder\, RAM|ram[783][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[783][5]\, RAM|ram[783][5], projeto1, 1
instance = comp, \RAM|ram[796][5]~feeder\, RAM|ram[796][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[796][5]\, RAM|ram[796][5], projeto1, 1
instance = comp, \RAM|ram[797][5]~feeder\, RAM|ram[797][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[797][5]\, RAM|ram[797][5], projeto1, 1
instance = comp, \RAM|ram[781][5]~feeder\, RAM|ram[781][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[781][5]\, RAM|ram[781][5], projeto1, 1
instance = comp, \RAM|ram[780][5]~feeder\, RAM|ram[780][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[780][5]\, RAM|ram[780][5], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[5]~316\, processador|arquitetura|muxInstRAM|saida_MUX[5]~316, projeto1, 1
instance = comp, \RAM|ram[782][5]~feeder\, RAM|ram[782][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[782][5]\, RAM|ram[782][5], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[5]~29\, processador|arquitetura|muxInstRAM|saida_MUX[5]~29, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[5]~33\, processador|arquitetura|muxInstRAM|saida_MUX[5]~33, projeto1, 1
instance = comp, \RAM|ram[831][5]\, RAM|ram[831][5], projeto1, 1
instance = comp, \RAM|ram[830][5]\, RAM|ram[830][5], projeto1, 1
instance = comp, \RAM|ram[815][5]\, RAM|ram[815][5], projeto1, 1
instance = comp, \RAM|ram[828][5]\, RAM|ram[828][5], projeto1, 1
instance = comp, \RAM|ram[829][5]\, RAM|ram[829][5], projeto1, 1
instance = comp, \RAM|ram[813][5]\, RAM|ram[813][5], projeto1, 1
instance = comp, \RAM|ram[812][5]~feeder\, RAM|ram[812][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[812][5]\, RAM|ram[812][5], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[5]~300\, processador|arquitetura|muxInstRAM|saida_MUX[5]~300, projeto1, 1
instance = comp, \RAM|ram[814][5]~feeder\, RAM|ram[814][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[814][5]\, RAM|ram[814][5], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[5]~12\, processador|arquitetura|muxInstRAM|saida_MUX[5]~12, projeto1, 1
instance = comp, \RAM|ram[826][5]\, RAM|ram[826][5], projeto1, 1
instance = comp, \RAM|ram[811][5]~feeder\, RAM|ram[811][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[811][5]\, RAM|ram[811][5], projeto1, 1
instance = comp, \RAM|ram[827][5]\, RAM|ram[827][5], projeto1, 1
instance = comp, \RAM|ram[825][5]\, RAM|ram[825][5], projeto1, 1
instance = comp, \RAM|ram[824][5]\, RAM|ram[824][5], projeto1, 1
instance = comp, \RAM|ram[809][5]~feeder\, RAM|ram[809][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[809][5]\, RAM|ram[809][5], projeto1, 1
instance = comp, \RAM|ram[808][5]~feeder\, RAM|ram[808][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[808][5]\, RAM|ram[808][5], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[5]~296\, processador|arquitetura|muxInstRAM|saida_MUX[5]~296, projeto1, 1
instance = comp, \RAM|ram[810][5]\, RAM|ram[810][5], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[5]~8\, processador|arquitetura|muxInstRAM|saida_MUX[5]~8, projeto1, 1
instance = comp, \RAM|ram[822][5]\, RAM|ram[822][5], projeto1, 1
instance = comp, \RAM|ram[823][5]\, RAM|ram[823][5], projeto1, 1
instance = comp, \RAM|ram[807][5]~feeder\, RAM|ram[807][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[807][5]\, RAM|ram[807][5], projeto1, 1
instance = comp, \RAM|ram[821][5]\, RAM|ram[821][5], projeto1, 1
instance = comp, \RAM|ram[820][5]\, RAM|ram[820][5], projeto1, 1
instance = comp, \RAM|ram[805][5]~feeder\, RAM|ram[805][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[805][5]\, RAM|ram[805][5], projeto1, 1
instance = comp, \RAM|ram[804][5]~feeder\, RAM|ram[804][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[804][5]\, RAM|ram[804][5], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[5]~292\, processador|arquitetura|muxInstRAM|saida_MUX[5]~292, projeto1, 1
instance = comp, \RAM|ram[806][5]\, RAM|ram[806][5], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[5]~4\, processador|arquitetura|muxInstRAM|saida_MUX[5]~4, projeto1, 1
instance = comp, \RAM|ram[819][5]\, RAM|ram[819][5], projeto1, 1
instance = comp, \RAM|ram[803][5]~feeder\, RAM|ram[803][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[803][5]\, RAM|ram[803][5], projeto1, 1
instance = comp, \RAM|ram[818][5]~feeder\, RAM|ram[818][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[818][5]\, RAM|ram[818][5], projeto1, 1
instance = comp, \RAM|ram[816][5]\, RAM|ram[816][5], projeto1, 1
instance = comp, \RAM|ram[817][5]\, RAM|ram[817][5], projeto1, 1
instance = comp, \RAM|ram[801][5]\, RAM|ram[801][5], projeto1, 1
instance = comp, \RAM|ram[800][5]~feeder\, RAM|ram[800][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[800][5]\, RAM|ram[800][5], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[5]~288\, processador|arquitetura|muxInstRAM|saida_MUX[5]~288, projeto1, 1
instance = comp, \RAM|ram[802][5]~feeder\, RAM|ram[802][5]~feeder, projeto1, 1
instance = comp, \RAM|ram[802][5]\, RAM|ram[802][5], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[5]~0\, processador|arquitetura|muxInstRAM|saida_MUX[5]~0, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[5]~16\, processador|arquitetura|muxInstRAM|saida_MUX[5]~16, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[5]~34\, processador|arquitetura|muxInstRAM|saida_MUX[5]~34, projeto1, 1
instance = comp, \processador|arquitetura|ULA|Add0~34\, processador|arquitetura|ULA|Add0~34, projeto1, 1
instance = comp, \processador|arquitetura|ULA|Add0~5\, processador|arquitetura|ULA|Add0~5, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~68feeder\, processador|arquitetura|memReg|registrador~68feeder, projeto1, 1
instance = comp, \RAM|ram[823][0]\, RAM|ram[823][0], projeto1, 1
instance = comp, \RAM|ram[822][0]~feeder\, RAM|ram[822][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[822][0]\, RAM|ram[822][0], projeto1, 1
instance = comp, \RAM|ram[807][0]~feeder\, RAM|ram[807][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[807][0]\, RAM|ram[807][0], projeto1, 1
instance = comp, \RAM|ram[821][0]\, RAM|ram[821][0], projeto1, 1
instance = comp, \RAM|ram[805][0]\, RAM|ram[805][0], projeto1, 1
instance = comp, \RAM|ram[820][0]\, RAM|ram[820][0], projeto1, 1
instance = comp, \RAM|ram[804][0]\, RAM|ram[804][0], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~324\, processador|arquitetura|muxInstRAM|saida_MUX[0]~324, projeto1, 1
instance = comp, \RAM|ram[806][0]~feeder\, RAM|ram[806][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[806][0]\, RAM|ram[806][0], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~39\, processador|arquitetura|muxInstRAM|saida_MUX[0]~39, projeto1, 1
instance = comp, \RAM|ram[818][0]~feeder\, RAM|ram[818][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[818][0]\, RAM|ram[818][0], projeto1, 1
instance = comp, \RAM|ram[803][0]~feeder\, RAM|ram[803][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[803][0]\, RAM|ram[803][0], projeto1, 1
instance = comp, \RAM|ram[819][0]\, RAM|ram[819][0], projeto1, 1
instance = comp, \RAM|ram[817][0]\, RAM|ram[817][0], projeto1, 1
instance = comp, \RAM|ram[816][0]~feeder\, RAM|ram[816][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[816][0]\, RAM|ram[816][0], projeto1, 1
instance = comp, \RAM|ram[801][0]~feeder\, RAM|ram[801][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[801][0]\, RAM|ram[801][0], projeto1, 1
instance = comp, \RAM|ram[800][0]~feeder\, RAM|ram[800][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[800][0]\, RAM|ram[800][0], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~320\, processador|arquitetura|muxInstRAM|saida_MUX[0]~320, projeto1, 1
instance = comp, \RAM|ram[802][0]~feeder\, RAM|ram[802][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[802][0]\, RAM|ram[802][0], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~35\, processador|arquitetura|muxInstRAM|saida_MUX[0]~35, projeto1, 1
instance = comp, \RAM|ram[831][0]\, RAM|ram[831][0], projeto1, 1
instance = comp, \RAM|ram[830][0]\, RAM|ram[830][0], projeto1, 1
instance = comp, \RAM|ram[815][0]\, RAM|ram[815][0], projeto1, 1
instance = comp, \RAM|ram[829][0]\, RAM|ram[829][0], projeto1, 1
instance = comp, \RAM|ram[828][0]\, RAM|ram[828][0], projeto1, 1
instance = comp, \RAM|ram[813][0]\, RAM|ram[813][0], projeto1, 1
instance = comp, \RAM|ram[812][0]\, RAM|ram[812][0], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~332\, processador|arquitetura|muxInstRAM|saida_MUX[0]~332, projeto1, 1
instance = comp, \RAM|ram[814][0]\, RAM|ram[814][0], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~47\, processador|arquitetura|muxInstRAM|saida_MUX[0]~47, projeto1, 1
instance = comp, \RAM|ram[826][0]\, RAM|ram[826][0], projeto1, 1
instance = comp, \RAM|ram[811][0]~feeder\, RAM|ram[811][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[811][0]\, RAM|ram[811][0], projeto1, 1
instance = comp, \RAM|ram[827][0]\, RAM|ram[827][0], projeto1, 1
instance = comp, \RAM|ram[824][0]\, RAM|ram[824][0], projeto1, 1
instance = comp, \RAM|ram[825][0]\, RAM|ram[825][0], projeto1, 1
instance = comp, \RAM|ram[809][0]\, RAM|ram[809][0], projeto1, 1
instance = comp, \RAM|ram[808][0]~feeder\, RAM|ram[808][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[808][0]\, RAM|ram[808][0], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~328\, processador|arquitetura|muxInstRAM|saida_MUX[0]~328, projeto1, 1
instance = comp, \RAM|ram[810][0]\, RAM|ram[810][0], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~43\, processador|arquitetura|muxInstRAM|saida_MUX[0]~43, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~51\, processador|arquitetura|muxInstRAM|saida_MUX[0]~51, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~69\, processador|arquitetura|muxInstRAM|saida_MUX[0]~69, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[0]~15\, processador|arquitetura|ULA|saida[0]~15, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~68\, processador|arquitetura|memReg|registrador~68, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~52feeder\, processador|arquitetura|memReg|registrador~52feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~52\, processador|arquitetura|memReg|registrador~52, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~60feeder\, processador|arquitetura|memReg|registrador~60feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~60\, processador|arquitetura|memReg|registrador~60, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~36feeder\, processador|arquitetura|memReg|registrador~36feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~36\, processador|arquitetura|memReg|registrador~36, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~20feeder\, processador|arquitetura|memReg|registrador~20feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~20\, processador|arquitetura|memReg|registrador~20, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~28feeder\, processador|arquitetura|memReg|registrador~28feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~28\, processador|arquitetura|memReg|registrador~28, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~12feeder\, processador|arquitetura|memReg|registrador~12feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~12\, processador|arquitetura|memReg|registrador~12, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~108\, processador|arquitetura|memReg|registrador~108, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~44feeder\, processador|arquitetura|memReg|registrador~44feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~44\, processador|arquitetura|memReg|registrador~44, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~76\, processador|arquitetura|memReg|registrador~76, projeto1, 1
instance = comp, \RAM|ram[791][0]\, RAM|ram[791][0], projeto1, 1
instance = comp, \RAM|ram[790][0]~feeder\, RAM|ram[790][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[790][0]\, RAM|ram[790][0], projeto1, 1
instance = comp, \RAM|ram[775][0]\, RAM|ram[775][0], projeto1, 1
instance = comp, \RAM|ram[788][0]~feeder\, RAM|ram[788][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[788][0]\, RAM|ram[788][0], projeto1, 1
instance = comp, \RAM|ram[789][0]\, RAM|ram[789][0], projeto1, 1
instance = comp, \RAM|ram[773][0]~feeder\, RAM|ram[773][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[773][0]\, RAM|ram[773][0], projeto1, 1
instance = comp, \RAM|ram[772][0]\, RAM|ram[772][0], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~340\, processador|arquitetura|muxInstRAM|saida_MUX[0]~340, projeto1, 1
instance = comp, \RAM|ram[774][0]\, RAM|ram[774][0], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~56\, processador|arquitetura|muxInstRAM|saida_MUX[0]~56, projeto1, 1
instance = comp, \RAM|ram[794][0]~feeder\, RAM|ram[794][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[794][0]\, RAM|ram[794][0], projeto1, 1
instance = comp, \RAM|ram[779][0]~feeder\, RAM|ram[779][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[779][0]\, RAM|ram[779][0], projeto1, 1
instance = comp, \RAM|ram[795][0]\, RAM|ram[795][0], projeto1, 1
instance = comp, \RAM|ram[793][0]\, RAM|ram[793][0], projeto1, 1
instance = comp, \RAM|ram[792][0]\, RAM|ram[792][0], projeto1, 1
instance = comp, \RAM|ram[777][0]\, RAM|ram[777][0], projeto1, 1
instance = comp, \RAM|ram[776][0]~feeder\, RAM|ram[776][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[776][0]\, RAM|ram[776][0], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~344\, processador|arquitetura|muxInstRAM|saida_MUX[0]~344, projeto1, 1
instance = comp, \RAM|ram[778][0]~feeder\, RAM|ram[778][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[778][0]\, RAM|ram[778][0], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~60\, processador|arquitetura|muxInstRAM|saida_MUX[0]~60, projeto1, 1
instance = comp, \RAM|ram[787][0]\, RAM|ram[787][0], projeto1, 1
instance = comp, \RAM|ram[771][0]\, RAM|ram[771][0], projeto1, 1
instance = comp, \RAM|ram[786][0]~feeder\, RAM|ram[786][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[786][0]\, RAM|ram[786][0], projeto1, 1
instance = comp, \RAM|ram[784][0]\, RAM|ram[784][0], projeto1, 1
instance = comp, \RAM|ram[785][0]\, RAM|ram[785][0], projeto1, 1
instance = comp, \RAM|ram[769][0]~feeder\, RAM|ram[769][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[769][0]\, RAM|ram[769][0], projeto1, 1
instance = comp, \RAM|ram[768][0]~feeder\, RAM|ram[768][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[768][0]\, RAM|ram[768][0], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~336\, processador|arquitetura|muxInstRAM|saida_MUX[0]~336, projeto1, 1
instance = comp, \RAM|ram[770][0]~feeder\, RAM|ram[770][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[770][0]\, RAM|ram[770][0], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~52\, processador|arquitetura|muxInstRAM|saida_MUX[0]~52, projeto1, 1
instance = comp, \RAM|ram[799][0]\, RAM|ram[799][0], projeto1, 1
instance = comp, \RAM|ram[798][0]~feeder\, RAM|ram[798][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[798][0]\, RAM|ram[798][0], projeto1, 1
instance = comp, \RAM|ram[783][0]~feeder\, RAM|ram[783][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[783][0]\, RAM|ram[783][0], projeto1, 1
instance = comp, \RAM|ram[796][0]\, RAM|ram[796][0], projeto1, 1
instance = comp, \RAM|ram[797][0]\, RAM|ram[797][0], projeto1, 1
instance = comp, \RAM|ram[781][0]\, RAM|ram[781][0], projeto1, 1
instance = comp, \RAM|ram[780][0]~feeder\, RAM|ram[780][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[780][0]\, RAM|ram[780][0], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~348\, processador|arquitetura|muxInstRAM|saida_MUX[0]~348, projeto1, 1
instance = comp, \RAM|ram[782][0]~feeder\, RAM|ram[782][0]~feeder, projeto1, 1
instance = comp, \RAM|ram[782][0]\, RAM|ram[782][0], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~64\, processador|arquitetura|muxInstRAM|saida_MUX[0]~64, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~68\, processador|arquitetura|muxInstRAM|saida_MUX[0]~68, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[0]~284\, processador|arquitetura|muxInstRAM|saida_MUX[0]~284, projeto1, 1
instance = comp, \processador|arquitetura|ULA|Add0~9\, processador|arquitetura|ULA|Add0~9, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~53feeder\, processador|arquitetura|memReg|registrador~53feeder, projeto1, 1
instance = comp, \RAM|ram[826][1]~feeder\, RAM|ram[826][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[826][1]\, RAM|ram[826][1], projeto1, 1
instance = comp, \RAM|ram[827][1]~feeder\, RAM|ram[827][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[827][1]\, RAM|ram[827][1], projeto1, 1
instance = comp, \RAM|ram[811][1]~feeder\, RAM|ram[811][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[811][1]\, RAM|ram[811][1], projeto1, 1
instance = comp, \RAM|ram[825][1]\, RAM|ram[825][1], projeto1, 1
instance = comp, \RAM|ram[824][1]\, RAM|ram[824][1], projeto1, 1
instance = comp, \RAM|ram[809][1]\, RAM|ram[809][1], projeto1, 1
instance = comp, \RAM|ram[808][1]\, RAM|ram[808][1], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[1]~360\, processador|arquitetura|muxInstRAM|saida_MUX[1]~360, projeto1, 1
instance = comp, \RAM|ram[810][1]\, RAM|ram[810][1], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[1]~78\, processador|arquitetura|muxInstRAM|saida_MUX[1]~78, projeto1, 1
instance = comp, \RAM|ram[822][1]~feeder\, RAM|ram[822][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[822][1]\, RAM|ram[822][1], projeto1, 1
instance = comp, \RAM|ram[807][1]~feeder\, RAM|ram[807][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[807][1]\, RAM|ram[807][1], projeto1, 1
instance = comp, \RAM|ram[823][1]\, RAM|ram[823][1], projeto1, 1
instance = comp, \RAM|ram[820][1]~feeder\, RAM|ram[820][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[820][1]\, RAM|ram[820][1], projeto1, 1
instance = comp, \RAM|ram[805][1]\, RAM|ram[805][1], projeto1, 1
instance = comp, \RAM|ram[821][1]\, RAM|ram[821][1], projeto1, 1
instance = comp, \RAM|ram[804][1]~feeder\, RAM|ram[804][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[804][1]\, RAM|ram[804][1], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[1]~356\, processador|arquitetura|muxInstRAM|saida_MUX[1]~356, projeto1, 1
instance = comp, \RAM|ram[806][1]\, RAM|ram[806][1], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[1]~74\, processador|arquitetura|muxInstRAM|saida_MUX[1]~74, projeto1, 1
instance = comp, \RAM|ram[818][1]~feeder\, RAM|ram[818][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[818][1]\, RAM|ram[818][1], projeto1, 1
instance = comp, \RAM|ram[819][1]\, RAM|ram[819][1], projeto1, 1
instance = comp, \RAM|ram[803][1]\, RAM|ram[803][1], projeto1, 1
instance = comp, \RAM|ram[816][1]~feeder\, RAM|ram[816][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[816][1]\, RAM|ram[816][1], projeto1, 1
instance = comp, \RAM|ram[817][1]\, RAM|ram[817][1], projeto1, 1
instance = comp, \RAM|ram[801][1]\, RAM|ram[801][1], projeto1, 1
instance = comp, \RAM|ram[800][1]~feeder\, RAM|ram[800][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[800][1]\, RAM|ram[800][1], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[1]~352\, processador|arquitetura|muxInstRAM|saida_MUX[1]~352, projeto1, 1
instance = comp, \RAM|ram[802][1]~feeder\, RAM|ram[802][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[802][1]\, RAM|ram[802][1], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[1]~70\, processador|arquitetura|muxInstRAM|saida_MUX[1]~70, projeto1, 1
instance = comp, \RAM|ram[830][1]\, RAM|ram[830][1], projeto1, 1
instance = comp, \RAM|ram[815][1]~feeder\, RAM|ram[815][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[815][1]\, RAM|ram[815][1], projeto1, 1
instance = comp, \RAM|ram[831][1]\, RAM|ram[831][1], projeto1, 1
instance = comp, \RAM|ram[829][1]\, RAM|ram[829][1], projeto1, 1
instance = comp, \RAM|ram[828][1]\, RAM|ram[828][1], projeto1, 1
instance = comp, \RAM|ram[813][1]\, RAM|ram[813][1], projeto1, 1
instance = comp, \RAM|ram[812][1]~feeder\, RAM|ram[812][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[812][1]\, RAM|ram[812][1], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[1]~364\, processador|arquitetura|muxInstRAM|saida_MUX[1]~364, projeto1, 1
instance = comp, \RAM|ram[814][1]~feeder\, RAM|ram[814][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[814][1]\, RAM|ram[814][1], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[1]~82\, processador|arquitetura|muxInstRAM|saida_MUX[1]~82, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[1]~86\, processador|arquitetura|muxInstRAM|saida_MUX[1]~86, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[1]~104\, processador|arquitetura|muxInstRAM|saida_MUX[1]~104, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[1]~16\, processador|arquitetura|ULA|saida[1]~16, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~53\, processador|arquitetura|memReg|registrador~53, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~61feeder\, processador|arquitetura|memReg|registrador~61feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~61\, processador|arquitetura|memReg|registrador~61, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~69feeder\, processador|arquitetura|memReg|registrador~69feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~69\, processador|arquitetura|memReg|registrador~69, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~21feeder\, processador|arquitetura|memReg|registrador~21feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~21\, processador|arquitetura|memReg|registrador~21, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~37feeder\, processador|arquitetura|memReg|registrador~37feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~37\, processador|arquitetura|memReg|registrador~37, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~29feeder\, processador|arquitetura|memReg|registrador~29feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~29\, processador|arquitetura|memReg|registrador~29, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~13feeder\, processador|arquitetura|memReg|registrador~13feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~13\, processador|arquitetura|memReg|registrador~13, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~112\, processador|arquitetura|memReg|registrador~112, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~45feeder\, processador|arquitetura|memReg|registrador~45feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~45\, processador|arquitetura|memReg|registrador~45, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~80\, processador|arquitetura|memReg|registrador~80, projeto1, 1
instance = comp, \RAM|ram[795][1]~feeder\, RAM|ram[795][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[795][1]\, RAM|ram[795][1], projeto1, 1
instance = comp, \RAM|ram[794][1]\, RAM|ram[794][1], projeto1, 1
instance = comp, \RAM|ram[779][1]~feeder\, RAM|ram[779][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[779][1]\, RAM|ram[779][1], projeto1, 1
instance = comp, \RAM|ram[793][1]~feeder\, RAM|ram[793][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[793][1]\, RAM|ram[793][1], projeto1, 1
instance = comp, \RAM|ram[792][1]~feeder\, RAM|ram[792][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[792][1]\, RAM|ram[792][1], projeto1, 1
instance = comp, \RAM|ram[777][1]\, RAM|ram[777][1], projeto1, 1
instance = comp, \RAM|ram[776][1]\, RAM|ram[776][1], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[1]~376\, processador|arquitetura|muxInstRAM|saida_MUX[1]~376, projeto1, 1
instance = comp, \RAM|ram[778][1]~feeder\, RAM|ram[778][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[778][1]\, RAM|ram[778][1], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[1]~95\, processador|arquitetura|muxInstRAM|saida_MUX[1]~95, projeto1, 1
instance = comp, \RAM|ram[799][1]\, RAM|ram[799][1], projeto1, 1
instance = comp, \RAM|ram[783][1]~feeder\, RAM|ram[783][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[783][1]\, RAM|ram[783][1], projeto1, 1
instance = comp, \RAM|ram[798][1]~feeder\, RAM|ram[798][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[798][1]\, RAM|ram[798][1], projeto1, 1
instance = comp, \RAM|ram[796][1]~feeder\, RAM|ram[796][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[796][1]\, RAM|ram[796][1], projeto1, 1
instance = comp, \RAM|ram[781][1]~feeder\, RAM|ram[781][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[781][1]\, RAM|ram[781][1], projeto1, 1
instance = comp, \RAM|ram[797][1]\, RAM|ram[797][1], projeto1, 1
instance = comp, \RAM|ram[780][1]~feeder\, RAM|ram[780][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[780][1]\, RAM|ram[780][1], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[1]~380\, processador|arquitetura|muxInstRAM|saida_MUX[1]~380, projeto1, 1
instance = comp, \RAM|ram[782][1]~feeder\, RAM|ram[782][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[782][1]\, RAM|ram[782][1], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[1]~99\, processador|arquitetura|muxInstRAM|saida_MUX[1]~99, projeto1, 1
instance = comp, \RAM|ram[786][1]~feeder\, RAM|ram[786][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[786][1]\, RAM|ram[786][1], projeto1, 1
instance = comp, \RAM|ram[771][1]~feeder\, RAM|ram[771][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[771][1]\, RAM|ram[771][1], projeto1, 1
instance = comp, \RAM|ram[787][1]\, RAM|ram[787][1], projeto1, 1
instance = comp, \RAM|ram[784][1]\, RAM|ram[784][1], projeto1, 1
instance = comp, \RAM|ram[785][1]\, RAM|ram[785][1], projeto1, 1
instance = comp, \RAM|ram[769][1]~feeder\, RAM|ram[769][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[769][1]\, RAM|ram[769][1], projeto1, 1
instance = comp, \RAM|ram[768][1]~feeder\, RAM|ram[768][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[768][1]\, RAM|ram[768][1], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[1]~368\, processador|arquitetura|muxInstRAM|saida_MUX[1]~368, projeto1, 1
instance = comp, \RAM|ram[770][1]~feeder\, RAM|ram[770][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[770][1]\, RAM|ram[770][1], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[1]~87\, processador|arquitetura|muxInstRAM|saida_MUX[1]~87, projeto1, 1
instance = comp, \RAM|ram[791][1]\, RAM|ram[791][1], projeto1, 1
instance = comp, \RAM|ram[790][1]\, RAM|ram[790][1], projeto1, 1
instance = comp, \RAM|ram[775][1]~feeder\, RAM|ram[775][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[775][1]\, RAM|ram[775][1], projeto1, 1
instance = comp, \RAM|ram[788][1]~feeder\, RAM|ram[788][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[788][1]\, RAM|ram[788][1], projeto1, 1
instance = comp, \RAM|ram[789][1]\, RAM|ram[789][1], projeto1, 1
instance = comp, \RAM|ram[773][1]~feeder\, RAM|ram[773][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[773][1]\, RAM|ram[773][1], projeto1, 1
instance = comp, \RAM|ram[772][1]~feeder\, RAM|ram[772][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[772][1]\, RAM|ram[772][1], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[1]~372\, processador|arquitetura|muxInstRAM|saida_MUX[1]~372, projeto1, 1
instance = comp, \RAM|ram[774][1]~feeder\, RAM|ram[774][1]~feeder, projeto1, 1
instance = comp, \RAM|ram[774][1]\, RAM|ram[774][1], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[1]~91\, processador|arquitetura|muxInstRAM|saida_MUX[1]~91, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[1]~103\, processador|arquitetura|muxInstRAM|saida_MUX[1]~103, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[1]~285\, processador|arquitetura|muxInstRAM|saida_MUX[1]~285, projeto1, 1
instance = comp, \processador|arquitetura|ULA|Add0~13\, processador|arquitetura|ULA|Add0~13, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~54feeder\, processador|arquitetura|memReg|registrador~54feeder, projeto1, 1
instance = comp, \RAM|ram[790][2]~feeder\, RAM|ram[790][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[790][2]\, RAM|ram[790][2], projeto1, 1
instance = comp, \RAM|ram[791][2]\, RAM|ram[791][2], projeto1, 1
instance = comp, \RAM|ram[775][2]~feeder\, RAM|ram[775][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[775][2]\, RAM|ram[775][2], projeto1, 1
instance = comp, \RAM|ram[789][2]\, RAM|ram[789][2], projeto1, 1
instance = comp, \RAM|ram[788][2]\, RAM|ram[788][2], projeto1, 1
instance = comp, \RAM|ram[773][2]~feeder\, RAM|ram[773][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[773][2]\, RAM|ram[773][2], projeto1, 1
instance = comp, \RAM|ram[772][2]~feeder\, RAM|ram[772][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[772][2]\, RAM|ram[772][2], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[2]~404\, processador|arquitetura|muxInstRAM|saida_MUX[2]~404, projeto1, 1
instance = comp, \RAM|ram[774][2]~feeder\, RAM|ram[774][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[774][2]\, RAM|ram[774][2], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[2]~126\, processador|arquitetura|muxInstRAM|saida_MUX[2]~126, projeto1, 1
instance = comp, \RAM|ram[795][2]~feeder\, RAM|ram[795][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[795][2]\, RAM|ram[795][2], projeto1, 1
instance = comp, \RAM|ram[794][2]~feeder\, RAM|ram[794][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[794][2]\, RAM|ram[794][2], projeto1, 1
instance = comp, \RAM|ram[779][2]\, RAM|ram[779][2], projeto1, 1
instance = comp, \RAM|ram[792][2]~feeder\, RAM|ram[792][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[792][2]\, RAM|ram[792][2], projeto1, 1
instance = comp, \RAM|ram[793][2]~feeder\, RAM|ram[793][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[793][2]\, RAM|ram[793][2], projeto1, 1
instance = comp, \RAM|ram[777][2]~feeder\, RAM|ram[777][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[777][2]\, RAM|ram[777][2], projeto1, 1
instance = comp, \RAM|ram[776][2]~feeder\, RAM|ram[776][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[776][2]\, RAM|ram[776][2], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[2]~408\, processador|arquitetura|muxInstRAM|saida_MUX[2]~408, projeto1, 1
instance = comp, \RAM|ram[778][2]\, RAM|ram[778][2], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[2]~130\, processador|arquitetura|muxInstRAM|saida_MUX[2]~130, projeto1, 1
instance = comp, \RAM|ram[787][2]\, RAM|ram[787][2], projeto1, 1
instance = comp, \RAM|ram[786][2]\, RAM|ram[786][2], projeto1, 1
instance = comp, \RAM|ram[771][2]~feeder\, RAM|ram[771][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[771][2]\, RAM|ram[771][2], projeto1, 1
instance = comp, \RAM|ram[784][2]\, RAM|ram[784][2], projeto1, 1
instance = comp, \RAM|ram[785][2]~feeder\, RAM|ram[785][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[785][2]\, RAM|ram[785][2], projeto1, 1
instance = comp, \RAM|ram[769][2]\, RAM|ram[769][2], projeto1, 1
instance = comp, \RAM|ram[768][2]\, RAM|ram[768][2], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[2]~400\, processador|arquitetura|muxInstRAM|saida_MUX[2]~400, projeto1, 1
instance = comp, \RAM|ram[770][2]\, RAM|ram[770][2], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[2]~122\, processador|arquitetura|muxInstRAM|saida_MUX[2]~122, projeto1, 1
instance = comp, \RAM|ram[798][2]~feeder\, RAM|ram[798][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[798][2]\, RAM|ram[798][2], projeto1, 1
instance = comp, \RAM|ram[799][2]\, RAM|ram[799][2], projeto1, 1
instance = comp, \RAM|ram[783][2]~feeder\, RAM|ram[783][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[783][2]\, RAM|ram[783][2], projeto1, 1
instance = comp, \RAM|ram[797][2]\, RAM|ram[797][2], projeto1, 1
instance = comp, \RAM|ram[796][2]\, RAM|ram[796][2], projeto1, 1
instance = comp, \RAM|ram[781][2]\, RAM|ram[781][2], projeto1, 1
instance = comp, \RAM|ram[780][2]\, RAM|ram[780][2], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[2]~412\, processador|arquitetura|muxInstRAM|saida_MUX[2]~412, projeto1, 1
instance = comp, \RAM|ram[782][2]~feeder\, RAM|ram[782][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[782][2]\, RAM|ram[782][2], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[2]~134\, processador|arquitetura|muxInstRAM|saida_MUX[2]~134, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[2]~138\, processador|arquitetura|muxInstRAM|saida_MUX[2]~138, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[2]~139\, processador|arquitetura|muxInstRAM|saida_MUX[2]~139, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[2]~17\, processador|arquitetura|ULA|saida[2]~17, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~54\, processador|arquitetura|memReg|registrador~54, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~62feeder\, processador|arquitetura|memReg|registrador~62feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~62\, processador|arquitetura|memReg|registrador~62, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~70feeder\, processador|arquitetura|memReg|registrador~70feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~70\, processador|arquitetura|memReg|registrador~70, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~22feeder\, processador|arquitetura|memReg|registrador~22feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~22\, processador|arquitetura|memReg|registrador~22, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~30feeder\, processador|arquitetura|memReg|registrador~30feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~30\, processador|arquitetura|memReg|registrador~30, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~38feeder\, processador|arquitetura|memReg|registrador~38feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~38\, processador|arquitetura|memReg|registrador~38, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~14feeder\, processador|arquitetura|memReg|registrador~14feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~14\, processador|arquitetura|memReg|registrador~14, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~116\, processador|arquitetura|memReg|registrador~116, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~46feeder\, processador|arquitetura|memReg|registrador~46feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~46\, processador|arquitetura|memReg|registrador~46, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~84\, processador|arquitetura|memReg|registrador~84, projeto1, 1
instance = comp, \RAM|ram[818][2]~feeder\, RAM|ram[818][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[818][2]\, RAM|ram[818][2], projeto1, 1
instance = comp, \RAM|ram[803][2]\, RAM|ram[803][2], projeto1, 1
instance = comp, \RAM|ram[819][2]\, RAM|ram[819][2], projeto1, 1
instance = comp, \RAM|ram[816][2]\, RAM|ram[816][2], projeto1, 1
instance = comp, \RAM|ram[817][2]~feeder\, RAM|ram[817][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[817][2]\, RAM|ram[817][2], projeto1, 1
instance = comp, \RAM|ram[801][2]\, RAM|ram[801][2], projeto1, 1
instance = comp, \RAM|ram[800][2]~feeder\, RAM|ram[800][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[800][2]\, RAM|ram[800][2], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[2]~384\, processador|arquitetura|muxInstRAM|saida_MUX[2]~384, projeto1, 1
instance = comp, \RAM|ram[802][2]~feeder\, RAM|ram[802][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[802][2]\, RAM|ram[802][2], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[2]~105\, processador|arquitetura|muxInstRAM|saida_MUX[2]~105, projeto1, 1
instance = comp, \RAM|ram[831][2]\, RAM|ram[831][2], projeto1, 1
instance = comp, \RAM|ram[830][2]\, RAM|ram[830][2], projeto1, 1
instance = comp, \RAM|ram[815][2]~feeder\, RAM|ram[815][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[815][2]\, RAM|ram[815][2], projeto1, 1
instance = comp, \RAM|ram[828][2]~feeder\, RAM|ram[828][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[828][2]\, RAM|ram[828][2], projeto1, 1
instance = comp, \RAM|ram[813][2]~feeder\, RAM|ram[813][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[813][2]\, RAM|ram[813][2], projeto1, 1
instance = comp, \RAM|ram[829][2]\, RAM|ram[829][2], projeto1, 1
instance = comp, \RAM|ram[812][2]~feeder\, RAM|ram[812][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[812][2]\, RAM|ram[812][2], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[2]~396\, processador|arquitetura|muxInstRAM|saida_MUX[2]~396, projeto1, 1
instance = comp, \RAM|ram[814][2]~feeder\, RAM|ram[814][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[814][2]\, RAM|ram[814][2], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[2]~117\, processador|arquitetura|muxInstRAM|saida_MUX[2]~117, projeto1, 1
instance = comp, \RAM|ram[827][2]\, RAM|ram[827][2], projeto1, 1
instance = comp, \RAM|ram[811][2]~feeder\, RAM|ram[811][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[811][2]\, RAM|ram[811][2], projeto1, 1
instance = comp, \RAM|ram[826][2]\, RAM|ram[826][2], projeto1, 1
instance = comp, \RAM|ram[824][2]\, RAM|ram[824][2], projeto1, 1
instance = comp, \RAM|ram[825][2]\, RAM|ram[825][2], projeto1, 1
instance = comp, \RAM|ram[809][2]\, RAM|ram[809][2], projeto1, 1
instance = comp, \RAM|ram[808][2]~feeder\, RAM|ram[808][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[808][2]\, RAM|ram[808][2], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[2]~392\, processador|arquitetura|muxInstRAM|saida_MUX[2]~392, projeto1, 1
instance = comp, \RAM|ram[810][2]\, RAM|ram[810][2], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[2]~113\, processador|arquitetura|muxInstRAM|saida_MUX[2]~113, projeto1, 1
instance = comp, \RAM|ram[822][2]~feeder\, RAM|ram[822][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[822][2]\, RAM|ram[822][2], projeto1, 1
instance = comp, \RAM|ram[807][2]~feeder\, RAM|ram[807][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[807][2]\, RAM|ram[807][2], projeto1, 1
instance = comp, \RAM|ram[823][2]~feeder\, RAM|ram[823][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[823][2]\, RAM|ram[823][2], projeto1, 1
instance = comp, \RAM|ram[821][2]\, RAM|ram[821][2], projeto1, 1
instance = comp, \RAM|ram[820][2]\, RAM|ram[820][2], projeto1, 1
instance = comp, \RAM|ram[805][2]\, RAM|ram[805][2], projeto1, 1
instance = comp, \RAM|ram[804][2]~feeder\, RAM|ram[804][2]~feeder, projeto1, 1
instance = comp, \RAM|ram[804][2]\, RAM|ram[804][2], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[2]~388\, processador|arquitetura|muxInstRAM|saida_MUX[2]~388, projeto1, 1
instance = comp, \RAM|ram[806][2]\, RAM|ram[806][2], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[2]~109\, processador|arquitetura|muxInstRAM|saida_MUX[2]~109, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[2]~121\, processador|arquitetura|muxInstRAM|saida_MUX[2]~121, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[2]~286\, processador|arquitetura|muxInstRAM|saida_MUX[2]~286, projeto1, 1
instance = comp, \processador|arquitetura|ULA|Add0~17\, processador|arquitetura|ULA|Add0~17, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~71feeder\, processador|arquitetura|memReg|registrador~71feeder, projeto1, 1
instance = comp, \RAM|ram[798][3]~feeder\, RAM|ram[798][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[798][3]\, RAM|ram[798][3], projeto1, 1
instance = comp, \RAM|ram[799][3]\, RAM|ram[799][3], projeto1, 1
instance = comp, \RAM|ram[783][3]~feeder\, RAM|ram[783][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[783][3]\, RAM|ram[783][3], projeto1, 1
instance = comp, \RAM|ram[796][3]~feeder\, RAM|ram[796][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[796][3]\, RAM|ram[796][3], projeto1, 1
instance = comp, \RAM|ram[797][3]\, RAM|ram[797][3], projeto1, 1
instance = comp, \RAM|ram[781][3]\, RAM|ram[781][3], projeto1, 1
instance = comp, \RAM|ram[780][3]\, RAM|ram[780][3], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[3]~444\, processador|arquitetura|muxInstRAM|saida_MUX[3]~444, projeto1, 1
instance = comp, \RAM|ram[782][3]~feeder\, RAM|ram[782][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[782][3]\, RAM|ram[782][3], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[3]~169\, processador|arquitetura|muxInstRAM|saida_MUX[3]~169, projeto1, 1
instance = comp, \RAM|ram[790][3]\, RAM|ram[790][3], projeto1, 1
instance = comp, \RAM|ram[775][3]\, RAM|ram[775][3], projeto1, 1
instance = comp, \RAM|ram[791][3]\, RAM|ram[791][3], projeto1, 1
instance = comp, \RAM|ram[788][3]~feeder\, RAM|ram[788][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[788][3]\, RAM|ram[788][3], projeto1, 1
instance = comp, \RAM|ram[789][3]\, RAM|ram[789][3], projeto1, 1
instance = comp, \RAM|ram[773][3]~feeder\, RAM|ram[773][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[773][3]\, RAM|ram[773][3], projeto1, 1
instance = comp, \RAM|ram[772][3]\, RAM|ram[772][3], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[3]~436\, processador|arquitetura|muxInstRAM|saida_MUX[3]~436, projeto1, 1
instance = comp, \RAM|ram[774][3]~feeder\, RAM|ram[774][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[774][3]\, RAM|ram[774][3], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[3]~161\, processador|arquitetura|muxInstRAM|saida_MUX[3]~161, projeto1, 1
instance = comp, \RAM|ram[794][3]~feeder\, RAM|ram[794][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[794][3]\, RAM|ram[794][3], projeto1, 1
instance = comp, \RAM|ram[779][3]\, RAM|ram[779][3], projeto1, 1
instance = comp, \RAM|ram[795][3]\, RAM|ram[795][3], projeto1, 1
instance = comp, \RAM|ram[792][3]~feeder\, RAM|ram[792][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[792][3]\, RAM|ram[792][3], projeto1, 1
instance = comp, \RAM|ram[777][3]\, RAM|ram[777][3], projeto1, 1
instance = comp, \RAM|ram[793][3]\, RAM|ram[793][3], projeto1, 1
instance = comp, \RAM|ram[776][3]\, RAM|ram[776][3], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[3]~440\, processador|arquitetura|muxInstRAM|saida_MUX[3]~440, projeto1, 1
instance = comp, \RAM|ram[778][3]\, RAM|ram[778][3], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[3]~165\, processador|arquitetura|muxInstRAM|saida_MUX[3]~165, projeto1, 1
instance = comp, \RAM|ram[786][3]~feeder\, RAM|ram[786][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[786][3]\, RAM|ram[786][3], projeto1, 1
instance = comp, \RAM|ram[787][3]~feeder\, RAM|ram[787][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[787][3]\, RAM|ram[787][3], projeto1, 1
instance = comp, \RAM|ram[771][3]~feeder\, RAM|ram[771][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[771][3]\, RAM|ram[771][3], projeto1, 1
instance = comp, \RAM|ram[785][3]~feeder\, RAM|ram[785][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[785][3]\, RAM|ram[785][3], projeto1, 1
instance = comp, \RAM|ram[784][3]\, RAM|ram[784][3], projeto1, 1
instance = comp, \RAM|ram[769][3]~feeder\, RAM|ram[769][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[769][3]\, RAM|ram[769][3], projeto1, 1
instance = comp, \RAM|ram[768][3]\, RAM|ram[768][3], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[3]~432\, processador|arquitetura|muxInstRAM|saida_MUX[3]~432, projeto1, 1
instance = comp, \RAM|ram[770][3]~feeder\, RAM|ram[770][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[770][3]~DUPLICATE\, RAM|ram[770][3]~DUPLICATE, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[3]~157\, processador|arquitetura|muxInstRAM|saida_MUX[3]~157, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[3]~173\, processador|arquitetura|muxInstRAM|saida_MUX[3]~173, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[3]~174\, processador|arquitetura|muxInstRAM|saida_MUX[3]~174, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[3]~18\, processador|arquitetura|ULA|saida[3]~18, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~71\, processador|arquitetura|memReg|registrador~71, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~63feeder\, processador|arquitetura|memReg|registrador~63feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~63\, processador|arquitetura|memReg|registrador~63, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~55feeder\, processador|arquitetura|memReg|registrador~55feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~55\, processador|arquitetura|memReg|registrador~55, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~39feeder\, processador|arquitetura|memReg|registrador~39feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~39\, processador|arquitetura|memReg|registrador~39, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~31feeder\, processador|arquitetura|memReg|registrador~31feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~31\, processador|arquitetura|memReg|registrador~31, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~23feeder\, processador|arquitetura|memReg|registrador~23feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~23\, processador|arquitetura|memReg|registrador~23, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~15feeder\, processador|arquitetura|memReg|registrador~15feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~15\, processador|arquitetura|memReg|registrador~15, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~120\, processador|arquitetura|memReg|registrador~120, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~47feeder\, processador|arquitetura|memReg|registrador~47feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~47\, processador|arquitetura|memReg|registrador~47, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~88\, processador|arquitetura|memReg|registrador~88, projeto1, 1
instance = comp, \RAM|ram[819][3]\, RAM|ram[819][3], projeto1, 1
instance = comp, \RAM|ram[803][3]\, RAM|ram[803][3], projeto1, 1
instance = comp, \RAM|ram[818][3]~feeder\, RAM|ram[818][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[818][3]\, RAM|ram[818][3], projeto1, 1
instance = comp, \RAM|ram[816][3]\, RAM|ram[816][3], projeto1, 1
instance = comp, \RAM|ram[817][3]\, RAM|ram[817][3], projeto1, 1
instance = comp, \RAM|ram[801][3]\, RAM|ram[801][3], projeto1, 1
instance = comp, \RAM|ram[800][3]~feeder\, RAM|ram[800][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[800][3]\, RAM|ram[800][3], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[3]~416\, processador|arquitetura|muxInstRAM|saida_MUX[3]~416, projeto1, 1
instance = comp, \RAM|ram[802][3]~feeder\, RAM|ram[802][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[802][3]\, RAM|ram[802][3], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[3]~140\, processador|arquitetura|muxInstRAM|saida_MUX[3]~140, projeto1, 1
instance = comp, \RAM|ram[830][3]\, RAM|ram[830][3], projeto1, 1
instance = comp, \RAM|ram[831][3]\, RAM|ram[831][3], projeto1, 1
instance = comp, \RAM|ram[815][3]\, RAM|ram[815][3], projeto1, 1
instance = comp, \RAM|ram[829][3]\, RAM|ram[829][3], projeto1, 1
instance = comp, \RAM|ram[828][3]\, RAM|ram[828][3], projeto1, 1
instance = comp, \RAM|ram[813][3]~feeder\, RAM|ram[813][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[813][3]\, RAM|ram[813][3], projeto1, 1
instance = comp, \RAM|ram[812][3]~feeder\, RAM|ram[812][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[812][3]\, RAM|ram[812][3], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[3]~428\, processador|arquitetura|muxInstRAM|saida_MUX[3]~428, projeto1, 1
instance = comp, \RAM|ram[814][3]~feeder\, RAM|ram[814][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[814][3]\, RAM|ram[814][3], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[3]~152\, processador|arquitetura|muxInstRAM|saida_MUX[3]~152, projeto1, 1
instance = comp, \RAM|ram[826][3]~feeder\, RAM|ram[826][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[826][3]\, RAM|ram[826][3], projeto1, 1
instance = comp, \RAM|ram[811][3]\, RAM|ram[811][3], projeto1, 1
instance = comp, \RAM|ram[827][3]\, RAM|ram[827][3], projeto1, 1
instance = comp, \RAM|ram[824][3]~feeder\, RAM|ram[824][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[824][3]\, RAM|ram[824][3], projeto1, 1
instance = comp, \RAM|ram[825][3]\, RAM|ram[825][3], projeto1, 1
instance = comp, \RAM|ram[809][3]\, RAM|ram[809][3], projeto1, 1
instance = comp, \RAM|ram[808][3]~feeder\, RAM|ram[808][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[808][3]\, RAM|ram[808][3], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[3]~424\, processador|arquitetura|muxInstRAM|saida_MUX[3]~424, projeto1, 1
instance = comp, \RAM|ram[810][3]\, RAM|ram[810][3], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[3]~148\, processador|arquitetura|muxInstRAM|saida_MUX[3]~148, projeto1, 1
instance = comp, \RAM|ram[823][3]\, RAM|ram[823][3], projeto1, 1
instance = comp, \RAM|ram[822][3]\, RAM|ram[822][3], projeto1, 1
instance = comp, \RAM|ram[807][3]\, RAM|ram[807][3], projeto1, 1
instance = comp, \RAM|ram[821][3]\, RAM|ram[821][3], projeto1, 1
instance = comp, \RAM|ram[820][3]\, RAM|ram[820][3], projeto1, 1
instance = comp, \RAM|ram[805][3]\, RAM|ram[805][3], projeto1, 1
instance = comp, \RAM|ram[804][3]~feeder\, RAM|ram[804][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[804][3]\, RAM|ram[804][3], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[3]~420\, processador|arquitetura|muxInstRAM|saida_MUX[3]~420, projeto1, 1
instance = comp, \RAM|ram[806][3]~feeder\, RAM|ram[806][3]~feeder, projeto1, 1
instance = comp, \RAM|ram[806][3]\, RAM|ram[806][3], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[3]~144\, processador|arquitetura|muxInstRAM|saida_MUX[3]~144, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[3]~156\, processador|arquitetura|muxInstRAM|saida_MUX[3]~156, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[3]~287\, processador|arquitetura|muxInstRAM|saida_MUX[3]~287, projeto1, 1
instance = comp, \processador|arquitetura|ULA|Add0~21\, processador|arquitetura|ULA|Add0~21, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~56feeder\, processador|arquitetura|memReg|registrador~56feeder, projeto1, 1
instance = comp, \RAM|ram[830][4]\, RAM|ram[830][4], projeto1, 1
instance = comp, \RAM|ram[815][4]\, RAM|ram[815][4], projeto1, 1
instance = comp, \RAM|ram[831][4]\, RAM|ram[831][4], projeto1, 1
instance = comp, \RAM|ram[828][4]~feeder\, RAM|ram[828][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[828][4]\, RAM|ram[828][4], projeto1, 1
instance = comp, \RAM|ram[829][4]\, RAM|ram[829][4], projeto1, 1
instance = comp, \RAM|ram[813][4]\, RAM|ram[813][4], projeto1, 1
instance = comp, \RAM|ram[812][4]~feeder\, RAM|ram[812][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[812][4]\, RAM|ram[812][4], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[4]~460\, processador|arquitetura|muxInstRAM|saida_MUX[4]~460, projeto1, 1
instance = comp, \RAM|ram[814][4]~feeder\, RAM|ram[814][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[814][4]\, RAM|ram[814][4], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[4]~187\, processador|arquitetura|muxInstRAM|saida_MUX[4]~187, projeto1, 1
instance = comp, \RAM|ram[819][4]\, RAM|ram[819][4], projeto1, 1
instance = comp, \RAM|ram[818][4]~feeder\, RAM|ram[818][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[818][4]\, RAM|ram[818][4], projeto1, 1
instance = comp, \RAM|ram[803][4]~feeder\, RAM|ram[803][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[803][4]\, RAM|ram[803][4], projeto1, 1
instance = comp, \RAM|ram[817][4]\, RAM|ram[817][4], projeto1, 1
instance = comp, \RAM|ram[816][4]~feeder\, RAM|ram[816][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[816][4]\, RAM|ram[816][4], projeto1, 1
instance = comp, \RAM|ram[801][4]~feeder\, RAM|ram[801][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[801][4]\, RAM|ram[801][4], projeto1, 1
instance = comp, \RAM|ram[800][4]~feeder\, RAM|ram[800][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[800][4]\, RAM|ram[800][4], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[4]~448\, processador|arquitetura|muxInstRAM|saida_MUX[4]~448, projeto1, 1
instance = comp, \RAM|ram[802][4]~feeder\, RAM|ram[802][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[802][4]\, RAM|ram[802][4], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[4]~175\, processador|arquitetura|muxInstRAM|saida_MUX[4]~175, projeto1, 1
instance = comp, \RAM|ram[822][4]\, RAM|ram[822][4], projeto1, 1
instance = comp, \RAM|ram[807][4]\, RAM|ram[807][4], projeto1, 1
instance = comp, \RAM|ram[823][4]\, RAM|ram[823][4], projeto1, 1
instance = comp, \RAM|ram[820][4]\, RAM|ram[820][4], projeto1, 1
instance = comp, \RAM|ram[821][4]\, RAM|ram[821][4], projeto1, 1
instance = comp, \RAM|ram[805][4]\, RAM|ram[805][4], projeto1, 1
instance = comp, \RAM|ram[804][4]~feeder\, RAM|ram[804][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[804][4]\, RAM|ram[804][4], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[4]~452\, processador|arquitetura|muxInstRAM|saida_MUX[4]~452, projeto1, 1
instance = comp, \RAM|ram[806][4]~feeder\, RAM|ram[806][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[806][4]\, RAM|ram[806][4], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[4]~179\, processador|arquitetura|muxInstRAM|saida_MUX[4]~179, projeto1, 1
instance = comp, \RAM|ram[827][4]\, RAM|ram[827][4], projeto1, 1
instance = comp, \RAM|ram[826][4]\, RAM|ram[826][4], projeto1, 1
instance = comp, \RAM|ram[811][4]\, RAM|ram[811][4], projeto1, 1
instance = comp, \RAM|ram[824][4]\, RAM|ram[824][4], projeto1, 1
instance = comp, \RAM|ram[825][4]\, RAM|ram[825][4], projeto1, 1
instance = comp, \RAM|ram[809][4]\, RAM|ram[809][4], projeto1, 1
instance = comp, \RAM|ram[808][4]~feeder\, RAM|ram[808][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[808][4]\, RAM|ram[808][4], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[4]~456\, processador|arquitetura|muxInstRAM|saida_MUX[4]~456, projeto1, 1
instance = comp, \RAM|ram[810][4]\, RAM|ram[810][4], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[4]~183\, processador|arquitetura|muxInstRAM|saida_MUX[4]~183, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[4]~191\, processador|arquitetura|muxInstRAM|saida_MUX[4]~191, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[4]~209\, processador|arquitetura|muxInstRAM|saida_MUX[4]~209, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[4]~19\, processador|arquitetura|ULA|saida[4]~19, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~56\, processador|arquitetura|memReg|registrador~56, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~72feeder\, processador|arquitetura|memReg|registrador~72feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~72\, processador|arquitetura|memReg|registrador~72, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~64feeder\, processador|arquitetura|memReg|registrador~64feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~64\, processador|arquitetura|memReg|registrador~64, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~24feeder\, processador|arquitetura|memReg|registrador~24feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~24\, processador|arquitetura|memReg|registrador~24, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~40feeder\, processador|arquitetura|memReg|registrador~40feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~40\, processador|arquitetura|memReg|registrador~40, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~32feeder\, processador|arquitetura|memReg|registrador~32feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~32\, processador|arquitetura|memReg|registrador~32, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~16feeder\, processador|arquitetura|memReg|registrador~16feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~16\, processador|arquitetura|memReg|registrador~16, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~124\, processador|arquitetura|memReg|registrador~124, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~48feeder\, processador|arquitetura|memReg|registrador~48feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~48\, processador|arquitetura|memReg|registrador~48, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~92\, processador|arquitetura|memReg|registrador~92, projeto1, 1
instance = comp, \RAM|ram[795][4]\, RAM|ram[795][4], projeto1, 1
instance = comp, \RAM|ram[779][4]~feeder\, RAM|ram[779][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[779][4]\, RAM|ram[779][4], projeto1, 1
instance = comp, \RAM|ram[794][4]~feeder\, RAM|ram[794][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[794][4]\, RAM|ram[794][4], projeto1, 1
instance = comp, \RAM|ram[792][4]\, RAM|ram[792][4], projeto1, 1
instance = comp, \RAM|ram[793][4]\, RAM|ram[793][4], projeto1, 1
instance = comp, \RAM|ram[777][4]\, RAM|ram[777][4], projeto1, 1
instance = comp, \RAM|ram[776][4]\, RAM|ram[776][4], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[4]~472\, processador|arquitetura|muxInstRAM|saida_MUX[4]~472, projeto1, 1
instance = comp, \RAM|ram[778][4]~feeder\, RAM|ram[778][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[778][4]\, RAM|ram[778][4], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[4]~200\, processador|arquitetura|muxInstRAM|saida_MUX[4]~200, projeto1, 1
instance = comp, \RAM|ram[787][4]\, RAM|ram[787][4], projeto1, 1
instance = comp, \RAM|ram[786][4]\, RAM|ram[786][4], projeto1, 1
instance = comp, \RAM|ram[771][4]\, RAM|ram[771][4], projeto1, 1
instance = comp, \RAM|ram[785][4]~feeder\, RAM|ram[785][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[785][4]\, RAM|ram[785][4], projeto1, 1
instance = comp, \RAM|ram[784][4]~feeder\, RAM|ram[784][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[784][4]\, RAM|ram[784][4], projeto1, 1
instance = comp, \RAM|ram[769][4]~feeder\, RAM|ram[769][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[769][4]\, RAM|ram[769][4], projeto1, 1
instance = comp, \RAM|ram[768][4]~feeder\, RAM|ram[768][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[768][4]\, RAM|ram[768][4], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[4]~464\, processador|arquitetura|muxInstRAM|saida_MUX[4]~464, projeto1, 1
instance = comp, \RAM|ram[770][4]~feeder\, RAM|ram[770][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[770][4]\, RAM|ram[770][4], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[4]~192\, processador|arquitetura|muxInstRAM|saida_MUX[4]~192, projeto1, 1
instance = comp, \RAM|ram[798][4]~feeder\, RAM|ram[798][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[798][4]\, RAM|ram[798][4], projeto1, 1
instance = comp, \RAM|ram[799][4]\, RAM|ram[799][4], projeto1, 1
instance = comp, \RAM|ram[783][4]~feeder\, RAM|ram[783][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[783][4]\, RAM|ram[783][4], projeto1, 1
instance = comp, \RAM|ram[797][4]\, RAM|ram[797][4], projeto1, 1
instance = comp, \RAM|ram[796][4]~feeder\, RAM|ram[796][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[796][4]\, RAM|ram[796][4], projeto1, 1
instance = comp, \RAM|ram[781][4]~feeder\, RAM|ram[781][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[781][4]\, RAM|ram[781][4], projeto1, 1
instance = comp, \RAM|ram[780][4]~feeder\, RAM|ram[780][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[780][4]\, RAM|ram[780][4], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[4]~476\, processador|arquitetura|muxInstRAM|saida_MUX[4]~476, projeto1, 1
instance = comp, \RAM|ram[782][4]~feeder\, RAM|ram[782][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[782][4]\, RAM|ram[782][4], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[4]~204\, processador|arquitetura|muxInstRAM|saida_MUX[4]~204, projeto1, 1
instance = comp, \RAM|ram[790][4]\, RAM|ram[790][4], projeto1, 1
instance = comp, \RAM|ram[775][4]\, RAM|ram[775][4], projeto1, 1
instance = comp, \RAM|ram[791][4]\, RAM|ram[791][4], projeto1, 1
instance = comp, \RAM|ram[788][4]~feeder\, RAM|ram[788][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[788][4]\, RAM|ram[788][4], projeto1, 1
instance = comp, \RAM|ram[773][4]\, RAM|ram[773][4], projeto1, 1
instance = comp, \RAM|ram[789][4]\, RAM|ram[789][4], projeto1, 1
instance = comp, \RAM|ram[772][4]\, RAM|ram[772][4], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[4]~468\, processador|arquitetura|muxInstRAM|saida_MUX[4]~468, projeto1, 1
instance = comp, \RAM|ram[774][4]~feeder\, RAM|ram[774][4]~feeder, projeto1, 1
instance = comp, \RAM|ram[774][4]\, RAM|ram[774][4], projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[4]~196\, processador|arquitetura|muxInstRAM|saida_MUX[4]~196, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[4]~208\, processador|arquitetura|muxInstRAM|saida_MUX[4]~208, projeto1, 1
instance = comp, \processador|arquitetura|muxInstRAM|saida_MUX[4]~544\, processador|arquitetura|muxInstRAM|saida_MUX[4]~544, projeto1, 1
instance = comp, \processador|arquitetura|ULA|Add0~25\, processador|arquitetura|ULA|Add0~25, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~73feeder\, processador|arquitetura|memReg|registrador~73feeder, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[5]~0\, processador|arquitetura|ULA|saida[5]~0, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~73\, processador|arquitetura|memReg|registrador~73, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~57feeder\, processador|arquitetura|memReg|registrador~57feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~57\, processador|arquitetura|memReg|registrador~57, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~65feeder\, processador|arquitetura|memReg|registrador~65feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~65\, processador|arquitetura|memReg|registrador~65, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~41feeder\, processador|arquitetura|memReg|registrador~41feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~41\, processador|arquitetura|memReg|registrador~41, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~25feeder\, processador|arquitetura|memReg|registrador~25feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~25\, processador|arquitetura|memReg|registrador~25, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~33feeder\, processador|arquitetura|memReg|registrador~33feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~33\, processador|arquitetura|memReg|registrador~33, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~17feeder\, processador|arquitetura|memReg|registrador~17feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~17\, processador|arquitetura|memReg|registrador~17, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~128\, processador|arquitetura|memReg|registrador~128, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~49feeder\, processador|arquitetura|memReg|registrador~49feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~49\, processador|arquitetura|memReg|registrador~49, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~96\, processador|arquitetura|memReg|registrador~96, projeto1, 1
instance = comp, \processador|arquitetura|ULA|Add0~29\, processador|arquitetura|ULA|Add0~29, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~74feeder\, processador|arquitetura|memReg|registrador~74feeder, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[6]~20\, processador|arquitetura|ULA|saida[6]~20, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~74\, processador|arquitetura|memReg|registrador~74, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~66feeder\, processador|arquitetura|memReg|registrador~66feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~66\, processador|arquitetura|memReg|registrador~66, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~58feeder\, processador|arquitetura|memReg|registrador~58feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~58\, processador|arquitetura|memReg|registrador~58, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~42feeder\, processador|arquitetura|memReg|registrador~42feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~42\, processador|arquitetura|memReg|registrador~42, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~26feeder\, processador|arquitetura|memReg|registrador~26feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~26\, processador|arquitetura|memReg|registrador~26, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~34feeder\, processador|arquitetura|memReg|registrador~34feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~34\, processador|arquitetura|memReg|registrador~34, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~18feeder\, processador|arquitetura|memReg|registrador~18feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~18\, processador|arquitetura|memReg|registrador~18, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~132\, processador|arquitetura|memReg|registrador~132, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~50feeder\, processador|arquitetura|memReg|registrador~50feeder, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~50\, processador|arquitetura|memReg|registrador~50, projeto1, 1
instance = comp, \processador|arquitetura|memReg|registrador~100\, processador|arquitetura|memReg|registrador~100, projeto1, 1
instance = comp, \processador|arquitetura|ULA|Add0~1\, processador|arquitetura|ULA|Add0~1, projeto1, 1
instance = comp, \processador|arquitetura|flag|flipFlop|DOUT~1\, processador|arquitetura|flag|flipFlop|DOUT~1, projeto1, 1
instance = comp, \processador|UC|Equal7~0\, processador|UC|Equal7~0, projeto1, 1
instance = comp, \processador|arquitetura|flag|flipFlop|DOUT~0\, processador|arquitetura|flag|flipFlop|DOUT~0, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[3]~4\, processador|arquitetura|ULA|saida[3]~4, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[0]~1\, processador|arquitetura|ULA|saida[0]~1, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[1]~2\, processador|arquitetura|ULA|saida[1]~2, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[2]~3\, processador|arquitetura|ULA|saida[2]~3, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[4]~5\, processador|arquitetura|ULA|saida[4]~5, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[0]~6\, processador|arquitetura|ULA|saida[0]~6, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[7]~11\, processador|arquitetura|ULA|saida[7]~11, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[6]~8\, processador|arquitetura|ULA|saida[6]~8, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[6]~9\, processador|arquitetura|ULA|saida[6]~9, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[6]~10\, processador|arquitetura|ULA|saida[6]~10, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[7]~13\, processador|arquitetura|ULA|saida[7]~13, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[7]~12\, processador|arquitetura|ULA|saida[7]~12, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[7]~14\, processador|arquitetura|ULA|saida[7]~14, projeto1, 1
instance = comp, \processador|arquitetura|ULA|saida[6]~7\, processador|arquitetura|ULA|saida[6]~7, projeto1, 1
instance = comp, \processador|arquitetura|flag|flipFlop|DOUT~2\, processador|arquitetura|flag|flipFlop|DOUT~2, projeto1, 1
instance = comp, \processador|arquitetura|flag|flipFlop|DOUT~3\, processador|arquitetura|flag|flipFlop|DOUT~3, projeto1, 1
instance = comp, \processador|arquitetura|flag|flipFlop|DOUT~4\, processador|arquitetura|flag|flipFlop|DOUT~4, projeto1, 1
instance = comp, \processador|arquitetura|flag|flipFlop|DOUT~5\, processador|arquitetura|flag|flipFlop|DOUT~5, projeto1, 1
instance = comp, \processador|arquitetura|flag|flipFlop|DOUT\, processador|arquitetura|flag|flipFlop|DOUT, projeto1, 1
instance = comp, \processador|UC|sel_muxJump~0\, processador|UC|sel_muxJump~0, projeto1, 1
instance = comp, \processador|fetch|muxPC|saida_MUX[6]~0\, processador|fetch|muxPC|saida_MUX[6]~0, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[6]~DUPLICATE\, processador|fetch|registerPC|DOUT[6]~DUPLICATE, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~2\, processador|fetch|ROM|memROM~2, projeto1, 1
instance = comp, \processador|fetch|ROM|memROM~3\, processador|fetch|ROM|memROM~3, projeto1, 1
instance = comp, \processador|fetch|registerPC|DOUT[0]\, processador|fetch|registerPC|DOUT[0], projeto1, 1
instance = comp, \RAM|ram[768][6]~DUPLICATE\, RAM|ram[768][6]~DUPLICATE, projeto1, 1
instance = comp, \RAM|ram[770][1]~DUPLICATE\, RAM|ram[770][1]~DUPLICATE, projeto1, 1
instance = comp, \RAM|ram[770][3]\, RAM|ram[770][3], projeto1, 1
instance = comp, \RAM|ram[770][4]~DUPLICATE\, RAM|ram[770][4]~DUPLICATE, projeto1, 1
instance = comp, \RAM|ram[771][7]\, RAM|ram[771][7], projeto1, 1
instance = comp, \RAM|ram[772][2]~DUPLICATE\, RAM|ram[772][2]~DUPLICATE, projeto1, 1
instance = comp, \RAM|ram[773][0]~DUPLICATE\, RAM|ram[773][0]~DUPLICATE, projeto1, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, projeto1, 1
