TimeQuest Timing Analyzer report for vgadisplay_demo
Sun Sep 01 19:56:22 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; vgadisplay_demo                                         ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE15F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.3%      ;
;     Processor 3            ;   1.6%      ;
;     Processor 4            ;   1.4%      ;
;     Processors 5-6         ;   1.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; CLK                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { CLK }                                            ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLK    ; U1|altpll_component|auto_generated|pll1|inclk[0] ; { U1|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 177.75 MHz ; 177.75 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 19.374 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.432 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.931  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.196 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+--------+---------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 19.374 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.548      ;
; 19.405 ; sync_module:U2|Count_V[2] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.517      ;
; 19.475 ; sync_module:U2|Count_V[1] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.456      ;
; 19.484 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.437      ;
; 19.514 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.407      ;
; 19.515 ; sync_module:U2|Count_V[2] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.406      ;
; 19.535 ; sync_module:U2|Count_V[0] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.092     ; 5.374      ;
; 19.535 ; sync_module:U2|Count_V[0] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.092     ; 5.374      ;
; 19.545 ; sync_module:U2|Count_V[2] ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.376      ;
; 19.554 ; sync_module:U2|Count_V[3] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.377      ;
; 19.580 ; sync_module:U2|Count_V[4] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.342      ;
; 19.605 ; sync_module:U2|Count_V[5] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.317      ;
; 19.606 ; sync_module:U2|Count_V[2] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.092     ; 5.303      ;
; 19.606 ; sync_module:U2|Count_V[2] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.092     ; 5.303      ;
; 19.608 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.314      ;
; 19.639 ; sync_module:U2|Count_V[2] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.283      ;
; 19.690 ; sync_module:U2|Count_V[4] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 5.231      ;
; 19.708 ; sync_module:U2|Count_V[7] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.223      ;
; 19.739 ; sync_module:U2|Count_V[8] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.192      ;
; 19.770 ; sync_module:U2|Count_V[0] ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 5.146      ;
; 19.770 ; sync_module:U2|Count_V[0] ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 5.146      ;
; 19.772 ; sync_module:U2|Count_V[6] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.159      ;
; 19.814 ; sync_module:U2|Count_V[4] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.108      ;
; 19.841 ; sync_module:U2|Count_V[2] ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 5.075      ;
; 19.841 ; sync_module:U2|Count_V[2] ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 5.075      ;
; 19.853 ; sync_module:U2|Count_V[5] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.092     ; 5.056      ;
; 19.873 ; sync_module:U2|Count_V[1] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 5.045      ;
; 19.894 ; sync_module:U2|Count_V[5] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.092     ; 5.015      ;
; 19.900 ; sync_module:U2|Count_V[4] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.092     ; 5.009      ;
; 19.900 ; sync_module:U2|Count_V[4] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.092     ; 5.009      ;
; 19.905 ; sync_module:U2|Count_V[9] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 5.017      ;
; 19.914 ; sync_module:U2|Count_V[1] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 5.004      ;
; 19.940 ; sync_module:U2|Count_V[0] ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 4.976      ;
; 19.940 ; sync_module:U2|Count_V[0] ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 4.976      ;
; 19.986 ; sync_module:U2|Count_V[5] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.936      ;
; 20.011 ; sync_module:U2|Count_V[2] ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 4.905      ;
; 20.011 ; sync_module:U2|Count_V[2] ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 4.905      ;
; 20.090 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.832      ;
; 20.097 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.825      ;
; 20.097 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.825      ;
; 20.099 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.823      ;
; 20.100 ; sync_module:U2|Count_V[5] ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 4.816      ;
; 20.100 ; sync_module:U2|Count_V[5] ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 4.816      ;
; 20.105 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.817      ;
; 20.106 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.825      ;
; 20.114 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.817      ;
; 20.120 ; sync_module:U2|Count_V[1] ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.805      ;
; 20.120 ; sync_module:U2|Count_V[1] ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.805      ;
; 20.135 ; sync_module:U2|Count_V[4] ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 4.781      ;
; 20.135 ; sync_module:U2|Count_V[4] ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 4.781      ;
; 20.153 ; sync_module:U2|Count_V[4] ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.768      ;
; 20.157 ; sync_module:U2|Count_V[0] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.765      ;
; 20.244 ; sync_module:U2|Count_V[5] ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 4.672      ;
; 20.244 ; sync_module:U2|Count_V[5] ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 4.672      ;
; 20.263 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.658      ;
; 20.264 ; sync_module:U2|Count_V[1] ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.661      ;
; 20.264 ; sync_module:U2|Count_V[1] ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.661      ;
; 20.305 ; sync_module:U2|Count_V[4] ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 4.611      ;
; 20.305 ; sync_module:U2|Count_V[4] ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.085     ; 4.611      ;
; 20.371 ; sync_module:U2|Count_V[7] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 4.547      ;
; 20.371 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 4.542      ;
; 20.398 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 4.515      ;
; 20.402 ; sync_module:U2|Count_V[2] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 4.511      ;
; 20.405 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 4.508      ;
; 20.405 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 4.508      ;
; 20.407 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 4.506      ;
; 20.408 ; sync_module:U2|Count_V[5] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.513      ;
; 20.412 ; sync_module:U2|Count_V[7] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 4.506      ;
; 20.413 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 4.500      ;
; 20.414 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.508      ;
; 20.416 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.506      ;
; 20.417 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.504      ;
; 20.422 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.500      ;
; 20.423 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.499      ;
; 20.423 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.499      ;
; 20.424 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.497      ;
; 20.425 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.497      ;
; 20.430 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.491      ;
; 20.430 ; sync_module:U2|Count_V[3] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 4.488      ;
; 20.431 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.491      ;
; 20.432 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.499      ;
; 20.434 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 4.479      ;
; 20.439 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 4.474      ;
; 20.440 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.491      ;
; 20.448 ; sync_module:U2|Count_V[6] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 4.470      ;
; 20.448 ; sync_module:U2|Count_V[6] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 4.470      ;
; 20.452 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 4.461      ;
; 20.457 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.088     ; 4.456      ;
; 20.471 ; sync_module:U2|Count_V[3] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.083     ; 4.447      ;
; 20.484 ; sync_module:U2|Count_H[4] ; vga_control_module:U6|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.086     ; 4.431      ;
; 20.491 ; sync_module:U2|Count_H[4] ; vga_control_module:U6|n[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.086     ; 4.424      ;
; 20.492 ; sync_module:U2|Count_H[4] ; vga_control_module:U6|n[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.086     ; 4.423      ;
; 20.493 ; sync_module:U2|Count_H[4] ; vga_control_module:U6|n[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.086     ; 4.422      ;
; 20.500 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.422      ;
; 20.507 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.415      ;
; 20.507 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.415      ;
; 20.508 ; sync_module:U2|Count_V[2] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.414      ;
; 20.509 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.413      ;
; 20.512 ; sync_module:U2|Count_V[5] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.410      ;
; 20.515 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.407      ;
+--------+---------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.432 ; vga_control_module:U6|m[1] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.158      ;
; 0.454 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.483 ; vga_control_module:U6|m[0] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.209      ;
; 0.692 ; vga_control_module:U6|m[5] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.445      ;
; 0.724 ; vga_control_module:U6|m[2] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.477      ;
; 0.736 ; vga_control_module:U6|m[3] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.489      ;
; 0.764 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.056      ;
; 0.767 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.058      ;
; 0.772 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.063      ;
; 0.774 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.779 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.070      ;
; 0.782 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.073      ;
; 0.807 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.098      ;
; 0.849 ; vga_control_module:U6|m[1] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.583      ;
; 0.882 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[0]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.173      ;
; 0.891 ; sync_module:U2|Count_V[10] ; sync_module:U2|isReady                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.182      ;
; 0.896 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.187      ;
; 0.940 ; vga_control_module:U6|m[3] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.668      ;
; 0.980 ; vga_control_module:U6|m[0] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.717      ;
; 0.982 ; vga_control_module:U6|m[0] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.711      ;
; 0.985 ; vga_control_module:U6|m[0] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.723      ;
; 0.985 ; vga_control_module:U6|m[3] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.716      ;
; 0.998 ; vga_control_module:U6|m[4] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.729      ;
; 1.013 ; vga_control_module:U6|m[4] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.741      ;
; 1.029 ; vga_control_module:U6|m[1] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.767      ;
; 1.029 ; vga_control_module:U6|m[5] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.759      ;
; 1.034 ; vga_control_module:U6|m[3] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.764      ;
; 1.037 ; vga_control_module:U6|m[5] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 1.798      ;
; 1.042 ; vga_control_module:U6|m[0] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.776      ;
; 1.045 ; vga_control_module:U6|m[2] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.775      ;
; 1.048 ; vga_control_module:U6|m[5] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.779      ;
; 1.049 ; vga_control_module:U6|m[2] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.777      ;
; 1.050 ; vga_control_module:U6|m[1] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.787      ;
; 1.073 ; vga_control_module:U6|m[2] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.804      ;
; 1.097 ; vga_control_module:U6|m[3] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 1.858      ;
; 1.119 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.410      ;
; 1.128 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.419      ;
; 1.134 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.425      ;
; 1.135 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.426      ;
; 1.136 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.427      ;
; 1.137 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.428      ;
; 1.143 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.434      ;
; 1.143 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.434      ;
; 1.144 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.435      ;
; 1.152 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.443      ;
; 1.152 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.443      ;
; 1.250 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.541      ;
; 1.259 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.550      ;
; 1.265 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.556      ;
; 1.267 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.558      ;
; 1.268 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.559      ;
; 1.274 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.565      ;
; 1.275 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.566      ;
; 1.276 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.567      ;
; 1.277 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.568      ;
; 1.283 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.574      ;
; 1.292 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.583      ;
; 1.292 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.583      ;
; 1.294 ; vga_control_module:U6|m[0] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 2.029      ;
; 1.318 ; vga_control_module:U6|m[4] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 2.048      ;
; 1.334 ; vga_control_module:U6|m[4] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 2.056      ;
; 1.360 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[0]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.651      ;
; 1.372 ; vga_control_module:U6|m[3] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 2.094      ;
; 1.382 ; vga_control_module:U6|m[5] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 2.110      ;
; 1.390 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.681      ;
; 1.394 ; sync_module:U2|Count_H[2]  ; vga_control_module:U6|n[2]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.678      ;
; 1.399 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.690      ;
; 1.405 ; vga_control_module:U6|m[2] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 2.127      ;
; 1.407 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.698      ;
; 1.408 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.699      ;
; 1.414 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.705      ;
; 1.423 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.714      ;
; 1.432 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.723      ;
; 1.432 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.723      ;
; 1.506 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.797      ;
; 1.526 ; vga_control_module:U6|m[2] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 2.287      ;
; 1.528 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.819      ;
; 1.530 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.821      ;
; 1.538 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.829      ;
; 1.545 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.836      ;
; 1.554 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.845      ;
; 1.563 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.854      ;
; 1.563 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.854      ;
; 1.572 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.863      ;
; 1.622 ; sync_module:U2|Count_H[1]  ; vga_control_module:U6|n[1]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.906      ;
; 1.658 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.949      ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 189.47 MHz ; 189.47 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 19.722 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.943  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.198 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+--------+---------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 19.722 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 5.208      ;
; 19.740 ; sync_module:U2|Count_V[2] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 5.190      ;
; 19.789 ; sync_module:U2|Count_V[1] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 5.150      ;
; 19.805 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.127      ;
; 19.813 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.119      ;
; 19.823 ; sync_module:U2|Count_V[2] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.109      ;
; 19.831 ; sync_module:U2|Count_V[2] ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.101      ;
; 19.876 ; sync_module:U2|Count_V[3] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 5.063      ;
; 19.882 ; sync_module:U2|Count_V[4] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 5.048      ;
; 19.941 ; sync_module:U2|Count_V[0] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.980      ;
; 19.941 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.989      ;
; 19.949 ; sync_module:U2|Count_V[0] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.972      ;
; 19.959 ; sync_module:U2|Count_V[2] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.971      ;
; 19.965 ; sync_module:U2|Count_V[4] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.967      ;
; 20.000 ; sync_module:U2|Count_V[2] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.921      ;
; 20.008 ; sync_module:U2|Count_V[2] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.913      ;
; 20.030 ; sync_module:U2|Count_V[5] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.900      ;
; 20.041 ; sync_module:U2|Count_V[7] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 4.898      ;
; 20.066 ; sync_module:U2|Count_V[8] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 4.873      ;
; 20.101 ; sync_module:U2|Count_V[4] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.829      ;
; 20.104 ; sync_module:U2|Count_V[6] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 4.835      ;
; 20.172 ; sync_module:U2|Count_V[0] ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.754      ;
; 20.172 ; sync_module:U2|Count_V[0] ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.754      ;
; 20.209 ; sync_module:U2|Count_V[9] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.722      ;
; 20.231 ; sync_module:U2|Count_V[2] ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.695      ;
; 20.231 ; sync_module:U2|Count_V[2] ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.695      ;
; 20.249 ; sync_module:U2|Count_V[5] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.681      ;
; 20.268 ; sync_module:U2|Count_V[4] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.653      ;
; 20.276 ; sync_module:U2|Count_V[4] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.645      ;
; 20.328 ; sync_module:U2|Count_V[0] ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.598      ;
; 20.328 ; sync_module:U2|Count_V[0] ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.598      ;
; 20.354 ; sync_module:U2|Count_V[4] ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.578      ;
; 20.364 ; sync_module:U2|Count_V[5] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.557      ;
; 20.369 ; sync_module:U2|Count_V[5] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.081     ; 4.552      ;
; 20.387 ; sync_module:U2|Count_V[2] ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.539      ;
; 20.387 ; sync_module:U2|Count_V[2] ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.539      ;
; 20.402 ; sync_module:U2|Count_V[1] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.528      ;
; 20.409 ; sync_module:U2|Count_V[1] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.521      ;
; 20.438 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.493      ;
; 20.442 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.489      ;
; 20.445 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.486      ;
; 20.446 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.485      ;
; 20.449 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.482      ;
; 20.457 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 4.482      ;
; 20.461 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 4.478      ;
; 20.498 ; sync_module:U2|Count_V[0] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.432      ;
; 20.499 ; sync_module:U2|Count_V[4] ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.427      ;
; 20.499 ; sync_module:U2|Count_V[4] ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.427      ;
; 20.514 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.418      ;
; 20.585 ; sync_module:U2|Count_V[5] ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.341      ;
; 20.585 ; sync_module:U2|Count_V[5] ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.341      ;
; 20.599 ; sync_module:U2|Count_V[5] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.333      ;
; 20.607 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.316      ;
; 20.611 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.312      ;
; 20.614 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.309      ;
; 20.615 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.308      ;
; 20.618 ; sync_module:U2|Count_V[1] ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 4.317      ;
; 20.618 ; sync_module:U2|Count_V[1] ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 4.317      ;
; 20.618 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.079     ; 4.305      ;
; 20.626 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.305      ;
; 20.630 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.301      ;
; 20.638 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.294      ;
; 20.655 ; sync_module:U2|Count_V[4] ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.271      ;
; 20.655 ; sync_module:U2|Count_V[4] ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.271      ;
; 20.710 ; sync_module:U2|Count_V[5] ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.216      ;
; 20.710 ; sync_module:U2|Count_V[5] ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.076     ; 4.216      ;
; 20.725 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.206      ;
; 20.727 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.204      ;
; 20.729 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.202      ;
; 20.729 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.193      ;
; 20.731 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.203      ;
; 20.731 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.200      ;
; 20.732 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.199      ;
; 20.733 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.198      ;
; 20.734 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.197      ;
; 20.735 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.196      ;
; 20.736 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.195      ;
; 20.737 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.068     ; 4.197      ;
; 20.738 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.193      ;
; 20.743 ; sync_module:U2|Count_V[1] ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 4.192      ;
; 20.743 ; sync_module:U2|Count_V[1] ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 4.192      ;
; 20.744 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 4.195      ;
; 20.746 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 4.193      ;
; 20.747 ; sync_module:U2|Count_V[2] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.175      ;
; 20.748 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 4.191      ;
; 20.750 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.063     ; 4.189      ;
; 20.771 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 4.153      ;
; 20.775 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 4.149      ;
; 20.777 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 4.147      ;
; 20.781 ; sync_module:U2|Count_V[6] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.149      ;
; 20.781 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.078     ; 4.143      ;
; 20.789 ; sync_module:U2|Count_V[6] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.141      ;
; 20.797 ; sync_module:U2|Count_V[2] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.133      ;
; 20.836 ; sync_module:U2|Count_V[7] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.094      ;
; 20.839 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.083      ;
; 20.843 ; sync_module:U2|Count_V[7] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.087      ;
; 20.849 ; sync_module:U2|Count_V[5] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.081      ;
; 20.889 ; sync_module:U2|Count_V[4] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.033      ;
; 20.890 ; sync_module:U2|Count_V[3] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.040      ;
; 20.897 ; sync_module:U2|Count_V[3] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.033      ;
+--------+---------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.403 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.410 ; vga_control_module:U6|m[1] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.056      ;
; 0.418 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.455 ; vga_control_module:U6|m[0] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.101      ;
; 0.645 ; vga_control_module:U6|m[5] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.316      ;
; 0.670 ; vga_control_module:U6|m[2] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.341      ;
; 0.681 ; vga_control_module:U6|m[3] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.352      ;
; 0.707 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.973      ;
; 0.710 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.976      ;
; 0.713 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.713 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.979      ;
; 0.715 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.981      ;
; 0.720 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.986      ;
; 0.722 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.988      ;
; 0.725 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.991      ;
; 0.754 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.020      ;
; 0.785 ; vga_control_module:U6|m[1] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.438      ;
; 0.813 ; sync_module:U2|Count_V[10] ; sync_module:U2|isReady                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.079      ;
; 0.818 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.084      ;
; 0.823 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[0]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.089      ;
; 0.858 ; vga_control_module:U6|m[3] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.505      ;
; 0.898 ; vga_control_module:U6|m[0] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.551      ;
; 0.901 ; vga_control_module:U6|m[0] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.547      ;
; 0.901 ; vga_control_module:U6|m[3] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.552      ;
; 0.902 ; vga_control_module:U6|m[0] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.558      ;
; 0.915 ; vga_control_module:U6|m[4] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.566      ;
; 0.925 ; vga_control_module:U6|m[4] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.572      ;
; 0.942 ; vga_control_module:U6|m[1] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.598      ;
; 0.942 ; vga_control_module:U6|m[5] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.590      ;
; 0.950 ; vga_control_module:U6|m[3] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.598      ;
; 0.954 ; vga_control_module:U6|m[0] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.607      ;
; 0.956 ; vga_control_module:U6|m[5] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.634      ;
; 0.959 ; vga_control_module:U6|m[2] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.606      ;
; 0.960 ; vga_control_module:U6|m[2] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.608      ;
; 0.962 ; vga_control_module:U6|m[1] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.615      ;
; 0.964 ; vga_control_module:U6|m[5] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.615      ;
; 0.985 ; vga_control_module:U6|m[2] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.636      ;
; 1.006 ; vga_control_module:U6|m[3] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.684      ;
; 1.029 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.295      ;
; 1.031 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.297      ;
; 1.034 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.300      ;
; 1.039 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.305      ;
; 1.044 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.310      ;
; 1.044 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.310      ;
; 1.047 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.313      ;
; 1.047 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.313      ;
; 1.052 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.318      ;
; 1.054 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.320      ;
; 1.059 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.325      ;
; 1.062 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.328      ;
; 1.123 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.389      ;
; 1.144 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.410      ;
; 1.152 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.418      ;
; 1.153 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.419      ;
; 1.156 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.422      ;
; 1.161 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.427      ;
; 1.166 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.432      ;
; 1.169 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.435      ;
; 1.169 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.435      ;
; 1.174 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.440      ;
; 1.177 ; vga_control_module:U6|m[0] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.829      ;
; 1.181 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.447      ;
; 1.184 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.450      ;
; 1.203 ; vga_control_module:U6|m[4] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.851      ;
; 1.216 ; vga_control_module:U6|m[4] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.857      ;
; 1.251 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.517      ;
; 1.254 ; vga_control_module:U6|m[3] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.895      ;
; 1.256 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[0]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.522      ;
; 1.264 ; vga_control_module:U6|m[5] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.911      ;
; 1.267 ; sync_module:U2|Count_H[2]  ; vga_control_module:U6|n[2]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.529      ;
; 1.274 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.540      ;
; 1.275 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.541      ;
; 1.278 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.544      ;
; 1.280 ; vga_control_module:U6|m[2] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.921      ;
; 1.288 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.554      ;
; 1.288 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.554      ;
; 1.303 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.569      ;
; 1.306 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.572      ;
; 1.372 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.638      ;
; 1.373 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.639      ;
; 1.385 ; vga_control_module:U6|m[2] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 2.063      ;
; 1.388 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.654      ;
; 1.397 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.663      ;
; 1.407 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.673      ;
; 1.410 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.676      ;
; 1.410 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.676      ;
; 1.413 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.679      ;
; 1.428 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.694      ;
; 1.444 ; sync_module:U2|Count_H[1]  ; vga_control_module:U6|n[1]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.706      ;
; 1.509 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.775      ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 22.483 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.152 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.589  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.249 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+--------+---------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 22.483 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.467      ;
; 22.510 ; sync_module:U2|Count_V[2] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.440      ;
; 22.543 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.409      ;
; 22.554 ; sync_module:U2|Count_V[5] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.396      ;
; 22.569 ; sync_module:U2|Count_V[0] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.372      ;
; 22.570 ; sync_module:U2|Count_V[2] ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.382      ;
; 22.589 ; sync_module:U2|Count_V[3] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.027     ; 2.371      ;
; 22.596 ; sync_module:U2|Count_V[4] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.354      ;
; 22.598 ; sync_module:U2|Count_V[1] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.027     ; 2.362      ;
; 22.599 ; sync_module:U2|Count_V[0] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.342      ;
; 22.614 ; sync_module:U2|Count_V[2] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.327      ;
; 22.623 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.329      ;
; 22.644 ; sync_module:U2|Count_V[2] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.297      ;
; 22.650 ; sync_module:U2|Count_V[2] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.302      ;
; 22.673 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.277      ;
; 22.673 ; sync_module:U2|Count_V[5] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.268      ;
; 22.693 ; sync_module:U2|Count_V[0] ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.252      ;
; 22.694 ; sync_module:U2|Count_V[0] ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.251      ;
; 22.700 ; sync_module:U2|Count_V[2] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.250      ;
; 22.703 ; sync_module:U2|Count_V[6] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.027     ; 2.257      ;
; 22.703 ; sync_module:U2|Count_V[5] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.238      ;
; 22.711 ; sync_module:U2|Count_V[7] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.027     ; 2.249      ;
; 22.713 ; sync_module:U2|Count_V[1] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.238      ;
; 22.736 ; sync_module:U2|Count_V[4] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.216      ;
; 22.738 ; sync_module:U2|Count_V[4] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.203      ;
; 22.738 ; sync_module:U2|Count_V[2] ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.207      ;
; 22.739 ; sync_module:U2|Count_V[2] ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.206      ;
; 22.740 ; sync_module:U2|Count_V[8] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.027     ; 2.220      ;
; 22.743 ; sync_module:U2|Count_V[1] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.208      ;
; 22.744 ; sync_module:U2|Count_V[5] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.206      ;
; 22.763 ; sync_module:U2|Count_V[0] ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.182      ;
; 22.764 ; sync_module:U2|Count_V[0] ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.181      ;
; 22.768 ; sync_module:U2|Count_V[4] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.046     ; 2.173      ;
; 22.782 ; sync_module:U2|Count_V[9] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.169      ;
; 22.786 ; sync_module:U2|Count_V[4] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.164      ;
; 22.797 ; sync_module:U2|Count_V[5] ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.148      ;
; 22.798 ; sync_module:U2|Count_V[5] ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.147      ;
; 22.808 ; sync_module:U2|Count_V[2] ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.137      ;
; 22.809 ; sync_module:U2|Count_V[2] ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.136      ;
; 22.823 ; sync_module:U2|Count_V[4] ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.129      ;
; 22.837 ; sync_module:U2|Count_V[1] ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.032     ; 2.118      ;
; 22.838 ; sync_module:U2|Count_V[1] ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.032     ; 2.117      ;
; 22.862 ; sync_module:U2|Count_V[4] ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.083      ;
; 22.863 ; sync_module:U2|Count_V[4] ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.082      ;
; 22.867 ; sync_module:U2|Count_V[5] ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.078      ;
; 22.868 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.084      ;
; 22.868 ; sync_module:U2|Count_V[5] ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.077      ;
; 22.873 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.079      ;
; 22.876 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.076      ;
; 22.877 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.075      ;
; 22.877 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.075      ;
; 22.884 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.068      ;
; 22.889 ; sync_module:U2|Count_V[0] ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 2.061      ;
; 22.892 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.027     ; 2.068      ;
; 22.899 ; sync_module:U2|Count_V[8] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.027     ; 2.061      ;
; 22.907 ; sync_module:U2|Count_V[1] ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.032     ; 2.048      ;
; 22.908 ; sync_module:U2|Count_V[1] ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.032     ; 2.047      ;
; 22.914 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.029      ;
; 22.922 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.021      ;
; 22.923 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.029      ;
; 22.923 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.020      ;
; 22.923 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.020      ;
; 22.930 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 2.013      ;
; 22.932 ; sync_module:U2|Count_V[4] ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.013      ;
; 22.933 ; sync_module:U2|Count_V[4] ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.042     ; 2.012      ;
; 22.935 ; sync_module:U2|Count_V[0] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 2.007      ;
; 22.938 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.013      ;
; 22.941 ; sync_module:U2|Count_V[5] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.011      ;
; 22.945 ; sync_module:U2|Count_V[9] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.006      ;
; 22.947 ; sync_module:U2|Count_V[7] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 2.004      ;
; 22.952 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 2.000      ;
; 22.960 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.992      ;
; 22.961 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.991      ;
; 22.961 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.991      ;
; 22.962 ; sync_module:U2|Count_V[2] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 1.980      ;
; 22.968 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.984      ;
; 22.976 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.027     ; 1.984      ;
; 22.977 ; sync_module:U2|Count_V[7] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.974      ;
; 22.983 ; sync_module:U2|Count_V[6] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.027     ; 1.977      ;
; 22.988 ; sync_module:U2|Count_V[3] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.963      ;
; 23.006 ; sync_module:U2|Count_V[5] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.045     ; 1.936      ;
; 23.010 ; sync_module:U2|Count_V[6] ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.941      ;
; 23.011 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.941      ;
; 23.017 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 1.927      ;
; 23.018 ; sync_module:U2|Count_V[3] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.933      ;
; 23.019 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.933      ;
; 23.020 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.934      ;
; 23.020 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.932      ;
; 23.020 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.932      ;
; 23.021 ; sync_module:U2|Count_H[1] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 1.923      ;
; 23.027 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.035     ; 1.925      ;
; 23.027 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 1.917      ;
; 23.030 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.924      ;
; 23.031 ; sync_module:U2|Count_H[6] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.043     ; 1.913      ;
; 23.035 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.027     ; 1.925      ;
; 23.040 ; sync_module:U2|Count_H[4] ; vga_control_module:U6|n[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.907      ;
; 23.040 ; sync_module:U2|Count_V[6] ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.911      ;
; 23.042 ; sync_module:U2|Count_V[7] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.027     ; 1.918      ;
; 23.046 ; sync_module:U2|Count_H[4] ; vga_control_module:U6|n[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.901      ;
; 23.047 ; sync_module:U2|Count_H[4] ; vga_control_module:U6|n[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.900      ;
+--------+---------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.152 ; vga_control_module:U6|m[1] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.473      ;
; 0.175 ; vga_control_module:U6|m[0] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.496      ;
; 0.187 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[5]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.277 ; vga_control_module:U6|m[5] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.614      ;
; 0.282 ; vga_control_module:U6|m[2] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.619      ;
; 0.287 ; vga_control_module:U6|m[3] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.624      ;
; 0.306 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.311 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.313 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.315 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.434      ;
; 0.316 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.328 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.447      ;
; 0.338 ; vga_control_module:U6|m[1] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.666      ;
; 0.363 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[0]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.482      ;
; 0.364 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.483      ;
; 0.372 ; vga_control_module:U6|m[3] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.695      ;
; 0.376 ; sync_module:U2|Count_V[10] ; sync_module:U2|isReady                                                                                             ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.496      ;
; 0.395 ; vga_control_module:U6|m[3] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.723      ;
; 0.396 ; vga_control_module:U6|m[0] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.726      ;
; 0.396 ; vga_control_module:U6|m[0] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.717      ;
; 0.398 ; vga_control_module:U6|m[4] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.726      ;
; 0.400 ; vga_control_module:U6|m[0] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.732      ;
; 0.402 ; vga_control_module:U6|m[4] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.725      ;
; 0.410 ; vga_control_module:U6|m[3] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.736      ;
; 0.416 ; vga_control_module:U6|m[1] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.748      ;
; 0.417 ; vga_control_module:U6|m[5] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.743      ;
; 0.423 ; vga_control_module:U6|m[0] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.751      ;
; 0.423 ; vga_control_module:U6|m[1] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.753      ;
; 0.425 ; vga_control_module:U6|m[2] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.748      ;
; 0.427 ; vga_control_module:U6|m[5] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.755      ;
; 0.429 ; vga_control_module:U6|m[2] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.755      ;
; 0.436 ; vga_control_module:U6|m[5] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.780      ;
; 0.440 ; vga_control_module:U6|m[2] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_rpb1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.768      ;
; 0.452 ; vga_control_module:U6|m[3] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.796      ;
; 0.455 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.464 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.466 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.468 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.471 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.590      ;
; 0.474 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.474 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.475 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.594      ;
; 0.477 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.596      ;
; 0.478 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.597      ;
; 0.518 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.637      ;
; 0.522 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.527 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.646      ;
; 0.530 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.649      ;
; 0.531 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.650      ;
; 0.532 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.651      ;
; 0.534 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.653      ;
; 0.535 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.654      ;
; 0.537 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.656      ;
; 0.538 ; vga_control_module:U6|m[0] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.865      ;
; 0.541 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.660      ;
; 0.543 ; vga_control_module:U6|m[4] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.869      ;
; 0.543 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.662      ;
; 0.544 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.663      ;
; 0.548 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[0]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.667      ;
; 0.556 ; vga_control_module:U6|m[4] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.873      ;
; 0.559 ; sync_module:U2|Count_H[2]  ; vga_control_module:U6|n[2]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.673      ;
; 0.573 ; vga_control_module:U6|m[3] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.890      ;
; 0.579 ; vga_control_module:U6|m[5] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.902      ;
; 0.585 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.704      ;
; 0.588 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.707      ;
; 0.590 ; vga_control_module:U6|m[2] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_h0c1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.907      ;
; 0.596 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.715      ;
; 0.597 ; sync_module:U2|Count_H[5]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.716      ;
; 0.598 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.717      ;
; 0.606 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.725      ;
; 0.609 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.728      ;
; 0.610 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.729      ;
; 0.615 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.734      ;
; 0.619 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.738      ;
; 0.624 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.743      ;
; 0.649 ; vga_control_module:U6|m[2] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_ctb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.993      ;
; 0.651 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.770      ;
; 0.654 ; sync_module:U2|Count_H[1]  ; vga_control_module:U6|n[1]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.768      ;
; 0.659 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.778      ;
; 0.662 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.781      ;
; 0.672 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.791      ;
; 0.673 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.792      ;
; 0.675 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.794      ;
; 0.676 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.795      ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 19.374 ; 0.152 ; N/A      ; N/A     ; 9.589               ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.589               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 19.374 ; 0.152 ; N/A      ; N/A     ; 12.196              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VSYNC_Sig     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC_Sig     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Red_Sig       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green_Sig     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue_Sig      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RSTn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; Red_Sig       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; Green_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; Blue_Sig      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; Red_Sig       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; Green_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; Blue_Sig      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Red_Sig       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; Green_Sig     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Blue_Sig      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 1178     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 1178     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 35    ; 35   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 235   ; 235  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; Target                                         ; Clock                                          ; Type      ; Status      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; CLK                                            ; CLK                                            ; Base      ; Constrained ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Blue_Sig    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Green_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSYNC_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Red_Sig     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSYNC_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RSTn       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Blue_Sig    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Green_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HSYNC_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Red_Sig     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSYNC_Sig   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Sun Sep 01 19:56:21 2019
Info: Command: quartus_sta vgadisplay_demo -c vgadisplay_demo
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vgadisplay_demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info (332110): create_generated_clock -source {U1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {U1|altpll_component|auto_generated|pll1|clk[0]} {U1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 19.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.374               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.432               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.931
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.931               0.000 CLK 
    Info (332119):    12.196               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 19.722
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.722               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 CLK 
    Info (332119):    12.198               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 22.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    22.483               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.152               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.589               0.000 CLK 
    Info (332119):    12.249               0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4785 megabytes
    Info: Processing ended: Sun Sep 01 19:56:22 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


