#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 20 09:39:22 2019
# Process ID: 12956
# Current directory: C:/Verilog/02_12/blocking
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5400 C:\Verilog\02_12\blocking\blocking.xpr
# Log file: C:/Verilog/02_12/blocking/vivado.log
# Journal file: C:/Verilog/02_12/blocking\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Verilog/02_12/blocking/blocking.xpr
update_compile_order -fileset sources_1
launch_simulation
source logic_TB.tcl
save_wave_config {C:/Verilog/02_12/blocking/logic_TB_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Verilog/02_12/blocking/logic_TB_behav.wcfg
set_property xsim.view C:/Verilog/02_12/blocking/logic_TB_behav.wcfg [get_filesets sim_1]
synth_design -rtl -name rtl_1
close_sim
