=====
SETUP
-8.950
10.487
1.537
inst_w12/phase_counter_1_s0
1.778
2.236
inst_w12/n20_s0
3.082
4.114
n166_s5
4.609
5.635
n166_s4
6.054
7.086
ch1_phase_b_s2
10.487
=====
SETUP
-7.762
9.298
1.537
inst_w12/phase_counter_1_s0
1.778
2.236
n170_s8
3.556
4.617
n168_s5
5.036
6.068
ch1_INB2_s2
9.298
=====
SETUP
-7.541
9.078
1.537
inst_w12/phase_counter_2_s0
1.778
2.236
n165_s6
3.072
4.171
n165_s5
4.177
4.979
n165_s7
5.397
6.496
ch1_phase_a_s2
9.078
=====
SETUP
-7.350
8.887
1.537
inst_w12/phase_counter_1_s0
1.778
2.236
n170_s8
3.556
4.617
n170_s5
5.036
6.135
ch1_INA2_s2
8.887
=====
SETUP
-6.934
8.471
1.537
inst_w12/phase_counter_0_s0
1.778
2.236
inst_2/phase_counter_1_s4
3.571
4.197
n167_s5
4.208
5.240
ch1_INB1_s2
8.471
=====
SETUP
-6.507
8.044
1.537
inst_w12/phase_counter_0_s0
1.778
2.236
inst_2/phase_counter_1_s4
3.571
4.197
n169_s5
5.007
6.106
ch1_INA1_s2
8.044
=====
SETUP
-1.785
16.758
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s10
3.886
4.947
dvi_out_inst/n445_s1
5.366
6.411
dvi_out_inst/n444_s1
6.411
6.939
dvi_out_inst/n454_s4
7.374
8.406
dvi_out_inst/n870_s
9.898
10.448
dvi_out_inst/n869_s
10.448
11.011
dvi_out_inst/n996_s4
11.364
12.390
dvi_out_inst/n995_s3
12.811
13.872
dvi_out_inst/n995_s2
14.290
15.322
dvi_out_inst/n995_s0
15.659
16.758
dvi_out_inst/counter2_6_s0
16.758
=====
SETUP
-1.699
16.671
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s10
3.886
4.947
dvi_out_inst/n445_s1
5.366
6.411
dvi_out_inst/n444_s1
6.411
6.468
dvi_out_inst/n443_s1
6.468
6.996
dvi_out_inst/n452_s5
7.427
8.526
dvi_out_inst/n486_s
10.322
11.023
dvi_out_inst/n614_s4
11.449
12.251
dvi_out_inst/n612_s5
12.674
13.496
dvi_out_inst/n613_s2
14.811
15.633
dvi_out_inst/n613_s0
15.639
16.671
dvi_out_inst/counter0_6_s0
16.671
=====
SETUP
-1.684
16.656
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s10
3.886
4.947
dvi_out_inst/n445_s1
5.366
6.411
dvi_out_inst/n444_s1
6.411
6.939
dvi_out_inst/n454_s4
7.374
8.406
dvi_out_inst/n870_s
9.898
10.448
dvi_out_inst/n869_s
10.448
11.011
dvi_out_inst/n996_s4
11.364
12.396
dvi_out_inst/n994_s5
13.232
14.034
dvi_out_inst/n994_s9
14.453
15.552
dvi_out_inst/n994_s0
15.557
16.656
dvi_out_inst/counter2_7_s0
16.656
=====
SETUP
-1.570
16.542
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s10
3.886
4.947
dvi_out_inst/n445_s1
5.366
6.411
dvi_out_inst/n444_s1
6.411
6.468
dvi_out_inst/n443_s1
6.468
6.996
dvi_out_inst/n452_s5
7.427
8.526
dvi_out_inst/n486_s
10.322
11.023
dvi_out_inst/n614_s4
11.449
12.251
dvi_out_inst/n612_s5
12.674
13.496
dvi_out_inst/n612_s1
14.811
15.437
dvi_out_inst/n612_s0
15.443
16.542
dvi_out_inst/counter0_7_s0
16.542
=====
SETUP
-1.206
16.178
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s10
3.886
4.947
dvi_out_inst/n445_s1
5.366
6.411
dvi_out_inst/n444_s1
6.411
6.468
dvi_out_inst/n443_s1
6.468
6.996
dvi_out_inst/n452_s5
7.427
8.526
dvi_out_inst/n677_s
10.806
11.356
dvi_out_inst/n676_s0
11.356
11.413
dvi_out_inst/n675_s0
11.413
11.976
dvi_out_inst/n804_s3
13.275
14.307
dvi_out_inst/n804_s2
14.313
14.938
dvi_out_inst/n804_s0
15.356
16.178
dvi_out_inst/counter1_6_s0
16.178
=====
SETUP
-1.095
16.067
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s10
3.886
4.947
dvi_out_inst/n445_s1
5.366
6.411
dvi_out_inst/n444_s1
6.411
6.468
dvi_out_inst/n443_s1
6.468
6.996
dvi_out_inst/n452_s5
7.427
8.526
dvi_out_inst/n677_s
10.806
11.507
dvi_out_inst/n805_s4
11.928
12.750
dvi_out_inst/n803_s5
13.576
14.608
dvi_out_inst/n803_s9
14.614
15.436
dvi_out_inst/n803_s0
15.441
16.067
dvi_out_inst/counter1_7_s0
16.067
=====
SETUP
-0.766
15.738
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s10
3.886
4.947
dvi_out_inst/n445_s1
5.366
6.411
dvi_out_inst/n444_s1
6.411
6.939
dvi_out_inst/n454_s4
7.374
8.406
dvi_out_inst/n878_s
9.882
10.432
dvi_out_inst/n877_s
10.432
10.995
dvi_out_inst/n996_s5
11.810
12.842
dvi_out_inst/n997_s5
13.669
14.701
dvi_out_inst/n997_s0
14.706
15.738
dvi_out_inst/counter2_4_s0
15.738
=====
SETUP
-0.579
15.552
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s10
3.886
4.947
dvi_out_inst/n445_s1
5.366
6.411
dvi_out_inst/n444_s1
6.411
6.939
dvi_out_inst/n454_s4
7.374
8.406
dvi_out_inst/n870_s
9.898
10.448
dvi_out_inst/n869_s
10.448
11.011
dvi_out_inst/n996_s4
11.364
12.396
dvi_out_inst/n996_s1
13.232
14.034
dvi_out_inst/n996_s0
14.453
15.552
dvi_out_inst/counter2_5_s0
15.552
=====
SETUP
-0.262
15.235
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s10
3.886
4.947
dvi_out_inst/n445_s1
5.366
6.411
dvi_out_inst/n444_s1
6.411
6.468
dvi_out_inst/n443_s1
6.468
6.996
dvi_out_inst/n452_s5
7.427
8.526
dvi_out_inst/n677_s
10.806
11.507
dvi_out_inst/n805_s4
11.928
12.750
dvi_out_inst/n805_s1
13.571
14.197
dvi_out_inst/n805_s0
14.203
15.235
dvi_out_inst/counter1_5_s0
15.235
=====
SETUP
-0.167
15.139
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s10
3.886
4.947
dvi_out_inst/n445_s1
5.366
6.411
dvi_out_inst/n444_s1
6.411
6.468
dvi_out_inst/n443_s1
6.468
6.996
dvi_out_inst/n452_s5
7.427
8.526
dvi_out_inst/n486_s
10.322
11.023
dvi_out_inst/n614_s4
11.449
12.251
dvi_out_inst/n614_s1
12.674
13.496
dvi_out_inst/n614_s0
14.317
15.139
dvi_out_inst/counter0_5_s0
15.139
=====
SETUP
-0.158
15.131
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s10
3.886
4.947
dvi_out_inst/n445_s1
5.366
6.411
dvi_out_inst/n444_s1
6.411
6.939
dvi_out_inst/n454_s4
7.374
8.406
dvi_out_inst/n496_s
9.232
9.782
dvi_out_inst/n495_s
9.782
10.345
dvi_out_inst/n614_s5
11.492
12.524
dvi_out_inst/n615_s5
13.025
14.086
dvi_out_inst/n615_s0
14.505
15.131
dvi_out_inst/counter0_4_s0
15.131
=====
SETUP
0.278
14.695
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s10
3.886
4.947
dvi_out_inst/n445_s1
5.366
6.411
dvi_out_inst/n444_s1
6.411
6.939
dvi_out_inst/n454_s4
7.374
8.406
dvi_out_inst/n687_s
9.244
9.794
dvi_out_inst/n686_s
9.794
10.322
dvi_out_inst/n805_s5
10.743
11.775
dvi_out_inst/n806_s5
12.589
13.650
dvi_out_inst/n806_s0
14.069
14.695
dvi_out_inst/counter1_4_s0
14.695
=====
SETUP
0.300
14.672
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s10
3.886
4.947
dvi_out_inst/n445_s1
5.366
6.411
dvi_out_inst/n444_s1
6.411
6.939
dvi_out_inst/n454_s4
7.374
8.406
dvi_out_inst/n687_s
9.244
9.783
dvi_out_inst/n807_s3
11.578
12.610
dvi_out_inst/n807_s2
12.616
13.242
dvi_out_inst/n807_s0
14.046
14.672
dvi_out_inst/counter1_3_s0
14.672
=====
SETUP
0.381
4.817
5.198
clk_ibuf
0.000
0.982
reset_button_0_s1
1.226
1.684
n221_s3
2.662
3.287
reset_seq_ext/reset_seq_12_s0
4.817
=====
SETUP
0.381
4.817
5.198
clk_ibuf
0.000
0.982
reset_button_0_s1
1.226
1.684
n221_s3
2.662
3.287
reset_seq_ext/reset_seq_13_s0
4.817
=====
SETUP
0.381
4.817
5.198
clk_ibuf
0.000
0.982
reset_button_0_s1
1.226
1.684
n221_s3
2.662
3.287
reset_seq_ext/reset_seq_14_s0
4.817
=====
SETUP
0.381
4.817
5.198
clk_ibuf
0.000
0.982
reset_button_0_s1
1.226
1.684
n221_s3
2.662
3.287
reset_seq_ext/reset_seq_15_s0
4.817
=====
SETUP
0.463
14.509
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s10
3.886
4.947
dvi_out_inst/n445_s1
5.366
6.411
dvi_out_inst/n444_s1
6.411
6.468
dvi_out_inst/n443_s1
6.468
6.996
dvi_out_inst/n612_s9
7.427
8.526
dvi_out_inst/n803_s4
9.991
11.090
dvi_out_inst/n779_s2
11.911
12.972
dvi_out_inst/n786_s0
13.410
14.509
dvi_out_inst/dvi_data1_0_s0
14.509
=====
SETUP
0.463
14.509
14.972
dvi_out_inst/video_regs[0].data_22_s0
1.904
2.363
dvi_out_inst/n445_s10
3.886
4.947
dvi_out_inst/n445_s1
5.366
6.411
dvi_out_inst/n444_s1
6.411
6.468
dvi_out_inst/n443_s1
6.468
6.996
dvi_out_inst/n612_s9
7.427
8.526
dvi_out_inst/n803_s4
9.991
11.090
dvi_out_inst/n779_s2
11.911
12.972
dvi_out_inst/n785_s0
13.410
14.509
dvi_out_inst/dvi_data1_1_s0
14.509
=====
HOLD
-0.685
0.374
1.059
n130_s2
0.002
0.374
motor_pulse_s1
0.374
=====
HOLD
0.392
2.267
1.875
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n219_s0
1.895
2.267
reset_seq_ext/reset_seq_16_s0
2.267
=====
HOLD
0.555
1.599
1.044
clk_ibuf
0.000
0.844
timer_i/overflow_s0
1.029
1.362
motor_pulse_s1
1.599
=====
HOLD
0.666
2.556
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.895
2.280
reset_seq_ext/reset_seq_0_s0
2.556
=====
HOLD
0.666
2.556
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.895
2.280
reset_seq_ext/reset_seq_1_s0
2.556
=====
HOLD
0.666
2.556
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.895
2.280
reset_seq_ext/reset_seq_2_s0
2.556
=====
HOLD
0.666
2.556
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.895
2.280
reset_seq_ext/reset_seq_3_s0
2.556
=====
HOLD
0.666
2.556
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.895
2.280
reset_seq_ext/reset_seq_4_s0
2.556
=====
HOLD
0.666
2.556
1.890
clk_ibuf
0.000
0.844
reset_button_0_s1
1.029
1.362
n221_s3
1.895
2.280
reset_seq_ext/reset_seq_5_s0
2.556
=====
HOLD
0.708
1.737
1.029
clk_ibuf
0.000
0.844
antiChatter_sw2_4_s5
1.029
1.362
n152_s3
1.365
1.737
antiChatter_sw2_4_s5
1.737
=====
HOLD
0.709
2.554
1.845
tpg_inst/hcounter_0_s0
1.845
2.178
tpg_inst/n52_s2
2.182
2.554
tpg_inst/hcounter_0_s0
2.554
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
timer_i/counter_0_s0
1.029
1.362
timer_i/n28_s2
1.366
1.738
timer_i/counter_0_s0
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
antiChatter_rotary1_4_s3
1.029
1.362
n105_s3
1.366
1.738
antiChatter_rotary1_4_s3
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
antiChatter_rotary1_2_s1
1.029
1.362
n107_s2
1.366
1.738
antiChatter_rotary1_2_s1
1.738
=====
HOLD
0.709
1.738
1.029
clk_ibuf
0.000
0.844
antiChatter_rotary1_3_s1
1.029
1.362
n106_s2
1.366
1.738
antiChatter_rotary1_3_s1
1.738
=====
HOLD
0.709
1.959
1.250
inst_12/phase_counter_1_s2
1.250
1.583
inst_12/n27_s2
1.587
1.959
inst_12/phase_counter_1_s2
1.959
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
inst_w12/vref_count_3_s0
1.029
1.362
inst_2/n11_s0
1.367
1.739
inst_w12/vref_count_3_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
inst_w12/vref_count_1_s0
1.029
1.362
inst_2/n13_s0
1.367
1.739
inst_w12/vref_count_1_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
antiChatter_sw2_0_s3
1.029
1.362
n156_s3
1.367
1.739
antiChatter_sw2_0_s3
1.739
=====
HOLD
0.710
1.739
1.029
clk_ibuf
0.000
0.844
antiChatter_sw2_2_s1
1.029
1.362
n154_s1
1.367
1.739
antiChatter_sw2_2_s1
1.739
=====
HOLD
0.711
2.556
1.845
tpg_inst/vcounter_5_s0
1.845
2.178
tpg_inst/n35_s1
2.184
2.556
tpg_inst/vcounter_5_s0
2.556
=====
HOLD
0.711
2.556
1.845
tpg_inst/vcounter_6_s0
1.845
2.178
tpg_inst/n34_s1
2.184
2.556
tpg_inst/vcounter_6_s0
2.556
=====
HOLD
0.711
2.556
1.845
tpg_inst/vcounter_9_s0
1.845
2.178
tpg_inst/n31_s1
2.184
2.556
tpg_inst/vcounter_9_s0
2.556
=====
HOLD
0.711
1.740
1.029
clk_ibuf
0.000
0.844
inst_w12/vref_count_0_s0
1.029
1.362
inst_w12/n10_s2
1.368
1.740
inst_w12/vref_count_0_s0
1.740
=====
HOLD
0.711
1.961
1.250
inst_w12/phase_counter_1_s0
1.250
1.583
inst_2/n24_s3
1.589
1.961
inst_w12/phase_counter_1_s0
1.961
