<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Dhanasankar K | VLSI Portfolio</title>
  <link rel="stylesheet" href="style.css" />
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css" />
</head>
<body>
  <!-- Header/Nav -->
  <nav class="nav-bar">
    <ul>
      <li><a href="#hero">Home</a></li>
      <li><a href="#skills">Skills</a></li>
      <li><a href="#about">About</a></li>
      <li><a href="#projects">Projects</a></li>
    </ul>
  </nav>

  <!-- Hero Section -->
  <section id="hero">
    <div class="hero-overlay"></div>
    <div class="hero-content">
      <img src="images/myphoto.jpg" alt="Dhanasankar" class="hero-avatar" />
      <h1>Dhanasankar K</h1>
      <p>VLSI Intern @ Silicon Craft</p>
      <div class="hero-links">
        <a href="https://github.com/DHANASANKAR2003" target="_blank"><i class="fab fa-github"></i></a>
        <a href="https://linkedin.com/in/dhanasankar‑k‑23b196291" target="_blank"><i class="fab fa-linkedin"></i></a>
      </div>
    </div>
  </section>

  <!-- Skills Section -->
  <section id="skills" class="content-section">
    <h2>Interests & Skills</h2>
    <div class="content-grid">
      <div>
        <h3>Co‑curricular</h3>
        <ul>
          <li>Rank 1 on HDLBits</li>
          <li>Verilog libraries on GitHub</li>
        </ul>
      </div>
      <div>
        <h3>Soft Skills</h3>
        <ul>
          <li>Team Collaboration</li>
          <li>Decision Making</li>
          <li>Problem Solving</li>
        </ul>
      </div>
      <div>
        <h3>Technical Skills</h3>
        <ul>
          <li>Verilog, Icarus, Vivado</li>
          <li>Artix‑7, DE2‑70</li>
          <li>UART, SPI, I2C, APB</li>
          <li>Python, C, Ubuntu</li>
        </ul>
      </div>
    </div>
  </section>

  <!-- About Section -->
  <section id="about" class="content-section">
    <h2>About Me</h2>
    <p>
      A passionate VLSI design enthusiast specializing in RTL coding, FPGA-based image processing, and protocol implementations.
    </p>
  </section>

  <!-- Projects Section -->
  <section id="projects" class="content-section">
    <h2>Projects</h2>
    <div class="content-grid">
      <div class="project-card">
        <img src="images/waveform1.png" alt="I2C Waveform" />
        <h3>I2C Master-Slave</h3>
        <p>Multi‑slave I2C protocol implementation in Verilog.</p>
      </div>
      <div class="project-card">
        <img src="images/sobel_output.png" alt="Sobel Output" />
        <h3>Sobel Edge Detection</h3>
        <p>Real‑time image processing using FPGA + OV5640.</p>
      </div>
      <div class="project-card">
        <img src="images/uart_waveform.png" alt="UART Waveform" />
        <h3>UART Communication</h3>
        <p>Verilog TX/RX implementation with waveform testing.</p>
      </div>
    </div>
  </section>

  <!-- Footer -->
  <footer class="footer">
    <p>© 2025 Dhanasankar K</p>
    <div>
      <a href="https://github.com/DHANASANKAR2003"><i class="fab fa-github"></i></a>
      <a href="https://linkedin.com/in/dhanasankar‑k‑23b196291"><i class="fab fa-linkedin"></i></a>
    </div>
  </footer>
</body>
</html>
