
TIMER0 PROGRAM.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000404  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  00000478  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000005  00800060  00800060  00000478  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000478  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000004a8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000b8  00000000  00000000  000004e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000c6d  00000000  00000000  0000059c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000741  00000000  00000000  00001209  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000079d  00000000  00000000  0000194a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001d4  00000000  00000000  000020e8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000053e  00000000  00000000  000022bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000af7  00000000  00000000  000027fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000088  00000000  00000000  000032f1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   8:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  10:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  14:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  18:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  1c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  20:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  24:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  28:	0c 94 b2 01 	jmp	0x364	; 0x364 <__vector_10>
  2c:	0c 94 d9 01 	jmp	0x3b2	; 0x3b2 <__vector_11>
  30:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  34:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  38:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  3c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  40:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  44:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  48:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  4c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  50:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
  60:	20 e0       	ldi	r18, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
  68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
  6a:	a5 36       	cpi	r26, 0x65	; 101
  6c:	b2 07       	cpc	r27, r18
  6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>
  70:	0e 94 3e 00 	call	0x7c	; 0x7c <main>
  74:	0c 94 00 02 	jmp	0x400	; 0x400 <_exit>

00000078 <__bad_interrupt>:
  78:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000007c <main>:
#include "TIMER_PRIVATE.h"
#define  F_CPU		16000000
#include "util/delay.h"	
int main(void)
{
	MDIO_SETPIN_STATUS(PORTD,PIN0,OUTPUT);
  7c:	40 e0       	ldi	r20, 0x00	; 0
  7e:	61 e0       	ldi	r22, 0x01	; 1
  80:	83 e0       	ldi	r24, 0x03	; 3
  82:	0e 94 a4 00 	call	0x148	; 0x148 <MDIO_SETPIN_STATUS>
	MDIO_SETPIN_STATUS(PORTC,PIN7,OUTPUT);
  86:	40 e0       	ldi	r20, 0x00	; 0
  88:	60 e8       	ldi	r22, 0x80	; 128
  8a:	82 e0       	ldi	r24, 0x02	; 2
  8c:	0e 94 a4 00 	call	0x148	; 0x148 <MDIO_SETPIN_STATUS>
	MDIO_SETPIN_STATUS(PORTC,PIN2,OUTPUT);
  90:	40 e0       	ldi	r20, 0x00	; 0
  92:	64 e0       	ldi	r22, 0x04	; 4
  94:	82 e0       	ldi	r24, 0x02	; 2
  96:	0e 94 a4 00 	call	0x148	; 0x148 <MDIO_SETPIN_STATUS>
	MDIO_SETPIN_VALUE(PORTC,PIN7,HIGH);
  9a:	41 e0       	ldi	r20, 0x01	; 1
  9c:	60 e8       	ldi	r22, 0x80	; 128
  9e:	82 e0       	ldi	r24, 0x02	; 2
  a0:	0e 94 0d 01 	call	0x21a	; 0x21a <MDIO_SETPIN_VALUE>
	MDIO_SETPIN_VALUE(PORTC,PIN2,LOW);	
  a4:	40 e0       	ldi	r20, 0x00	; 0
  a6:	64 e0       	ldi	r22, 0x04	; 4
  a8:	82 e0       	ldi	r24, 0x02	; 2
  aa:	0e 94 0d 01 	call	0x21a	; 0x21a <MDIO_SETPIN_VALUE>
	
	
	MDIO_SETPIN_VALUE(PORTD,PIN0,LOW);
  ae:	40 e0       	ldi	r20, 0x00	; 0
  b0:	61 e0       	ldi	r22, 0x01	; 1
  b2:	83 e0       	ldi	r24, 0x03	; 3
  b4:	0e 94 0d 01 	call	0x21a	; 0x21a <MDIO_SETPIN_VALUE>
	TIMER0_PWM_SETUP(PWM_NON_INVERT,100);
  b8:	64 e6       	ldi	r22, 0x64	; 100
  ba:	82 e0       	ldi	r24, 0x02	; 2
  bc:	0e 94 9d 01 	call	0x33a	; 0x33a <TIMER0_PWM_SETUP>
	TIMER0_INITIALIZE(PWM_PHASE,_1024_PRESCALE);
  c0:	65 e0       	ldi	r22, 0x05	; 5
  c2:	82 e0       	ldi	r24, 0x02	; 2
  c4:	0e 94 61 01 	call	0x2c2	; 0x2c2 <TIMER0_INITIALIZE>
	
	
	
	while(1)
	{
			TIMER0_PWM_SETUP(PWM_NON_INVERT,100);
  c8:	64 e6       	ldi	r22, 0x64	; 100
  ca:	82 e0       	ldi	r24, 0x02	; 2
  cc:	0e 94 9d 01 	call	0x33a	; 0x33a <TIMER0_PWM_SETUP>
			MDIO_TOGGLEPIN_VALUE(PORTC,PIN7);
  d0:	60 e8       	ldi	r22, 0x80	; 128
  d2:	82 e0       	ldi	r24, 0x02	; 2
  d4:	0e 94 49 01 	call	0x292	; 0x292 <MDIO_TOGGLEPIN_VALUE>
			MDIO_TOGGLEPIN_VALUE(PORTC,PIN2);
  d8:	64 e0       	ldi	r22, 0x04	; 4
  da:	82 e0       	ldi	r24, 0x02	; 2
  dc:	0e 94 49 01 	call	0x292	; 0x292 <MDIO_TOGGLEPIN_VALUE>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  e0:	2f ef       	ldi	r18, 0xFF	; 255
  e2:	83 e2       	ldi	r24, 0x23	; 35
  e4:	94 ef       	ldi	r25, 0xF4	; 244
  e6:	21 50       	subi	r18, 0x01	; 1
  e8:	80 40       	sbci	r24, 0x00	; 0
  ea:	90 40       	sbci	r25, 0x00	; 0
  ec:	e1 f7       	brne	.-8      	; 0xe6 <main+0x6a>
  ee:	00 c0       	rjmp	.+0      	; 0xf0 <main+0x74>
  f0:	00 00       	nop
			//TIMER0_delay(5000);
			_delay_ms(5000);
			
			
			
			TIMER0_PWM_SETUP(PWM_NON_INVERT,250);
  f2:	6a ef       	ldi	r22, 0xFA	; 250
  f4:	82 e0       	ldi	r24, 0x02	; 2
  f6:	0e 94 9d 01 	call	0x33a	; 0x33a <TIMER0_PWM_SETUP>
			MDIO_TOGGLEPIN_VALUE(PORTC,PIN7);
  fa:	60 e8       	ldi	r22, 0x80	; 128
  fc:	82 e0       	ldi	r24, 0x02	; 2
  fe:	0e 94 49 01 	call	0x292	; 0x292 <MDIO_TOGGLEPIN_VALUE>
			MDIO_TOGGLEPIN_VALUE(PORTC,PIN2);
 102:	64 e0       	ldi	r22, 0x04	; 4
 104:	82 e0       	ldi	r24, 0x02	; 2
 106:	0e 94 49 01 	call	0x292	; 0x292 <MDIO_TOGGLEPIN_VALUE>
 10a:	2f ef       	ldi	r18, 0xFF	; 255
 10c:	83 e2       	ldi	r24, 0x23	; 35
 10e:	94 ef       	ldi	r25, 0xF4	; 244
 110:	21 50       	subi	r18, 0x01	; 1
 112:	80 40       	sbci	r24, 0x00	; 0
 114:	90 40       	sbci	r25, 0x00	; 0
 116:	e1 f7       	brne	.-8      	; 0x110 <main+0x94>
 118:	00 c0       	rjmp	.+0      	; 0x11a <main+0x9e>
 11a:	00 00       	nop
			//TIMER0_delay(5000);
			_delay_ms(5000);
			
			TIMER0_PWM_SETUP(PWM_NON_INVERT,50);
 11c:	62 e3       	ldi	r22, 0x32	; 50
 11e:	82 e0       	ldi	r24, 0x02	; 2
 120:	0e 94 9d 01 	call	0x33a	; 0x33a <TIMER0_PWM_SETUP>
			MDIO_TOGGLEPIN_VALUE(PORTC,PIN7);
 124:	60 e8       	ldi	r22, 0x80	; 128
 126:	82 e0       	ldi	r24, 0x02	; 2
 128:	0e 94 49 01 	call	0x292	; 0x292 <MDIO_TOGGLEPIN_VALUE>
			MDIO_TOGGLEPIN_VALUE(PORTC,PIN2);
 12c:	64 e0       	ldi	r22, 0x04	; 4
 12e:	82 e0       	ldi	r24, 0x02	; 2
 130:	0e 94 49 01 	call	0x292	; 0x292 <MDIO_TOGGLEPIN_VALUE>
 134:	2f ef       	ldi	r18, 0xFF	; 255
 136:	83 e2       	ldi	r24, 0x23	; 35
 138:	94 ef       	ldi	r25, 0xF4	; 244
 13a:	21 50       	subi	r18, 0x01	; 1
 13c:	80 40       	sbci	r24, 0x00	; 0
 13e:	90 40       	sbci	r25, 0x00	; 0
 140:	e1 f7       	brne	.-8      	; 0x13a <main+0xbe>
 142:	00 c0       	rjmp	.+0      	; 0x144 <main+0xc8>
 144:	00 00       	nop
 146:	c0 cf       	rjmp	.-128    	; 0xc8 <main+0x4c>

00000148 <MDIO_SETPIN_STATUS>:
 148:	81 30       	cpi	r24, 0x01	; 1
 14a:	f9 f0       	breq	.+62     	; 0x18a <MDIO_SETPIN_STATUS+0x42>
 14c:	30 f0       	brcs	.+12     	; 0x15a <MDIO_SETPIN_STATUS+0x12>
 14e:	82 30       	cpi	r24, 0x02	; 2
 150:	a1 f1       	breq	.+104    	; 0x1ba <MDIO_SETPIN_STATUS+0x72>
 152:	83 30       	cpi	r24, 0x03	; 3
 154:	09 f4       	brne	.+2      	; 0x158 <MDIO_SETPIN_STATUS+0x10>
 156:	49 c0       	rjmp	.+146    	; 0x1ea <MDIO_SETPIN_STATUS+0xa2>
 158:	08 95       	ret
 15a:	41 30       	cpi	r20, 0x01	; 1
 15c:	41 f0       	breq	.+16     	; 0x16e <MDIO_SETPIN_STATUS+0x26>
 15e:	18 f0       	brcs	.+6      	; 0x166 <MDIO_SETPIN_STATUS+0x1e>
 160:	42 30       	cpi	r20, 0x02	; 2
 162:	51 f0       	breq	.+20     	; 0x178 <MDIO_SETPIN_STATUS+0x30>
 164:	08 95       	ret
 166:	8a b3       	in	r24, 0x1a	; 26
 168:	68 2b       	or	r22, r24
 16a:	6a bb       	out	0x1a, r22	; 26
 16c:	08 95       	ret
 16e:	8a b3       	in	r24, 0x1a	; 26
 170:	60 95       	com	r22
 172:	68 23       	and	r22, r24
 174:	6a bb       	out	0x1a, r22	; 26
 176:	08 95       	ret
 178:	8a b3       	in	r24, 0x1a	; 26
 17a:	96 2f       	mov	r25, r22
 17c:	90 95       	com	r25
 17e:	89 23       	and	r24, r25
 180:	8a bb       	out	0x1a, r24	; 26
 182:	8b b3       	in	r24, 0x1b	; 27
 184:	68 2b       	or	r22, r24
 186:	6b bb       	out	0x1b, r22	; 27
 188:	08 95       	ret
 18a:	41 30       	cpi	r20, 0x01	; 1
 18c:	41 f0       	breq	.+16     	; 0x19e <MDIO_SETPIN_STATUS+0x56>
 18e:	18 f0       	brcs	.+6      	; 0x196 <MDIO_SETPIN_STATUS+0x4e>
 190:	42 30       	cpi	r20, 0x02	; 2
 192:	51 f0       	breq	.+20     	; 0x1a8 <MDIO_SETPIN_STATUS+0x60>
 194:	08 95       	ret
 196:	87 b3       	in	r24, 0x17	; 23
 198:	68 2b       	or	r22, r24
 19a:	67 bb       	out	0x17, r22	; 23
 19c:	08 95       	ret
 19e:	87 b3       	in	r24, 0x17	; 23
 1a0:	60 95       	com	r22
 1a2:	68 23       	and	r22, r24
 1a4:	67 bb       	out	0x17, r22	; 23
 1a6:	08 95       	ret
 1a8:	87 b3       	in	r24, 0x17	; 23
 1aa:	96 2f       	mov	r25, r22
 1ac:	90 95       	com	r25
 1ae:	89 23       	and	r24, r25
 1b0:	87 bb       	out	0x17, r24	; 23
 1b2:	88 b3       	in	r24, 0x18	; 24
 1b4:	68 2b       	or	r22, r24
 1b6:	68 bb       	out	0x18, r22	; 24
 1b8:	08 95       	ret
 1ba:	41 30       	cpi	r20, 0x01	; 1
 1bc:	41 f0       	breq	.+16     	; 0x1ce <MDIO_SETPIN_STATUS+0x86>
 1be:	18 f0       	brcs	.+6      	; 0x1c6 <MDIO_SETPIN_STATUS+0x7e>
 1c0:	42 30       	cpi	r20, 0x02	; 2
 1c2:	51 f0       	breq	.+20     	; 0x1d8 <MDIO_SETPIN_STATUS+0x90>
 1c4:	08 95       	ret
 1c6:	84 b3       	in	r24, 0x14	; 20
 1c8:	68 2b       	or	r22, r24
 1ca:	64 bb       	out	0x14, r22	; 20
 1cc:	08 95       	ret
 1ce:	84 b3       	in	r24, 0x14	; 20
 1d0:	60 95       	com	r22
 1d2:	68 23       	and	r22, r24
 1d4:	64 bb       	out	0x14, r22	; 20
 1d6:	08 95       	ret
 1d8:	84 b3       	in	r24, 0x14	; 20
 1da:	96 2f       	mov	r25, r22
 1dc:	90 95       	com	r25
 1de:	89 23       	and	r24, r25
 1e0:	84 bb       	out	0x14, r24	; 20
 1e2:	85 b3       	in	r24, 0x15	; 21
 1e4:	68 2b       	or	r22, r24
 1e6:	65 bb       	out	0x15, r22	; 21
 1e8:	08 95       	ret
 1ea:	41 30       	cpi	r20, 0x01	; 1
 1ec:	41 f0       	breq	.+16     	; 0x1fe <MDIO_SETPIN_STATUS+0xb6>
 1ee:	18 f0       	brcs	.+6      	; 0x1f6 <MDIO_SETPIN_STATUS+0xae>
 1f0:	42 30       	cpi	r20, 0x02	; 2
 1f2:	51 f0       	breq	.+20     	; 0x208 <MDIO_SETPIN_STATUS+0xc0>
 1f4:	08 95       	ret
 1f6:	81 b3       	in	r24, 0x11	; 17
 1f8:	68 2b       	or	r22, r24
 1fa:	61 bb       	out	0x11, r22	; 17
 1fc:	08 95       	ret
 1fe:	81 b3       	in	r24, 0x11	; 17
 200:	60 95       	com	r22
 202:	68 23       	and	r22, r24
 204:	61 bb       	out	0x11, r22	; 17
 206:	08 95       	ret
 208:	81 b3       	in	r24, 0x11	; 17
 20a:	96 2f       	mov	r25, r22
 20c:	90 95       	com	r25
 20e:	89 23       	and	r24, r25
 210:	81 bb       	out	0x11, r24	; 17
 212:	82 b3       	in	r24, 0x12	; 18
 214:	68 2b       	or	r22, r24
 216:	62 bb       	out	0x12, r22	; 18
 218:	08 95       	ret

0000021a <MDIO_SETPIN_VALUE>:
 21a:	81 30       	cpi	r24, 0x01	; 1
 21c:	99 f0       	breq	.+38     	; 0x244 <MDIO_SETPIN_VALUE+0x2a>
 21e:	28 f0       	brcs	.+10     	; 0x22a <MDIO_SETPIN_VALUE+0x10>
 220:	82 30       	cpi	r24, 0x02	; 2
 222:	e9 f0       	breq	.+58     	; 0x25e <MDIO_SETPIN_VALUE+0x44>
 224:	83 30       	cpi	r24, 0x03	; 3
 226:	41 f1       	breq	.+80     	; 0x278 <MDIO_SETPIN_VALUE+0x5e>
 228:	08 95       	ret
 22a:	44 23       	and	r20, r20
 22c:	31 f0       	breq	.+12     	; 0x23a <MDIO_SETPIN_VALUE+0x20>
 22e:	41 30       	cpi	r20, 0x01	; 1
 230:	79 f5       	brne	.+94     	; 0x290 <MDIO_SETPIN_VALUE+0x76>
 232:	8b b3       	in	r24, 0x1b	; 27
 234:	68 2b       	or	r22, r24
 236:	6b bb       	out	0x1b, r22	; 27
 238:	08 95       	ret
 23a:	8b b3       	in	r24, 0x1b	; 27
 23c:	60 95       	com	r22
 23e:	68 23       	and	r22, r24
 240:	6b bb       	out	0x1b, r22	; 27
 242:	08 95       	ret
 244:	44 23       	and	r20, r20
 246:	31 f0       	breq	.+12     	; 0x254 <MDIO_SETPIN_VALUE+0x3a>
 248:	41 30       	cpi	r20, 0x01	; 1
 24a:	11 f5       	brne	.+68     	; 0x290 <MDIO_SETPIN_VALUE+0x76>
 24c:	88 b3       	in	r24, 0x18	; 24
 24e:	68 2b       	or	r22, r24
 250:	68 bb       	out	0x18, r22	; 24
 252:	08 95       	ret
 254:	88 b3       	in	r24, 0x18	; 24
 256:	60 95       	com	r22
 258:	68 23       	and	r22, r24
 25a:	68 bb       	out	0x18, r22	; 24
 25c:	08 95       	ret
 25e:	44 23       	and	r20, r20
 260:	31 f0       	breq	.+12     	; 0x26e <MDIO_SETPIN_VALUE+0x54>
 262:	41 30       	cpi	r20, 0x01	; 1
 264:	a9 f4       	brne	.+42     	; 0x290 <MDIO_SETPIN_VALUE+0x76>
 266:	85 b3       	in	r24, 0x15	; 21
 268:	68 2b       	or	r22, r24
 26a:	65 bb       	out	0x15, r22	; 21
 26c:	08 95       	ret
 26e:	85 b3       	in	r24, 0x15	; 21
 270:	60 95       	com	r22
 272:	68 23       	and	r22, r24
 274:	65 bb       	out	0x15, r22	; 21
 276:	08 95       	ret
 278:	44 23       	and	r20, r20
 27a:	31 f0       	breq	.+12     	; 0x288 <MDIO_SETPIN_VALUE+0x6e>
 27c:	41 30       	cpi	r20, 0x01	; 1
 27e:	41 f4       	brne	.+16     	; 0x290 <MDIO_SETPIN_VALUE+0x76>
 280:	82 b3       	in	r24, 0x12	; 18
 282:	68 2b       	or	r22, r24
 284:	62 bb       	out	0x12, r22	; 18
 286:	08 95       	ret
 288:	82 b3       	in	r24, 0x12	; 18
 28a:	60 95       	com	r22
 28c:	68 23       	and	r22, r24
 28e:	62 bb       	out	0x12, r22	; 18
 290:	08 95       	ret

00000292 <MDIO_TOGGLEPIN_VALUE>:
 292:	81 30       	cpi	r24, 0x01	; 1
 294:	51 f0       	breq	.+20     	; 0x2aa <MDIO_TOGGLEPIN_VALUE+0x18>
 296:	28 f0       	brcs	.+10     	; 0x2a2 <MDIO_TOGGLEPIN_VALUE+0x10>
 298:	82 30       	cpi	r24, 0x02	; 2
 29a:	59 f0       	breq	.+22     	; 0x2b2 <MDIO_TOGGLEPIN_VALUE+0x20>
 29c:	83 30       	cpi	r24, 0x03	; 3
 29e:	69 f0       	breq	.+26     	; 0x2ba <MDIO_TOGGLEPIN_VALUE+0x28>
 2a0:	08 95       	ret
 2a2:	8b b3       	in	r24, 0x1b	; 27
 2a4:	68 27       	eor	r22, r24
 2a6:	6b bb       	out	0x1b, r22	; 27
 2a8:	08 95       	ret
 2aa:	88 b3       	in	r24, 0x18	; 24
 2ac:	68 27       	eor	r22, r24
 2ae:	68 bb       	out	0x18, r22	; 24
 2b0:	08 95       	ret
 2b2:	85 b3       	in	r24, 0x15	; 21
 2b4:	68 27       	eor	r22, r24
 2b6:	65 bb       	out	0x15, r22	; 21
 2b8:	08 95       	ret
 2ba:	82 b3       	in	r24, 0x12	; 18
 2bc:	68 27       	eor	r22, r24
 2be:	62 bb       	out	0x12, r22	; 18
 2c0:	08 95       	ret

000002c2 <TIMER0_INITIALIZE>:
 2c2:	60 93 60 00 	sts	0x0060, r22	; 0x800060 <__DATA_REGION_ORIGIN__>
 2c6:	82 30       	cpi	r24, 0x02	; 2
 2c8:	b1 f0       	breq	.+44     	; 0x2f6 <TIMER0_INITIALIZE+0x34>
 2ca:	18 f4       	brcc	.+6      	; 0x2d2 <TIMER0_INITIALIZE+0x10>
 2cc:	81 30       	cpi	r24, 0x01	; 1
 2ce:	31 f0       	breq	.+12     	; 0x2dc <TIMER0_INITIALIZE+0x1a>
 2d0:	26 c0       	rjmp	.+76     	; 0x31e <TIMER0_INITIALIZE+0x5c>
 2d2:	83 30       	cpi	r24, 0x03	; 3
 2d4:	b9 f0       	breq	.+46     	; 0x304 <TIMER0_INITIALIZE+0x42>
 2d6:	84 30       	cpi	r24, 0x04	; 4
 2d8:	e1 f0       	breq	.+56     	; 0x312 <TIMER0_INITIALIZE+0x50>
 2da:	21 c0       	rjmp	.+66     	; 0x31e <TIMER0_INITIALIZE+0x5c>
 2dc:	83 b7       	in	r24, 0x33	; 51
 2de:	8f 7b       	andi	r24, 0xBF	; 191
 2e0:	83 bf       	out	0x33, r24	; 51
 2e2:	83 b7       	in	r24, 0x33	; 51
 2e4:	87 7f       	andi	r24, 0xF7	; 247
 2e6:	83 bf       	out	0x33, r24	; 51
 2e8:	83 b7       	in	r24, 0x33	; 51
 2ea:	8f 7e       	andi	r24, 0xEF	; 239
 2ec:	83 bf       	out	0x33, r24	; 51
 2ee:	83 b7       	in	r24, 0x33	; 51
 2f0:	8f 7d       	andi	r24, 0xDF	; 223
 2f2:	83 bf       	out	0x33, r24	; 51
 2f4:	14 c0       	rjmp	.+40     	; 0x31e <TIMER0_INITIALIZE+0x5c>
 2f6:	83 b7       	in	r24, 0x33	; 51
 2f8:	80 64       	ori	r24, 0x40	; 64
 2fa:	83 bf       	out	0x33, r24	; 51
 2fc:	83 b7       	in	r24, 0x33	; 51
 2fe:	87 7f       	andi	r24, 0xF7	; 247
 300:	83 bf       	out	0x33, r24	; 51
 302:	0d c0       	rjmp	.+26     	; 0x31e <TIMER0_INITIALIZE+0x5c>
 304:	83 b7       	in	r24, 0x33	; 51
 306:	8f 7b       	andi	r24, 0xBF	; 191
 308:	83 bf       	out	0x33, r24	; 51
 30a:	83 b7       	in	r24, 0x33	; 51
 30c:	88 60       	ori	r24, 0x08	; 8
 30e:	83 bf       	out	0x33, r24	; 51
 310:	06 c0       	rjmp	.+12     	; 0x31e <TIMER0_INITIALIZE+0x5c>
 312:	83 b7       	in	r24, 0x33	; 51
 314:	80 64       	ori	r24, 0x40	; 64
 316:	83 bf       	out	0x33, r24	; 51
 318:	83 b7       	in	r24, 0x33	; 51
 31a:	88 60       	ori	r24, 0x08	; 8
 31c:	83 bf       	out	0x33, r24	; 51
 31e:	8f b7       	in	r24, 0x3f	; 63
 320:	80 68       	ori	r24, 0x80	; 128
 322:	8f bf       	out	0x3f, r24	; 63
 324:	40 e0       	ldi	r20, 0x00	; 0
 326:	68 e0       	ldi	r22, 0x08	; 8
 328:	81 e0       	ldi	r24, 0x01	; 1
 32a:	0e 94 a4 00 	call	0x148	; 0x148 <MDIO_SETPIN_STATUS>
 32e:	93 b7       	in	r25, 0x33	; 51
 330:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 334:	89 2b       	or	r24, r25
 336:	83 bf       	out	0x33, r24	; 51
 338:	08 95       	ret

0000033a <TIMER0_PWM_SETUP>:
 33a:	82 30       	cpi	r24, 0x02	; 2
 33c:	41 f4       	brne	.+16     	; 0x34e <TIMER0_PWM_SETUP+0x14>
 33e:	83 b7       	in	r24, 0x33	; 51
 340:	8f 7e       	andi	r24, 0xEF	; 239
 342:	83 bf       	out	0x33, r24	; 51
 344:	83 b7       	in	r24, 0x33	; 51
 346:	80 62       	ori	r24, 0x20	; 32
 348:	83 bf       	out	0x33, r24	; 51
 34a:	6c bf       	out	0x3c, r22	; 60
 34c:	08 95       	ret
 34e:	83 30       	cpi	r24, 0x03	; 3
 350:	41 f4       	brne	.+16     	; 0x362 <TIMER0_PWM_SETUP+0x28>
 352:	83 b7       	in	r24, 0x33	; 51
 354:	80 61       	ori	r24, 0x10	; 16
 356:	83 bf       	out	0x33, r24	; 51
 358:	83 b7       	in	r24, 0x33	; 51
 35a:	80 62       	ori	r24, 0x20	; 32
 35c:	83 bf       	out	0x33, r24	; 51
 35e:	60 95       	com	r22
 360:	6c bf       	out	0x3c, r22	; 60
 362:	08 95       	ret

00000364 <__vector_10>:
 364:	1f 92       	push	r1
 366:	0f 92       	push	r0
 368:	0f b6       	in	r0, 0x3f	; 63
 36a:	0f 92       	push	r0
 36c:	11 24       	eor	r1, r1
 36e:	2f 93       	push	r18
 370:	3f 93       	push	r19
 372:	4f 93       	push	r20
 374:	5f 93       	push	r21
 376:	6f 93       	push	r22
 378:	7f 93       	push	r23
 37a:	8f 93       	push	r24
 37c:	9f 93       	push	r25
 37e:	af 93       	push	r26
 380:	bf 93       	push	r27
 382:	ef 93       	push	r30
 384:	ff 93       	push	r31
 386:	e0 91 61 00 	lds	r30, 0x0061	; 0x800061 <COMP_PTR>
 38a:	f0 91 62 00 	lds	r31, 0x0062	; 0x800062 <COMP_PTR+0x1>
 38e:	09 95       	icall
 390:	ff 91       	pop	r31
 392:	ef 91       	pop	r30
 394:	bf 91       	pop	r27
 396:	af 91       	pop	r26
 398:	9f 91       	pop	r25
 39a:	8f 91       	pop	r24
 39c:	7f 91       	pop	r23
 39e:	6f 91       	pop	r22
 3a0:	5f 91       	pop	r21
 3a2:	4f 91       	pop	r20
 3a4:	3f 91       	pop	r19
 3a6:	2f 91       	pop	r18
 3a8:	0f 90       	pop	r0
 3aa:	0f be       	out	0x3f, r0	; 63
 3ac:	0f 90       	pop	r0
 3ae:	1f 90       	pop	r1
 3b0:	18 95       	reti

000003b2 <__vector_11>:
 3b2:	1f 92       	push	r1
 3b4:	0f 92       	push	r0
 3b6:	0f b6       	in	r0, 0x3f	; 63
 3b8:	0f 92       	push	r0
 3ba:	11 24       	eor	r1, r1
 3bc:	2f 93       	push	r18
 3be:	3f 93       	push	r19
 3c0:	4f 93       	push	r20
 3c2:	5f 93       	push	r21
 3c4:	6f 93       	push	r22
 3c6:	7f 93       	push	r23
 3c8:	8f 93       	push	r24
 3ca:	9f 93       	push	r25
 3cc:	af 93       	push	r26
 3ce:	bf 93       	push	r27
 3d0:	ef 93       	push	r30
 3d2:	ff 93       	push	r31
 3d4:	e0 91 63 00 	lds	r30, 0x0063	; 0x800063 <NORM_PTR>
 3d8:	f0 91 64 00 	lds	r31, 0x0064	; 0x800064 <NORM_PTR+0x1>
 3dc:	09 95       	icall
 3de:	ff 91       	pop	r31
 3e0:	ef 91       	pop	r30
 3e2:	bf 91       	pop	r27
 3e4:	af 91       	pop	r26
 3e6:	9f 91       	pop	r25
 3e8:	8f 91       	pop	r24
 3ea:	7f 91       	pop	r23
 3ec:	6f 91       	pop	r22
 3ee:	5f 91       	pop	r21
 3f0:	4f 91       	pop	r20
 3f2:	3f 91       	pop	r19
 3f4:	2f 91       	pop	r18
 3f6:	0f 90       	pop	r0
 3f8:	0f be       	out	0x3f, r0	; 63
 3fa:	0f 90       	pop	r0
 3fc:	1f 90       	pop	r1
 3fe:	18 95       	reti

00000400 <_exit>:
 400:	f8 94       	cli

00000402 <__stop_program>:
 402:	ff cf       	rjmp	.-2      	; 0x402 <__stop_program>
