Warning (10268): Verilog HDL information at alu.v(40): always construct contains both blocking and non-blocking assignments File: C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/alu.v Line: 40
Warning (10268): Verilog HDL information at aluTb.v(74): always construct contains both blocking and non-blocking assignments File: C:/Users/bledy/OneDrive/Documents/GitHub/cs3710/aluTb.v Line: 74
