Running: H:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o H:/verilog/intcheck-1109-336/intcheck_tb_isim_beh.exe -prj H:/verilog/intcheck-1109-336/intcheck_tb_beh.prj work.intcheck_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "H:/verilog/intcheck-1109-336/intcheck.v" into library work
Analyzing Verilog file "H:/verilog/intcheck-1109-336/intcheck_tb.v" into library work
Analyzing Verilog file "H:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module intcheck
Compiling module intcheck_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable H:/verilog/intcheck-1109-336/intcheck_tb_isim_beh.exe
Fuse Memory Usage: 36180 KB
Fuse CPU Usage: 405 ms
