HelpInfo,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CG1337||@W:Net resetn_rx_s is not declared.||m2s_creative_ddr_top.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/67||spi_chanctrl.v(805);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/805
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||m2s_creative_ddr_top.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/83||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||m2s_creative_ddr_top.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/85||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||m2s_creative_ddr_top.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/87||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||m2s_creative_ddr_top.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/89||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||m2s_creative_ddr_top.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/91||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||m2s_creative_ddr_top.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/93||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||m2s_creative_ddr_top.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/97||ddr_mss_sb_MSS_syn.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\work\ddr_mss_sb_MSS\ddr_mss_sb_MSS_syn.v'/linenumber/532
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/194||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/195||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/196||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/197||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/198||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/199||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/200||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/201||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/202||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/203||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/204||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/205||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/206||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/207||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/208||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/209||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s_creative_ddr_top.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/210||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s_creative_ddr_top.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/211||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s_creative_ddr_top.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/212||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s_creative_ddr_top.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/213||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s_creative_ddr_top.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/214||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/215||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/216||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/217||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/218||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/219||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/220||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||m2s_creative_ddr_top.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/251||ddr_mss_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||m2s_creative_ddr_top.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/252||ddr_mss_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||m2s_creative_ddr_top.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/253||ddr_mss_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||m2s_creative_ddr_top.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/254||ddr_mss_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||m2s_creative_ddr_top.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/255||ddr_mss_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||m2s_creative_ddr_top.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/266||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||m2s_creative_ddr_top.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/347||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[9].APB_32.edge_both[9]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/495||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[9].APB_32.edge_neg[9]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/496||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[9].APB_32.edge_pos[9]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/497||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[8].APB_32.edge_both[8]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/498||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[8].APB_32.edge_neg[8]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/499||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[8].APB_32.edge_pos[8]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/500||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[7].APB_32.edge_both[7]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/501||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[7].APB_32.edge_neg[7]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/502||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[7].APB_32.edge_pos[7]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/503||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_both[6]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/504||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_neg[6]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/505||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_pos[6]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/506||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_both[5]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/507||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_neg[5]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/508||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_pos[5]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/509||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_both[4]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/510||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_neg[4]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/511||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_pos[4]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/512||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/513||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/514||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/515||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/516||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/517||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/518||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/519||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/520||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/521||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/522||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/523||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/524||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[7].gpin3_56[7]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/525||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[7].gpin1_56[7]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/526||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[7].gpin2_56[7]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/527||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[6].gpin3_49[6]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/528||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[6].gpin1_49[6]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/529||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[6].gpin2_49[6]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/530||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[5].gpin3_42[5]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/531||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[5].gpin1_42[5]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/532||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[5].gpin2_42[5]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/533||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[4].gpin3_35[4]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/534||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[4].gpin1_35[4]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/535||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[4].gpin2_35[4]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/536||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin3_28[3]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/537||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin1_28[3]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/538||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin2_28[3]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/539||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin3_21[2]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/540||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin1_21[2]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/541||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin2_21[2]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/542||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin3_14[1]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/543||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin1_14[1]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/544||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin2_14[1]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/545||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin3_7[0]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/546||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin1_7[0]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/547||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin2_7[0]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/548||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/549||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/550||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/551||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/552||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[4].APB_32.INTR_reg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/553||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[5].APB_32.INTR_reg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/554||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[6].APB_32.INTR_reg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/555||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[7].APB_32.INTR_reg[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/556||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/557||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/558||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/559||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/560||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[4].APB_32.INTR_reg[4]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/561||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[5].APB_32.INTR_reg[5]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/562||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[6].APB_32.INTR_reg[6]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/563||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[7].APB_32.INTR_reg[7]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/564||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CG775||@N: Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB||m2s_creative_ddr_top.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/569||coretimer.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/24
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/579||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/580||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/581||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/582||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s_creative_ddr_top.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/583||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CG1340||@W:Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.||m2s_creative_ddr_top.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/607||Tx_async.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/605
Implementation;Synthesis||CG1340||@W:Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.||m2s_creative_ddr_top.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/608||Tx_async.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/605
Implementation;Synthesis||CL190||@W:Optimizing register bit CUARTI00l to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/611||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTI00l. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/612||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CG133||@W:Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.||m2s_creative_ddr_top.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/637||CoreUART.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/333
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTO10. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/639||CoreUART.v(1268);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1268
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOl0. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/640||CoreUART.v(1159);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1159
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/641||CoreUART.v(1159);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1159
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIOl[7:0]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/642||CoreUART.v(1106);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1106
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTll0[1:0]. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/643||CoreUART.v(984);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/984
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOI0. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/644||CoreUART.v(936);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/936
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTlO0. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/645||CoreUART.v(936);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/936
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOO0. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/646||CoreUART.v(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/888
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTl1l. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/647||CoreUART.v(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/888
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIll. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/648||CoreUART.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/405
Implementation;Synthesis||CG133||@W:Object CUARTI1OI is declared but not assigned. Either assign a value or remove the declaration.||m2s_creative_ddr_top.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/666||CoreUARTapb.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/283
Implementation;Synthesis||CG775||@N: Component CORESPI not found in library "work" or "__hyper__lib__", but found in library CORESPI_LIB||m2s_creative_ddr_top.srr(672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/672||corespi.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v'/linenumber/27
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.||m2s_creative_ddr_top.srr(680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/680||spi_rf.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/134
Implementation;Synthesis||CG1340||@W:Index into variable txfifo_dhold could be out of range ; a simulation mismatch is possible.||m2s_creative_ddr_top.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/727||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CG133||@W:Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.||m2s_creative_ddr_top.srr(728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/728||spi_chanctrl.v(195);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/195
Implementation;Synthesis||CG360||@W:Removing wire resetn_rx_p, as there is no assignment to it.||m2s_creative_ddr_top.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/729||spi_chanctrl.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/196
Implementation;Synthesis||CG360||@W:Removing wire resetn_rx_r, as there is no assignment to it.||m2s_creative_ddr_top.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/730||spi_chanctrl.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/200
Implementation;Synthesis||CG133||@W:Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.||m2s_creative_ddr_top.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/731||spi_chanctrl.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/733||spi_chanctrl.v(1130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1130
Implementation;Synthesis||CL169||@W:Pruning unused register msrx_async_reset_ok. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/734||spi_chanctrl.v(1053);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1053
Implementation;Synthesis||CL169||@W:Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/735||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL169||@W:Pruning unused register stxs_txready_at_ssel. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/736||spi_chanctrl.v(807);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/807
Implementation;Synthesis||CL169||@W:Pruning unused register resetn_rx_d1. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/737||spi_chanctrl.v(791);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/791
Implementation;Synthesis||CL169||@W:Pruning unused register resetn_rx_d2. Make sure that there are no unused intermediate registers.||m2s_creative_ddr_top.srr(738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/738||spi_chanctrl.v(791);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/791
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.||m2s_creative_ddr_top.srr(787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/787||spi_rf.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/134
Implementation;Synthesis||CG1340||@W:Index into variable txfifo_dhold could be out of range ; a simulation mismatch is possible.||m2s_creative_ddr_top.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/817||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CG133||@W:Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.||m2s_creative_ddr_top.srr(818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/818||spi_chanctrl.v(195);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/195
Implementation;Synthesis||CG133||@W:Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.||m2s_creative_ddr_top.srr(819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/819||spi_chanctrl.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/222
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.||m2s_creative_ddr_top.srr(877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/877||spi.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v'/linenumber/70
Implementation;Synthesis||CL190||@W:Optimizing register bit stxs_bitsel[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/880||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s_creative_ddr_top.srr(881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/881||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL190||@W:Optimizing register bit stxs_bitsel[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/882||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of stxs_bitsel[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s_creative_ddr_top.srr(883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/883||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register mtx_state.||m2s_creative_ddr_top.srr(884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/884||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CL159||@N: Input txfifo_count is unused.||m2s_creative_ddr_top.srr(893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/893||spi_chanctrl.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input rxfifo_count is unused.||m2s_creative_ddr_top.srr(894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/894||spi_chanctrl.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/59
Implementation;Synthesis||CL246||@W:Input port bits 31 to 8 of wrdata[31:0] are unused. Assign logic for all port bits or change the input port size.||m2s_creative_ddr_top.srr(897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/897||spi_rf.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input tx_fifo_read is unused.||m2s_creative_ddr_top.srr(898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/898||spi_rf.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/52
Implementation;Synthesis||CL159||@N: Input rx_fifo_full is unused.||m2s_creative_ddr_top.srr(899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/899||spi_rf.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input rx_fifo_full_next is unused.||m2s_creative_ddr_top.srr(900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/900||spi_rf.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input rx_fifo_empty_next is unused.||m2s_creative_ddr_top.srr(901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/901||spi_rf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/58
Implementation;Synthesis||CL159||@N: Input tx_fifo_full_next is unused.||m2s_creative_ddr_top.srr(902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/902||spi_rf.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input tx_fifo_empty is unused.||m2s_creative_ddr_top.srr(903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/903||spi_rf.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/62
Implementation;Synthesis||CL159||@N: Input tx_fifo_empty_next is unused.||m2s_creative_ddr_top.srr(904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/904||spi_rf.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/63
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.||m2s_creative_ddr_top.srr(913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/913||spi.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v'/linenumber/70
Implementation;Synthesis||CL190||@W:Optimizing register bit stxs_bitsel[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/916||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s_creative_ddr_top.srr(917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/917||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL190||@W:Optimizing register bit stxs_bitsel[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/918||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of stxs_bitsel[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s_creative_ddr_top.srr(919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/919||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register mtx_state.||m2s_creative_ddr_top.srr(920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/920||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CL159||@N: Input txfifo_count is unused.||m2s_creative_ddr_top.srr(929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/929||spi_chanctrl.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input rxfifo_count is unused.||m2s_creative_ddr_top.srr(930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/930||spi_chanctrl.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/59
Implementation;Synthesis||CL134||@N: Found RAM fifo_mem_q, depth=32, width=1||m2s_creative_ddr_top.srr(935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/935||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||CL134||@N: Found RAM fifo_mem_q, depth=32, width=8||m2s_creative_ddr_top.srr(936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/936||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input aresetn is unused.||m2s_creative_ddr_top.srr(939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/939||spi_control.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/27
Implementation;Synthesis||CL159||@N: Input sresetn is unused.||m2s_creative_ddr_top.srr(940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/940||spi_control.v(28);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/28
Implementation;Synthesis||CL159||@N: Input cfg_master is unused.||m2s_creative_ddr_top.srr(941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/941||spi_control.v(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/34
Implementation;Synthesis||CL159||@N: Input rx_fifo_empty is unused.||m2s_creative_ddr_top.srr(942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/942||spi_control.v(35);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/35
Implementation;Synthesis||CL159||@N: Input tx_fifo_empty is unused.||m2s_creative_ddr_top.srr(943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/943||spi_control.v(36);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/36
Implementation;Synthesis||CL159||@N: Input tx_fifo_read is unused.||m2s_creative_ddr_top.srr(946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/946||spi_rf.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/52
Implementation;Synthesis||CL159||@N: Input rx_fifo_full is unused.||m2s_creative_ddr_top.srr(947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/947||spi_rf.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input rx_fifo_full_next is unused.||m2s_creative_ddr_top.srr(948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/948||spi_rf.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input rx_fifo_empty_next is unused.||m2s_creative_ddr_top.srr(949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/949||spi_rf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/58
Implementation;Synthesis||CL159||@N: Input tx_fifo_full_next is unused.||m2s_creative_ddr_top.srr(950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/950||spi_rf.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input tx_fifo_empty is unused.||m2s_creative_ddr_top.srr(951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/951||spi_rf.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/62
Implementation;Synthesis||CL159||@N: Input tx_fifo_empty_next is unused.||m2s_creative_ddr_top.srr(952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/952||spi_rf.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/63
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||m2s_creative_ddr_top.srr(957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/957||CoreUARTapb.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/126
Implementation;Synthesis||CL177||@W:Sharing sequential element CUARTIO0 and merging CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.||m2s_creative_ddr_top.srr(963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/963||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTll0.||m2s_creative_ddr_top.srr(964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/964||Rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTlI0l.||m2s_creative_ddr_top.srr(973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/973||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL159||@N: Input CUARTI1I is unused.||m2s_creative_ddr_top.srr(982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/982||Tx_async.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input CUARTlO1 is unused.||m2s_creative_ddr_top.srr(983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/983||Tx_async.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input CUARTOI1 is unused.||m2s_creative_ddr_top.srr(984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/984||Tx_async.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/87
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||m2s_creative_ddr_top.srr(987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/987||Clock_gen.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v'/linenumber/75
Implementation;Synthesis||CL135||@N: Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.||m2s_creative_ddr_top.srr(996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/996||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL135||@N: Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.||m2s_creative_ddr_top.srr(997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/997||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL246||@W:Input port bits 31 to 10 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||m2s_creative_ddr_top.srr(998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/998||coregpio.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/182
Implementation;Synthesis||CL246||@W:Input port bits 7 to 0 of GPIO_IN[9:0] are unused. Assign logic for all port bits or change the input port size.||m2s_creative_ddr_top.srr(999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/999||coregpio.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v'/linenumber/186
Implementation;Synthesis||CL246||@W:Input port bits 27 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||m2s_creative_ddr_top.srr(1004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1004||coreapb3.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/75
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||m2s_creative_ddr_top.srr(1005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1005||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||m2s_creative_ddr_top.srr(1006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1006||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||m2s_creative_ddr_top.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1007||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS0 is unused.||m2s_creative_ddr_top.srr(1008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1008||coreapb3.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/104
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||m2s_creative_ddr_top.srr(1009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1009||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||m2s_creative_ddr_top.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1010||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||m2s_creative_ddr_top.srr(1011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1011||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||m2s_creative_ddr_top.srr(1012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1012||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||m2s_creative_ddr_top.srr(1013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1013||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||m2s_creative_ddr_top.srr(1014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1014||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||m2s_creative_ddr_top.srr(1015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1015||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||m2s_creative_ddr_top.srr(1016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1016||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||m2s_creative_ddr_top.srr(1017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1017||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||m2s_creative_ddr_top.srr(1018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1018||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS0 is unused.||m2s_creative_ddr_top.srr(1019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1019||coreapb3.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||m2s_creative_ddr_top.srr(1020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1020||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||m2s_creative_ddr_top.srr(1021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1021||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||m2s_creative_ddr_top.srr(1022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1022||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||m2s_creative_ddr_top.srr(1023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1023||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||m2s_creative_ddr_top.srr(1024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1024||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||m2s_creative_ddr_top.srr(1025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1025||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||m2s_creative_ddr_top.srr(1026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1026||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||m2s_creative_ddr_top.srr(1027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1027||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||m2s_creative_ddr_top.srr(1028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1028||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||m2s_creative_ddr_top.srr(1029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1029||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS0 is unused.||m2s_creative_ddr_top.srr(1030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1030||coreapb3.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/138
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||m2s_creative_ddr_top.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1031||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||m2s_creative_ddr_top.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1032||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||m2s_creative_ddr_top.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1033||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||m2s_creative_ddr_top.srr(1034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1034||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||m2s_creative_ddr_top.srr(1035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1035||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||m2s_creative_ddr_top.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1036||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||m2s_creative_ddr_top.srr(1037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1037||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||m2s_creative_ddr_top.srr(1038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1038||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||m2s_creative_ddr_top.srr(1039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1039||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||m2s_creative_ddr_top.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1040||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s_creative_ddr_top.srr(1071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1071||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s_creative_ddr_top.srr(1072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1072||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s_creative_ddr_top.srr(1073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1073||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s_creative_ddr_top.srr(1074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1074||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||m2s_creative_ddr_top.srr(1075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1075||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||m2s_creative_ddr_top.srr(1082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1082||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||m2s_creative_ddr_top.srr(1089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1089||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||m2s_creative_ddr_top.srr(1096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1096||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||m2s_creative_ddr_top.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1103||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||m2s_creative_ddr_top.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1113||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||m2s_creative_ddr_top.srr(1114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1114||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||m2s_creative_ddr_top.srr(1115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1115||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||m2s_creative_ddr_top.srr(1116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1116||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||m2s_creative_ddr_top.srr(1117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1117||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||m2s_creative_ddr_top.srr(1118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1118||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||m2s_creative_ddr_top.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1119||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||m2s_creative_ddr_top.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1120||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||m2s_creative_ddr_top.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1121||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||m2s_creative_ddr_top.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1122||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||m2s_creative_ddr_top.srr(1123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1123||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||m2s_creative_ddr_top.srr(1124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1124||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||m2s_creative_ddr_top.srr(1125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1125||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||m2s_creative_ddr_top.srr(1126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1126||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||m2s_creative_ddr_top.srr(1127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1127||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||m2s_creative_ddr_top.srr(1128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1128||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||m2s_creative_ddr_top.srr(1129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1129||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||m2s_creative_ddr_top.srr(1130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1130||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||m2s_creative_ddr_top.srr(1133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1133||coreconfigp.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/447
Implementation;Synthesis||BN132||@W:Removing sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(1280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1280||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||m2s_creative_ddr_top.srr(1287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1287||ddr_mss_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||m2s_creative_ddr_top.srr(1288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1288||ddr_mss_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||m2s_creative_ddr_top.srr(1289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1289||ddr_mss_sb_fabosc_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||m2s_creative_ddr_top.srr(1290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1290||ddr_mss_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||m2s_creative_ddr_top.srr(1291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1291||ddr_mss_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s_creative_ddr_top.srr(1292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1292||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s_creative_ddr_top.srr(1293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1293||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s_creative_ddr_top.srr(1294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1294||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s_creative_ddr_top.srr(1295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1295||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s_creative_ddr_top.srr(1296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1296||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s_creative_ddr_top.srr(1297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1297||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s_creative_ddr_top.srr(1298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1298||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s_creative_ddr_top.srr(1299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1299||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s_creative_ddr_top.srr(1300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1300||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s_creative_ddr_top.srr(1301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1301||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s_creative_ddr_top.srr(1302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1302||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s_creative_ddr_top.srr(1303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1303||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s_creative_ddr_top.srr(1304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1304||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s_creative_ddr_top.srr(1305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1305||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s_creative_ddr_top.srr(1306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1306||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_PENABLE (in view: work.CoreConfigP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1313||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PENABLE (in view: work.CoreConfigP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1314||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PENABLE (in view: work.CoreConfigP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1315||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PENABLE (in view: work.CoreConfigP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1316||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PENABLE (in view: work.CoreConfigP_Z1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1317||coreconfigp.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/461
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1318||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1319||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1320||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1321||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1322||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1323||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1324||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1325||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1326||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1327||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTI0I (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1328||rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTI1l (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1329||rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1330||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1331||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1332||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1333||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1334||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1335||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1336||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1337||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1338||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1339||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1340||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1341||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1342||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1343||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1344||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1345||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1346||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1347||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1348||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1349||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1350||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance mtx_spi_data_oen (in view: CORESPI_LIB.spi_chanctrl_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1351||spi_chanctrl.v(630);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/630
Implementation;Synthesis||BN362||@N: Removing sequential instance mtx_spi_data_oen (in view: CORESPI_LIB.spi_chanctrl_Z8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1352||spi_chanctrl.v(630);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/630
Implementation;Synthesis||BN362||@N: Removing sequential instance mtx_oen (in view: CORESPI_LIB.spi_chanctrl_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1353||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||BN362||@N: Removing sequential instance mtx_oen (in view: CORESPI_LIB.spi_chanctrl_Z8(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||m2s_creative_ddr_top.srr(1354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1354||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=31 on top level netlist m2s_creative_ddr_top ||m2s_creative_ddr_top.srr(1355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1355||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0 due to black box m2s_creative_demo_0.ddr_mss_sb_0.CCC_0.CCC_INST ||m2s_creative_ddr_top.srr(1359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1359||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\m2s_creative_ddr_top\synthesis.fdc'/linenumber/10
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||m2s_creative_ddr_top.srr(1392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1392||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||m2s_creative_ddr_top.srr(1426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1426||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\Git\arch\cortex-m3\fpga-design\m3_m2s025_fabricip_ddr_flash_sdcard\synthesis\m2s_creative_ddr_top_cck.rpt" .||m2s_creative_ddr_top.srr(1446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1446||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||m2s_creative_ddr_top.srr(1499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1499||ddr_mss_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||m2s_creative_ddr_top.srr(1500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1500||ddr_mss_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||m2s_creative_ddr_top.srr(1501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1501||ddr_mss_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||m2s_creative_ddr_top.srr(1502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1502||ddr_mss_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.ddr_mss_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||m2s_creative_ddr_top.srr(1503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1503||ddr_mss_sb_fabosc_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\ddr_mss_sb\FABOSC_0\ddr_mss_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[31] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(1512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1512||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[30] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(1513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1513||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[29] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(1514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1514||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[28] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(1515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1515||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[27] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(1516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1516||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[26] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(1517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1517||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[25] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(1518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1518||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[24] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(1519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1519||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[23] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(1520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1520||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[22] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(1521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1521||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[21] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(1522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1522||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[20] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(1523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1523||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.FIC_2_APB_M_PRDATA[19] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(1524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1524||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO160||@W:Register bit CORECONFIGP_0.paddr[16] (in view view:work.ddr_mss_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(1525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1525||coreconfigp.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/255
Implementation;Synthesis||BN362||@N: Removing sequential instance CORECONFIGP_0.paddr[14] (in view: work.ddr_mss_sb(verilog)) because it does not drive other instances.||m2s_creative_ddr_top.srr(1526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1526||coreconfigp.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[18] because it is equivalent to instance m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(1527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1527||coreconfigp.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreConfigP\7.1.100\rtl\vlog\core\coreconfigp.v'/linenumber/546
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreResetP_Z2(verilog) instance count_ddr[13:0] ||m2s_creative_ddr_top.srr(1537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1537||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s(verilog) instance genblk1\.CUARTO0[12:0] ||m2s_creative_ddr_top.srr(1538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1538||clock_gen.v(1011);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v'/linenumber/1011
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||m2s_creative_ddr_top.srr(1553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1553||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||BN132||@W:Removing instance User_Interfaces_0.CoreUARTapb_C0_0.CoreUARTapb_C0_0.CUARTlOlI.CUARTO01.CUARTIOll[2] because it is equivalent to instance User_Interfaces_0.CoreUARTapb_C0_0.CoreUARTapb_C0_0.CUARTlOlI.CUARTO01.CUARTIOll[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(1554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1554||rx_async.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/754
Implementation;Synthesis||FX107||@W:RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s_creative_ddr_top.srr(1555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1555||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||FX107||@W:RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s_creative_ddr_top.srr(1556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1556||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||MO231||@N: Found counter in view:CORESPI_LIB.spi_chanctrl_Z6(verilog) instance stxs_bitcnt[4:0] ||m2s_creative_ddr_top.srr(1565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1565||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:CORESPI_LIB.spi_chanctrl_Z6(verilog) instance spi_clk_count[7:0] ||m2s_creative_ddr_top.srr(1566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1566||spi_chanctrl.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:CORESPI_LIB.spi_chanctrl_Z8(verilog) instance stxs_bitcnt[4:0] ||m2s_creative_ddr_top.srr(1575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1575||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:CORESPI_LIB.spi_chanctrl_Z8(verilog) instance spi_clk_count[7:0] ||m2s_creative_ddr_top.srr(1576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1576||spi_chanctrl.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance Count[31:0] ||m2s_creative_ddr_top.srr(1577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1577||coretimer.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/262
Implementation;Synthesis||MO231||@N: Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s(verilog) instance PreScale[9:0] ||m2s_creative_ddr_top.srr(1578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1578||coretimer.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/211
Implementation;Synthesis||BN132||@W:Removing instance User_Interfaces_0.spi_flash_0.CORESPI_C0_0.CORESPI_C0_0.USPI.UCC.ssel_rx_q1 because it is equivalent to instance User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UCC.ssel_rx_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(1582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1582||spi_chanctrl.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1098
Implementation;Synthesis||BN132||@W:Removing instance User_Interfaces_0.spi_flash_0.CORESPI_C0_0.CORESPI_C0_0.USPI.UCC.ssel_rx_q2 because it is equivalent to instance User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UCC.ssel_rx_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s_creative_ddr_top.srr(1583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1583||spi_chanctrl.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1098
Implementation;Synthesis||BN362||@N: Removing sequential instance m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.DDR_READY_int (in view: work.m2s_creative_ddr_top(verilog)) because it does not drive other instances.||m2s_creative_ddr_top.srr(1584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1584||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance User_Interfaces_0.spi_flash_0.CORESPI_C0_0.CORESPI_C0_0.USPI.UCC.spi_clk_next (in view: work.m2s_creative_ddr_top(verilog)) because it does not drive other instances.||m2s_creative_ddr_top.srr(1605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1605||spi_chanctrl.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UCC.spi_clk_next (in view: work.m2s_creative_ddr_top(verilog)) because it does not drive other instances.||m2s_creative_ddr_top.srr(1606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1606||spi_chanctrl.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/286
Implementation;Synthesis||FP130||@N: Promoting Net INIT_DONE_int_arst on CLKINT  I_157 ||m2s_creative_ddr_top.srr(1616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1616||null;null
Implementation;Synthesis||FP130||@N: Promoting Net m2s_creative_demo_0.ddr_mss_sb_0.FIC_2_APB_M_PRESET_N_arst on CLKINT  I_158 ||m2s_creative_ddr_top.srr(1617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1617||null;null
Implementation;Synthesis||FP130||@N: Promoting Net m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_159 ||m2s_creative_ddr_top.srr(1618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1618||null;null
Implementation;Synthesis||FP130||@N: Promoting Net User_Interfaces_0.spi_flash_0.CORESPI_C0_0.CORESPI_C0_0.USPI.UCC.un5_resetn_tx_i on CLKINT  I_160 ||m2s_creative_ddr_top.srr(1619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1619||null;null
Implementation;Synthesis||FP130||@N: Promoting Net User_Interfaces_0.SD_IF_0.CORESPI_C1_0.CORESPI_C1_0.USPI.UCC.un1_resetn_tx_i on CLKINT  I_161 ||m2s_creative_ddr_top.srr(1620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1620||null;null
Implementation;Synthesis||FP130||@N: Promoting Net m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_162 ||m2s_creative_ddr_top.srr(1621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1621||null;null
Implementation;Synthesis||FP130||@N: Promoting Net m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_163 ||m2s_creative_ddr_top.srr(1622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1622||null;null
Implementation;Synthesis||FP130||@N: Promoting Net m2s_creative_demo_0.ddr_mss_sb_0.CORERESETP_0.sm0_areset_n_arst on CLKINT  I_164 ||m2s_creative_ddr_top.srr(1623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1623||null;null
Implementation;Synthesis||MT615||@N: Found clock CLK0_PAD with period 20.00ns ||m2s_creative_ddr_top.srr(1662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1662||null;null
Implementation;Synthesis||MT615||@N: Found clock m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB with period 80.00ns ||m2s_creative_ddr_top.srr(1663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1663||null;null
Implementation;Synthesis||MT615||@N: Found clock m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||m2s_creative_ddr_top.srr(1664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1664||null;null
Implementation;Synthesis||MT615||@N: Found clock m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0 with period 20.00ns ||m2s_creative_ddr_top.srr(1665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/1665||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { m2s_creative_demo_0.ddr_mss_sb_0.ddr_mss_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||m2s_creative_ddr_top.srr(2014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/2014||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'<project>\designer\m2s_creative_ddr_top\synthesis.fdc'/linenumber/16
Implementation;Synthesis||MT443||@W:Timing constraint (through [get_nets { m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSEL m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }] to [get_cells { m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY* m2s_creative_demo_0.ddr_mss_sb_0.CORECONFIGP_0.state[0] }]) (max delay 0.000000) was not applied to the design because none of the paths specified by the constraint exist in the design ||m2s_creative_ddr_top.srr(2015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\m2s_creative_ddr_top.srr'/linenumber/2015||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>\designer\m2s_creative_ddr_top\synthesis.fdc'/linenumber/18
Implementation;Place and Route;RootName:m2s_creative_ddr_top
Implementation;Place and Route||(null)||Please refer to the log file for details about 8 Info(s)||m2s_creative_ddr_top_layout_log.log;liberoaction://open_report/file/m2s_creative_ddr_top_layout_log.log||(null);(null)
