// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        phi_mul,
        len,
        dec,
        dec_1,
        dec_2,
        dec_3,
        dec_4,
        dec_5,
        dec_6,
        dec_7,
        dec_8,
        dec_9,
        dec_10,
        dec_11,
        dec_12,
        dec_13,
        dec_14,
        dec_15,
        dec_16,
        dec_17,
        dec_18,
        dec_19,
        dec_20,
        dec_21,
        dec_22,
        dec_23,
        dec_24,
        dec_25,
        dec_26,
        dec_27,
        dec_28,
        dec_29,
        dec_30,
        dec_31,
        dec_32,
        dec_33,
        dec_34,
        dec_35,
        dec_36,
        dec_37,
        dec_38,
        dec_39,
        dec_40,
        dec_41,
        dec_42,
        dec_43,
        dec_44,
        dec_45,
        dec_46,
        dec_47,
        dec_48,
        dec_49,
        dec_50,
        dec_51,
        dec_52,
        dec_53,
        dec_54,
        dec_55,
        dec_56,
        dec_57,
        dec_58,
        dec_59,
        dec_60,
        dec_61,
        dec_62,
        dec_63,
        dec_64,
        dec_65,
        dec_66,
        dec_67,
        dec_68,
        dec_69,
        dec_70,
        dec_71,
        dec_72,
        dec_73,
        dec_74,
        dec_75,
        dec_76,
        dec_77,
        dec_78,
        dec_79,
        dec_80,
        dec_81,
        dec_82,
        dec_83,
        dec_84,
        dec_85,
        dec_86,
        dec_87,
        dec_88,
        dec_89,
        dec_90,
        dec_91,
        dec_92,
        dec_93,
        dec_94,
        dec_95,
        dec_96,
        dec_97,
        dec_98,
        dec_99,
        dec_100,
        dec_101,
        dec_102,
        dec_103,
        dec_104,
        dec_105,
        dec_106,
        dec_107,
        dec_108,
        dec_109,
        dec_110,
        dec_111,
        dec_112,
        dec_113,
        dec_114,
        dec_115,
        dec_116,
        dec_117,
        dec_118,
        dec_119,
        dec_120,
        dec_121,
        dec_122,
        dec_123,
        dec_124,
        dec_125,
        dec_126,
        dec_127,
        dec_128,
        dec_129,
        dec_130,
        dec_131,
        dec_132,
        dec_133,
        dec_134,
        dec_135,
        dec_136,
        dec_137,
        dec_138,
        dec_139,
        dec_140,
        dec_141,
        dec_142,
        dec_143,
        dec_144,
        dec_145,
        dec_146,
        dec_147,
        dec_148,
        dec_149,
        dec_150,
        dec_151,
        dec_152,
        dec_153,
        dec_154,
        dec_155,
        dec_156,
        dec_157,
        dec_158,
        dec_159,
        dec_160,
        dec_161,
        dec_162,
        dec_163,
        dec_164,
        dec_165,
        dec_166,
        dec_167,
        dec_168,
        dec_169,
        dec_170,
        dec_171,
        dec_172,
        dec_173,
        dec_174,
        dec_175,
        dec_176,
        dec_177,
        dec_178,
        dec_179,
        dec_180,
        dec_181,
        dec_182,
        dec_183,
        dec_184,
        dec_185,
        dec_186,
        dec_187,
        dec_188,
        dec_189,
        dec_190,
        dec_191,
        dec_192,
        dec_193,
        dec_194,
        dec_195,
        dec_196,
        dec_197,
        dec_198,
        dec_199,
        dec_200,
        dec_201,
        dec_202,
        dec_203,
        dec_204,
        dec_205,
        dec_206,
        dec_207,
        dec_208,
        dec_209,
        dec_210,
        dec_211,
        dec_212,
        dec_213,
        dec_214,
        dec_215,
        dec_216,
        dec_217,
        dec_218,
        dec_219,
        dec_220,
        dec_221,
        dec_222,
        dec_223,
        dec_224,
        dec_225,
        dec_226,
        dec_227,
        dec_228,
        dec_229,
        dec_230,
        dec_231,
        dec_232,
        dec_233,
        dec_234,
        dec_235,
        dec_236,
        dec_237,
        dec_238,
        dec_239,
        dec_240,
        dec_241,
        dec_242,
        dec_243,
        dec_244,
        dec_245,
        dec_246,
        dec_247,
        dec_248,
        dec_249,
        dec_250,
        dec_251,
        dec_252,
        dec_253,
        dec_254,
        dec_255,
        match_mask_out,
        match_mask_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [17:0] phi_mul;
input  [7:0] len;
input  [0:0] dec;
input  [0:0] dec_1;
input  [0:0] dec_2;
input  [0:0] dec_3;
input  [0:0] dec_4;
input  [0:0] dec_5;
input  [0:0] dec_6;
input  [0:0] dec_7;
input  [0:0] dec_8;
input  [0:0] dec_9;
input  [0:0] dec_10;
input  [0:0] dec_11;
input  [0:0] dec_12;
input  [0:0] dec_13;
input  [0:0] dec_14;
input  [0:0] dec_15;
input  [0:0] dec_16;
input  [0:0] dec_17;
input  [0:0] dec_18;
input  [0:0] dec_19;
input  [0:0] dec_20;
input  [0:0] dec_21;
input  [0:0] dec_22;
input  [0:0] dec_23;
input  [0:0] dec_24;
input  [0:0] dec_25;
input  [0:0] dec_26;
input  [0:0] dec_27;
input  [0:0] dec_28;
input  [0:0] dec_29;
input  [0:0] dec_30;
input  [0:0] dec_31;
input  [0:0] dec_32;
input  [0:0] dec_33;
input  [0:0] dec_34;
input  [0:0] dec_35;
input  [0:0] dec_36;
input  [0:0] dec_37;
input  [0:0] dec_38;
input  [0:0] dec_39;
input  [0:0] dec_40;
input  [0:0] dec_41;
input  [0:0] dec_42;
input  [0:0] dec_43;
input  [0:0] dec_44;
input  [0:0] dec_45;
input  [0:0] dec_46;
input  [0:0] dec_47;
input  [0:0] dec_48;
input  [0:0] dec_49;
input  [0:0] dec_50;
input  [0:0] dec_51;
input  [0:0] dec_52;
input  [0:0] dec_53;
input  [0:0] dec_54;
input  [0:0] dec_55;
input  [0:0] dec_56;
input  [0:0] dec_57;
input  [0:0] dec_58;
input  [0:0] dec_59;
input  [0:0] dec_60;
input  [0:0] dec_61;
input  [0:0] dec_62;
input  [0:0] dec_63;
input  [0:0] dec_64;
input  [0:0] dec_65;
input  [0:0] dec_66;
input  [0:0] dec_67;
input  [0:0] dec_68;
input  [0:0] dec_69;
input  [0:0] dec_70;
input  [0:0] dec_71;
input  [0:0] dec_72;
input  [0:0] dec_73;
input  [0:0] dec_74;
input  [0:0] dec_75;
input  [0:0] dec_76;
input  [0:0] dec_77;
input  [0:0] dec_78;
input  [0:0] dec_79;
input  [0:0] dec_80;
input  [0:0] dec_81;
input  [0:0] dec_82;
input  [0:0] dec_83;
input  [0:0] dec_84;
input  [0:0] dec_85;
input  [0:0] dec_86;
input  [0:0] dec_87;
input  [0:0] dec_88;
input  [0:0] dec_89;
input  [0:0] dec_90;
input  [0:0] dec_91;
input  [0:0] dec_92;
input  [0:0] dec_93;
input  [0:0] dec_94;
input  [0:0] dec_95;
input  [0:0] dec_96;
input  [0:0] dec_97;
input  [0:0] dec_98;
input  [0:0] dec_99;
input  [0:0] dec_100;
input  [0:0] dec_101;
input  [0:0] dec_102;
input  [0:0] dec_103;
input  [0:0] dec_104;
input  [0:0] dec_105;
input  [0:0] dec_106;
input  [0:0] dec_107;
input  [0:0] dec_108;
input  [0:0] dec_109;
input  [0:0] dec_110;
input  [0:0] dec_111;
input  [0:0] dec_112;
input  [0:0] dec_113;
input  [0:0] dec_114;
input  [0:0] dec_115;
input  [0:0] dec_116;
input  [0:0] dec_117;
input  [0:0] dec_118;
input  [0:0] dec_119;
input  [0:0] dec_120;
input  [0:0] dec_121;
input  [0:0] dec_122;
input  [0:0] dec_123;
input  [0:0] dec_124;
input  [0:0] dec_125;
input  [0:0] dec_126;
input  [0:0] dec_127;
input  [0:0] dec_128;
input  [0:0] dec_129;
input  [0:0] dec_130;
input  [0:0] dec_131;
input  [0:0] dec_132;
input  [0:0] dec_133;
input  [0:0] dec_134;
input  [0:0] dec_135;
input  [0:0] dec_136;
input  [0:0] dec_137;
input  [0:0] dec_138;
input  [0:0] dec_139;
input  [0:0] dec_140;
input  [0:0] dec_141;
input  [0:0] dec_142;
input  [0:0] dec_143;
input  [0:0] dec_144;
input  [0:0] dec_145;
input  [0:0] dec_146;
input  [0:0] dec_147;
input  [0:0] dec_148;
input  [0:0] dec_149;
input  [0:0] dec_150;
input  [0:0] dec_151;
input  [0:0] dec_152;
input  [0:0] dec_153;
input  [0:0] dec_154;
input  [0:0] dec_155;
input  [0:0] dec_156;
input  [0:0] dec_157;
input  [0:0] dec_158;
input  [0:0] dec_159;
input  [0:0] dec_160;
input  [0:0] dec_161;
input  [0:0] dec_162;
input  [0:0] dec_163;
input  [0:0] dec_164;
input  [0:0] dec_165;
input  [0:0] dec_166;
input  [0:0] dec_167;
input  [0:0] dec_168;
input  [0:0] dec_169;
input  [0:0] dec_170;
input  [0:0] dec_171;
input  [0:0] dec_172;
input  [0:0] dec_173;
input  [0:0] dec_174;
input  [0:0] dec_175;
input  [0:0] dec_176;
input  [0:0] dec_177;
input  [0:0] dec_178;
input  [0:0] dec_179;
input  [0:0] dec_180;
input  [0:0] dec_181;
input  [0:0] dec_182;
input  [0:0] dec_183;
input  [0:0] dec_184;
input  [0:0] dec_185;
input  [0:0] dec_186;
input  [0:0] dec_187;
input  [0:0] dec_188;
input  [0:0] dec_189;
input  [0:0] dec_190;
input  [0:0] dec_191;
input  [0:0] dec_192;
input  [0:0] dec_193;
input  [0:0] dec_194;
input  [0:0] dec_195;
input  [0:0] dec_196;
input  [0:0] dec_197;
input  [0:0] dec_198;
input  [0:0] dec_199;
input  [0:0] dec_200;
input  [0:0] dec_201;
input  [0:0] dec_202;
input  [0:0] dec_203;
input  [0:0] dec_204;
input  [0:0] dec_205;
input  [0:0] dec_206;
input  [0:0] dec_207;
input  [0:0] dec_208;
input  [0:0] dec_209;
input  [0:0] dec_210;
input  [0:0] dec_211;
input  [0:0] dec_212;
input  [0:0] dec_213;
input  [0:0] dec_214;
input  [0:0] dec_215;
input  [0:0] dec_216;
input  [0:0] dec_217;
input  [0:0] dec_218;
input  [0:0] dec_219;
input  [0:0] dec_220;
input  [0:0] dec_221;
input  [0:0] dec_222;
input  [0:0] dec_223;
input  [0:0] dec_224;
input  [0:0] dec_225;
input  [0:0] dec_226;
input  [0:0] dec_227;
input  [0:0] dec_228;
input  [0:0] dec_229;
input  [0:0] dec_230;
input  [0:0] dec_231;
input  [0:0] dec_232;
input  [0:0] dec_233;
input  [0:0] dec_234;
input  [0:0] dec_235;
input  [0:0] dec_236;
input  [0:0] dec_237;
input  [0:0] dec_238;
input  [0:0] dec_239;
input  [0:0] dec_240;
input  [0:0] dec_241;
input  [0:0] dec_242;
input  [0:0] dec_243;
input  [0:0] dec_244;
input  [0:0] dec_245;
input  [0:0] dec_246;
input  [0:0] dec_247;
input  [0:0] dec_248;
input  [0:0] dec_249;
input  [0:0] dec_250;
input  [0:0] dec_251;
input  [0:0] dec_252;
input  [0:0] dec_253;
input  [0:0] dec_254;
input  [0:0] dec_255;
output  [213:0] match_mask_out;
output   match_mask_out_ap_vld;

reg ap_idle;
reg match_mask_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln112_fu_2657_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [17:0] pattern_bytes_LONG_address0;
reg    pattern_bytes_LONG_ce0;
wire   [7:0] pattern_bytes_LONG_q0;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] k_1_reg_4795;
reg   [7:0] k_1_reg_4795_pp0_iter1_reg;
reg   [0:0] icmp_ln112_reg_4800;
wire   [0:0] icmp_ln113_fu_2684_p2;
reg   [0:0] icmp_ln113_reg_4809;
reg   [0:0] icmp_ln113_reg_4809_pp0_iter1_reg;
wire   [0:0] tmp_9_fu_2695_p515;
reg   [0:0] tmp_9_reg_4814;
wire   [63:0] zext_ln114_1_fu_2679_p1;
wire    ap_block_pp0_stage0;
reg   [213:0] match_mask_fu_1068;
reg   [213:0] match_mask_1_fu_3481_p4;
wire    ap_loop_init;
reg   [7:0] k_fu_1072;
wire   [7:0] add_ln112_fu_2663_p2;
reg   [7:0] ap_sig_allocacmp_k_1;
wire    ap_block_pp0_stage0_01001;
wire   [17:0] zext_ln114_fu_2669_p1;
wire   [17:0] add_ln114_fu_2673_p2;
wire   [0:0] tmp_9_fu_2695_p513;
wire   [31:0] zext_ln113_fu_3478_p1;
wire   [0:0] and_ln113_fu_3474_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [7:0] tmp_9_fu_2695_p1;
wire   [7:0] tmp_9_fu_2695_p3;
wire   [7:0] tmp_9_fu_2695_p5;
wire   [7:0] tmp_9_fu_2695_p7;
wire   [7:0] tmp_9_fu_2695_p9;
wire   [7:0] tmp_9_fu_2695_p11;
wire   [7:0] tmp_9_fu_2695_p13;
wire   [7:0] tmp_9_fu_2695_p15;
wire   [7:0] tmp_9_fu_2695_p17;
wire   [7:0] tmp_9_fu_2695_p19;
wire   [7:0] tmp_9_fu_2695_p21;
wire   [7:0] tmp_9_fu_2695_p23;
wire   [7:0] tmp_9_fu_2695_p25;
wire   [7:0] tmp_9_fu_2695_p27;
wire   [7:0] tmp_9_fu_2695_p29;
wire   [7:0] tmp_9_fu_2695_p31;
wire   [7:0] tmp_9_fu_2695_p33;
wire   [7:0] tmp_9_fu_2695_p35;
wire   [7:0] tmp_9_fu_2695_p37;
wire   [7:0] tmp_9_fu_2695_p39;
wire   [7:0] tmp_9_fu_2695_p41;
wire   [7:0] tmp_9_fu_2695_p43;
wire   [7:0] tmp_9_fu_2695_p45;
wire   [7:0] tmp_9_fu_2695_p47;
wire   [7:0] tmp_9_fu_2695_p49;
wire   [7:0] tmp_9_fu_2695_p51;
wire   [7:0] tmp_9_fu_2695_p53;
wire   [7:0] tmp_9_fu_2695_p55;
wire   [7:0] tmp_9_fu_2695_p57;
wire   [7:0] tmp_9_fu_2695_p59;
wire   [7:0] tmp_9_fu_2695_p61;
wire   [7:0] tmp_9_fu_2695_p63;
wire   [7:0] tmp_9_fu_2695_p65;
wire   [7:0] tmp_9_fu_2695_p67;
wire   [7:0] tmp_9_fu_2695_p69;
wire   [7:0] tmp_9_fu_2695_p71;
wire   [7:0] tmp_9_fu_2695_p73;
wire   [7:0] tmp_9_fu_2695_p75;
wire   [7:0] tmp_9_fu_2695_p77;
wire   [7:0] tmp_9_fu_2695_p79;
wire   [7:0] tmp_9_fu_2695_p81;
wire   [7:0] tmp_9_fu_2695_p83;
wire   [7:0] tmp_9_fu_2695_p85;
wire   [7:0] tmp_9_fu_2695_p87;
wire   [7:0] tmp_9_fu_2695_p89;
wire   [7:0] tmp_9_fu_2695_p91;
wire   [7:0] tmp_9_fu_2695_p93;
wire   [7:0] tmp_9_fu_2695_p95;
wire   [7:0] tmp_9_fu_2695_p97;
wire   [7:0] tmp_9_fu_2695_p99;
wire   [7:0] tmp_9_fu_2695_p101;
wire   [7:0] tmp_9_fu_2695_p103;
wire   [7:0] tmp_9_fu_2695_p105;
wire   [7:0] tmp_9_fu_2695_p107;
wire   [7:0] tmp_9_fu_2695_p109;
wire   [7:0] tmp_9_fu_2695_p111;
wire   [7:0] tmp_9_fu_2695_p113;
wire   [7:0] tmp_9_fu_2695_p115;
wire   [7:0] tmp_9_fu_2695_p117;
wire   [7:0] tmp_9_fu_2695_p119;
wire   [7:0] tmp_9_fu_2695_p121;
wire   [7:0] tmp_9_fu_2695_p123;
wire   [7:0] tmp_9_fu_2695_p125;
wire   [7:0] tmp_9_fu_2695_p127;
wire   [7:0] tmp_9_fu_2695_p129;
wire   [7:0] tmp_9_fu_2695_p131;
wire   [7:0] tmp_9_fu_2695_p133;
wire   [7:0] tmp_9_fu_2695_p135;
wire   [7:0] tmp_9_fu_2695_p137;
wire   [7:0] tmp_9_fu_2695_p139;
wire   [7:0] tmp_9_fu_2695_p141;
wire   [7:0] tmp_9_fu_2695_p143;
wire   [7:0] tmp_9_fu_2695_p145;
wire   [7:0] tmp_9_fu_2695_p147;
wire   [7:0] tmp_9_fu_2695_p149;
wire   [7:0] tmp_9_fu_2695_p151;
wire   [7:0] tmp_9_fu_2695_p153;
wire   [7:0] tmp_9_fu_2695_p155;
wire   [7:0] tmp_9_fu_2695_p157;
wire   [7:0] tmp_9_fu_2695_p159;
wire   [7:0] tmp_9_fu_2695_p161;
wire   [7:0] tmp_9_fu_2695_p163;
wire   [7:0] tmp_9_fu_2695_p165;
wire   [7:0] tmp_9_fu_2695_p167;
wire   [7:0] tmp_9_fu_2695_p169;
wire   [7:0] tmp_9_fu_2695_p171;
wire   [7:0] tmp_9_fu_2695_p173;
wire   [7:0] tmp_9_fu_2695_p175;
wire   [7:0] tmp_9_fu_2695_p177;
wire   [7:0] tmp_9_fu_2695_p179;
wire   [7:0] tmp_9_fu_2695_p181;
wire   [7:0] tmp_9_fu_2695_p183;
wire   [7:0] tmp_9_fu_2695_p185;
wire   [7:0] tmp_9_fu_2695_p187;
wire   [7:0] tmp_9_fu_2695_p189;
wire   [7:0] tmp_9_fu_2695_p191;
wire   [7:0] tmp_9_fu_2695_p193;
wire   [7:0] tmp_9_fu_2695_p195;
wire   [7:0] tmp_9_fu_2695_p197;
wire   [7:0] tmp_9_fu_2695_p199;
wire   [7:0] tmp_9_fu_2695_p201;
wire   [7:0] tmp_9_fu_2695_p203;
wire   [7:0] tmp_9_fu_2695_p205;
wire   [7:0] tmp_9_fu_2695_p207;
wire   [7:0] tmp_9_fu_2695_p209;
wire   [7:0] tmp_9_fu_2695_p211;
wire   [7:0] tmp_9_fu_2695_p213;
wire   [7:0] tmp_9_fu_2695_p215;
wire   [7:0] tmp_9_fu_2695_p217;
wire   [7:0] tmp_9_fu_2695_p219;
wire   [7:0] tmp_9_fu_2695_p221;
wire   [7:0] tmp_9_fu_2695_p223;
wire   [7:0] tmp_9_fu_2695_p225;
wire   [7:0] tmp_9_fu_2695_p227;
wire   [7:0] tmp_9_fu_2695_p229;
wire   [7:0] tmp_9_fu_2695_p231;
wire   [7:0] tmp_9_fu_2695_p233;
wire   [7:0] tmp_9_fu_2695_p235;
wire   [7:0] tmp_9_fu_2695_p237;
wire   [7:0] tmp_9_fu_2695_p239;
wire   [7:0] tmp_9_fu_2695_p241;
wire   [7:0] tmp_9_fu_2695_p243;
wire   [7:0] tmp_9_fu_2695_p245;
wire   [7:0] tmp_9_fu_2695_p247;
wire   [7:0] tmp_9_fu_2695_p249;
wire   [7:0] tmp_9_fu_2695_p251;
wire   [7:0] tmp_9_fu_2695_p253;
wire   [7:0] tmp_9_fu_2695_p255;
wire  signed [7:0] tmp_9_fu_2695_p257;
wire  signed [7:0] tmp_9_fu_2695_p259;
wire  signed [7:0] tmp_9_fu_2695_p261;
wire  signed [7:0] tmp_9_fu_2695_p263;
wire  signed [7:0] tmp_9_fu_2695_p265;
wire  signed [7:0] tmp_9_fu_2695_p267;
wire  signed [7:0] tmp_9_fu_2695_p269;
wire  signed [7:0] tmp_9_fu_2695_p271;
wire  signed [7:0] tmp_9_fu_2695_p273;
wire  signed [7:0] tmp_9_fu_2695_p275;
wire  signed [7:0] tmp_9_fu_2695_p277;
wire  signed [7:0] tmp_9_fu_2695_p279;
wire  signed [7:0] tmp_9_fu_2695_p281;
wire  signed [7:0] tmp_9_fu_2695_p283;
wire  signed [7:0] tmp_9_fu_2695_p285;
wire  signed [7:0] tmp_9_fu_2695_p287;
wire  signed [7:0] tmp_9_fu_2695_p289;
wire  signed [7:0] tmp_9_fu_2695_p291;
wire  signed [7:0] tmp_9_fu_2695_p293;
wire  signed [7:0] tmp_9_fu_2695_p295;
wire  signed [7:0] tmp_9_fu_2695_p297;
wire  signed [7:0] tmp_9_fu_2695_p299;
wire  signed [7:0] tmp_9_fu_2695_p301;
wire  signed [7:0] tmp_9_fu_2695_p303;
wire  signed [7:0] tmp_9_fu_2695_p305;
wire  signed [7:0] tmp_9_fu_2695_p307;
wire  signed [7:0] tmp_9_fu_2695_p309;
wire  signed [7:0] tmp_9_fu_2695_p311;
wire  signed [7:0] tmp_9_fu_2695_p313;
wire  signed [7:0] tmp_9_fu_2695_p315;
wire  signed [7:0] tmp_9_fu_2695_p317;
wire  signed [7:0] tmp_9_fu_2695_p319;
wire  signed [7:0] tmp_9_fu_2695_p321;
wire  signed [7:0] tmp_9_fu_2695_p323;
wire  signed [7:0] tmp_9_fu_2695_p325;
wire  signed [7:0] tmp_9_fu_2695_p327;
wire  signed [7:0] tmp_9_fu_2695_p329;
wire  signed [7:0] tmp_9_fu_2695_p331;
wire  signed [7:0] tmp_9_fu_2695_p333;
wire  signed [7:0] tmp_9_fu_2695_p335;
wire  signed [7:0] tmp_9_fu_2695_p337;
wire  signed [7:0] tmp_9_fu_2695_p339;
wire  signed [7:0] tmp_9_fu_2695_p341;
wire  signed [7:0] tmp_9_fu_2695_p343;
wire  signed [7:0] tmp_9_fu_2695_p345;
wire  signed [7:0] tmp_9_fu_2695_p347;
wire  signed [7:0] tmp_9_fu_2695_p349;
wire  signed [7:0] tmp_9_fu_2695_p351;
wire  signed [7:0] tmp_9_fu_2695_p353;
wire  signed [7:0] tmp_9_fu_2695_p355;
wire  signed [7:0] tmp_9_fu_2695_p357;
wire  signed [7:0] tmp_9_fu_2695_p359;
wire  signed [7:0] tmp_9_fu_2695_p361;
wire  signed [7:0] tmp_9_fu_2695_p363;
wire  signed [7:0] tmp_9_fu_2695_p365;
wire  signed [7:0] tmp_9_fu_2695_p367;
wire  signed [7:0] tmp_9_fu_2695_p369;
wire  signed [7:0] tmp_9_fu_2695_p371;
wire  signed [7:0] tmp_9_fu_2695_p373;
wire  signed [7:0] tmp_9_fu_2695_p375;
wire  signed [7:0] tmp_9_fu_2695_p377;
wire  signed [7:0] tmp_9_fu_2695_p379;
wire  signed [7:0] tmp_9_fu_2695_p381;
wire  signed [7:0] tmp_9_fu_2695_p383;
wire  signed [7:0] tmp_9_fu_2695_p385;
wire  signed [7:0] tmp_9_fu_2695_p387;
wire  signed [7:0] tmp_9_fu_2695_p389;
wire  signed [7:0] tmp_9_fu_2695_p391;
wire  signed [7:0] tmp_9_fu_2695_p393;
wire  signed [7:0] tmp_9_fu_2695_p395;
wire  signed [7:0] tmp_9_fu_2695_p397;
wire  signed [7:0] tmp_9_fu_2695_p399;
wire  signed [7:0] tmp_9_fu_2695_p401;
wire  signed [7:0] tmp_9_fu_2695_p403;
wire  signed [7:0] tmp_9_fu_2695_p405;
wire  signed [7:0] tmp_9_fu_2695_p407;
wire  signed [7:0] tmp_9_fu_2695_p409;
wire  signed [7:0] tmp_9_fu_2695_p411;
wire  signed [7:0] tmp_9_fu_2695_p413;
wire  signed [7:0] tmp_9_fu_2695_p415;
wire  signed [7:0] tmp_9_fu_2695_p417;
wire  signed [7:0] tmp_9_fu_2695_p419;
wire  signed [7:0] tmp_9_fu_2695_p421;
wire  signed [7:0] tmp_9_fu_2695_p423;
wire  signed [7:0] tmp_9_fu_2695_p425;
wire  signed [7:0] tmp_9_fu_2695_p427;
wire  signed [7:0] tmp_9_fu_2695_p429;
wire  signed [7:0] tmp_9_fu_2695_p431;
wire  signed [7:0] tmp_9_fu_2695_p433;
wire  signed [7:0] tmp_9_fu_2695_p435;
wire  signed [7:0] tmp_9_fu_2695_p437;
wire  signed [7:0] tmp_9_fu_2695_p439;
wire  signed [7:0] tmp_9_fu_2695_p441;
wire  signed [7:0] tmp_9_fu_2695_p443;
wire  signed [7:0] tmp_9_fu_2695_p445;
wire  signed [7:0] tmp_9_fu_2695_p447;
wire  signed [7:0] tmp_9_fu_2695_p449;
wire  signed [7:0] tmp_9_fu_2695_p451;
wire  signed [7:0] tmp_9_fu_2695_p453;
wire  signed [7:0] tmp_9_fu_2695_p455;
wire  signed [7:0] tmp_9_fu_2695_p457;
wire  signed [7:0] tmp_9_fu_2695_p459;
wire  signed [7:0] tmp_9_fu_2695_p461;
wire  signed [7:0] tmp_9_fu_2695_p463;
wire  signed [7:0] tmp_9_fu_2695_p465;
wire  signed [7:0] tmp_9_fu_2695_p467;
wire  signed [7:0] tmp_9_fu_2695_p469;
wire  signed [7:0] tmp_9_fu_2695_p471;
wire  signed [7:0] tmp_9_fu_2695_p473;
wire  signed [7:0] tmp_9_fu_2695_p475;
wire  signed [7:0] tmp_9_fu_2695_p477;
wire  signed [7:0] tmp_9_fu_2695_p479;
wire  signed [7:0] tmp_9_fu_2695_p481;
wire  signed [7:0] tmp_9_fu_2695_p483;
wire  signed [7:0] tmp_9_fu_2695_p485;
wire  signed [7:0] tmp_9_fu_2695_p487;
wire  signed [7:0] tmp_9_fu_2695_p489;
wire  signed [7:0] tmp_9_fu_2695_p491;
wire  signed [7:0] tmp_9_fu_2695_p493;
wire  signed [7:0] tmp_9_fu_2695_p495;
wire  signed [7:0] tmp_9_fu_2695_p497;
wire  signed [7:0] tmp_9_fu_2695_p499;
wire  signed [7:0] tmp_9_fu_2695_p501;
wire  signed [7:0] tmp_9_fu_2695_p503;
wire  signed [7:0] tmp_9_fu_2695_p505;
wire  signed [7:0] tmp_9_fu_2695_p507;
wire  signed [7:0] tmp_9_fu_2695_p509;
wire  signed [7:0] tmp_9_fu_2695_p511;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 match_mask_fu_1068 = 214'd0;
#0 k_fu_1072 = 8'd0;
#0 ap_done_reg = 1'b0;
end

krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop_pattern_bytes_LONG_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 204798 ),
    .AddressWidth( 18 ))
pattern_bytes_LONG_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pattern_bytes_LONG_address0),
    .ce0(pattern_bytes_LONG_ce0),
    .q0(pattern_bytes_LONG_q0)
);

krnl_proj_split_sparsemux_513_8_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'h0 ),
    .din0_WIDTH( 1 ),
    .CASE1( 8'h1 ),
    .din1_WIDTH( 1 ),
    .CASE2( 8'h2 ),
    .din2_WIDTH( 1 ),
    .CASE3( 8'h3 ),
    .din3_WIDTH( 1 ),
    .CASE4( 8'h4 ),
    .din4_WIDTH( 1 ),
    .CASE5( 8'h5 ),
    .din5_WIDTH( 1 ),
    .CASE6( 8'h6 ),
    .din6_WIDTH( 1 ),
    .CASE7( 8'h7 ),
    .din7_WIDTH( 1 ),
    .CASE8( 8'h8 ),
    .din8_WIDTH( 1 ),
    .CASE9( 8'h9 ),
    .din9_WIDTH( 1 ),
    .CASE10( 8'hA ),
    .din10_WIDTH( 1 ),
    .CASE11( 8'hB ),
    .din11_WIDTH( 1 ),
    .CASE12( 8'hC ),
    .din12_WIDTH( 1 ),
    .CASE13( 8'hD ),
    .din13_WIDTH( 1 ),
    .CASE14( 8'hE ),
    .din14_WIDTH( 1 ),
    .CASE15( 8'hF ),
    .din15_WIDTH( 1 ),
    .CASE16( 8'h10 ),
    .din16_WIDTH( 1 ),
    .CASE17( 8'h11 ),
    .din17_WIDTH( 1 ),
    .CASE18( 8'h12 ),
    .din18_WIDTH( 1 ),
    .CASE19( 8'h13 ),
    .din19_WIDTH( 1 ),
    .CASE20( 8'h14 ),
    .din20_WIDTH( 1 ),
    .CASE21( 8'h15 ),
    .din21_WIDTH( 1 ),
    .CASE22( 8'h16 ),
    .din22_WIDTH( 1 ),
    .CASE23( 8'h17 ),
    .din23_WIDTH( 1 ),
    .CASE24( 8'h18 ),
    .din24_WIDTH( 1 ),
    .CASE25( 8'h19 ),
    .din25_WIDTH( 1 ),
    .CASE26( 8'h1A ),
    .din26_WIDTH( 1 ),
    .CASE27( 8'h1B ),
    .din27_WIDTH( 1 ),
    .CASE28( 8'h1C ),
    .din28_WIDTH( 1 ),
    .CASE29( 8'h1D ),
    .din29_WIDTH( 1 ),
    .CASE30( 8'h1E ),
    .din30_WIDTH( 1 ),
    .CASE31( 8'h1F ),
    .din31_WIDTH( 1 ),
    .CASE32( 8'h20 ),
    .din32_WIDTH( 1 ),
    .CASE33( 8'h21 ),
    .din33_WIDTH( 1 ),
    .CASE34( 8'h22 ),
    .din34_WIDTH( 1 ),
    .CASE35( 8'h23 ),
    .din35_WIDTH( 1 ),
    .CASE36( 8'h24 ),
    .din36_WIDTH( 1 ),
    .CASE37( 8'h25 ),
    .din37_WIDTH( 1 ),
    .CASE38( 8'h26 ),
    .din38_WIDTH( 1 ),
    .CASE39( 8'h27 ),
    .din39_WIDTH( 1 ),
    .CASE40( 8'h28 ),
    .din40_WIDTH( 1 ),
    .CASE41( 8'h29 ),
    .din41_WIDTH( 1 ),
    .CASE42( 8'h2A ),
    .din42_WIDTH( 1 ),
    .CASE43( 8'h2B ),
    .din43_WIDTH( 1 ),
    .CASE44( 8'h2C ),
    .din44_WIDTH( 1 ),
    .CASE45( 8'h2D ),
    .din45_WIDTH( 1 ),
    .CASE46( 8'h2E ),
    .din46_WIDTH( 1 ),
    .CASE47( 8'h2F ),
    .din47_WIDTH( 1 ),
    .CASE48( 8'h30 ),
    .din48_WIDTH( 1 ),
    .CASE49( 8'h31 ),
    .din49_WIDTH( 1 ),
    .CASE50( 8'h32 ),
    .din50_WIDTH( 1 ),
    .CASE51( 8'h33 ),
    .din51_WIDTH( 1 ),
    .CASE52( 8'h34 ),
    .din52_WIDTH( 1 ),
    .CASE53( 8'h35 ),
    .din53_WIDTH( 1 ),
    .CASE54( 8'h36 ),
    .din54_WIDTH( 1 ),
    .CASE55( 8'h37 ),
    .din55_WIDTH( 1 ),
    .CASE56( 8'h38 ),
    .din56_WIDTH( 1 ),
    .CASE57( 8'h39 ),
    .din57_WIDTH( 1 ),
    .CASE58( 8'h3A ),
    .din58_WIDTH( 1 ),
    .CASE59( 8'h3B ),
    .din59_WIDTH( 1 ),
    .CASE60( 8'h3C ),
    .din60_WIDTH( 1 ),
    .CASE61( 8'h3D ),
    .din61_WIDTH( 1 ),
    .CASE62( 8'h3E ),
    .din62_WIDTH( 1 ),
    .CASE63( 8'h3F ),
    .din63_WIDTH( 1 ),
    .CASE64( 8'h40 ),
    .din64_WIDTH( 1 ),
    .CASE65( 8'h41 ),
    .din65_WIDTH( 1 ),
    .CASE66( 8'h42 ),
    .din66_WIDTH( 1 ),
    .CASE67( 8'h43 ),
    .din67_WIDTH( 1 ),
    .CASE68( 8'h44 ),
    .din68_WIDTH( 1 ),
    .CASE69( 8'h45 ),
    .din69_WIDTH( 1 ),
    .CASE70( 8'h46 ),
    .din70_WIDTH( 1 ),
    .CASE71( 8'h47 ),
    .din71_WIDTH( 1 ),
    .CASE72( 8'h48 ),
    .din72_WIDTH( 1 ),
    .CASE73( 8'h49 ),
    .din73_WIDTH( 1 ),
    .CASE74( 8'h4A ),
    .din74_WIDTH( 1 ),
    .CASE75( 8'h4B ),
    .din75_WIDTH( 1 ),
    .CASE76( 8'h4C ),
    .din76_WIDTH( 1 ),
    .CASE77( 8'h4D ),
    .din77_WIDTH( 1 ),
    .CASE78( 8'h4E ),
    .din78_WIDTH( 1 ),
    .CASE79( 8'h4F ),
    .din79_WIDTH( 1 ),
    .CASE80( 8'h50 ),
    .din80_WIDTH( 1 ),
    .CASE81( 8'h51 ),
    .din81_WIDTH( 1 ),
    .CASE82( 8'h52 ),
    .din82_WIDTH( 1 ),
    .CASE83( 8'h53 ),
    .din83_WIDTH( 1 ),
    .CASE84( 8'h54 ),
    .din84_WIDTH( 1 ),
    .CASE85( 8'h55 ),
    .din85_WIDTH( 1 ),
    .CASE86( 8'h56 ),
    .din86_WIDTH( 1 ),
    .CASE87( 8'h57 ),
    .din87_WIDTH( 1 ),
    .CASE88( 8'h58 ),
    .din88_WIDTH( 1 ),
    .CASE89( 8'h59 ),
    .din89_WIDTH( 1 ),
    .CASE90( 8'h5A ),
    .din90_WIDTH( 1 ),
    .CASE91( 8'h5B ),
    .din91_WIDTH( 1 ),
    .CASE92( 8'h5C ),
    .din92_WIDTH( 1 ),
    .CASE93( 8'h5D ),
    .din93_WIDTH( 1 ),
    .CASE94( 8'h5E ),
    .din94_WIDTH( 1 ),
    .CASE95( 8'h5F ),
    .din95_WIDTH( 1 ),
    .CASE96( 8'h60 ),
    .din96_WIDTH( 1 ),
    .CASE97( 8'h61 ),
    .din97_WIDTH( 1 ),
    .CASE98( 8'h62 ),
    .din98_WIDTH( 1 ),
    .CASE99( 8'h63 ),
    .din99_WIDTH( 1 ),
    .CASE100( 8'h64 ),
    .din100_WIDTH( 1 ),
    .CASE101( 8'h65 ),
    .din101_WIDTH( 1 ),
    .CASE102( 8'h66 ),
    .din102_WIDTH( 1 ),
    .CASE103( 8'h67 ),
    .din103_WIDTH( 1 ),
    .CASE104( 8'h68 ),
    .din104_WIDTH( 1 ),
    .CASE105( 8'h69 ),
    .din105_WIDTH( 1 ),
    .CASE106( 8'h6A ),
    .din106_WIDTH( 1 ),
    .CASE107( 8'h6B ),
    .din107_WIDTH( 1 ),
    .CASE108( 8'h6C ),
    .din108_WIDTH( 1 ),
    .CASE109( 8'h6D ),
    .din109_WIDTH( 1 ),
    .CASE110( 8'h6E ),
    .din110_WIDTH( 1 ),
    .CASE111( 8'h6F ),
    .din111_WIDTH( 1 ),
    .CASE112( 8'h70 ),
    .din112_WIDTH( 1 ),
    .CASE113( 8'h71 ),
    .din113_WIDTH( 1 ),
    .CASE114( 8'h72 ),
    .din114_WIDTH( 1 ),
    .CASE115( 8'h73 ),
    .din115_WIDTH( 1 ),
    .CASE116( 8'h74 ),
    .din116_WIDTH( 1 ),
    .CASE117( 8'h75 ),
    .din117_WIDTH( 1 ),
    .CASE118( 8'h76 ),
    .din118_WIDTH( 1 ),
    .CASE119( 8'h77 ),
    .din119_WIDTH( 1 ),
    .CASE120( 8'h78 ),
    .din120_WIDTH( 1 ),
    .CASE121( 8'h79 ),
    .din121_WIDTH( 1 ),
    .CASE122( 8'h7A ),
    .din122_WIDTH( 1 ),
    .CASE123( 8'h7B ),
    .din123_WIDTH( 1 ),
    .CASE124( 8'h7C ),
    .din124_WIDTH( 1 ),
    .CASE125( 8'h7D ),
    .din125_WIDTH( 1 ),
    .CASE126( 8'h7E ),
    .din126_WIDTH( 1 ),
    .CASE127( 8'h7F ),
    .din127_WIDTH( 1 ),
    .CASE128( 8'h80 ),
    .din128_WIDTH( 1 ),
    .CASE129( 8'h81 ),
    .din129_WIDTH( 1 ),
    .CASE130( 8'h82 ),
    .din130_WIDTH( 1 ),
    .CASE131( 8'h83 ),
    .din131_WIDTH( 1 ),
    .CASE132( 8'h84 ),
    .din132_WIDTH( 1 ),
    .CASE133( 8'h85 ),
    .din133_WIDTH( 1 ),
    .CASE134( 8'h86 ),
    .din134_WIDTH( 1 ),
    .CASE135( 8'h87 ),
    .din135_WIDTH( 1 ),
    .CASE136( 8'h88 ),
    .din136_WIDTH( 1 ),
    .CASE137( 8'h89 ),
    .din137_WIDTH( 1 ),
    .CASE138( 8'h8A ),
    .din138_WIDTH( 1 ),
    .CASE139( 8'h8B ),
    .din139_WIDTH( 1 ),
    .CASE140( 8'h8C ),
    .din140_WIDTH( 1 ),
    .CASE141( 8'h8D ),
    .din141_WIDTH( 1 ),
    .CASE142( 8'h8E ),
    .din142_WIDTH( 1 ),
    .CASE143( 8'h8F ),
    .din143_WIDTH( 1 ),
    .CASE144( 8'h90 ),
    .din144_WIDTH( 1 ),
    .CASE145( 8'h91 ),
    .din145_WIDTH( 1 ),
    .CASE146( 8'h92 ),
    .din146_WIDTH( 1 ),
    .CASE147( 8'h93 ),
    .din147_WIDTH( 1 ),
    .CASE148( 8'h94 ),
    .din148_WIDTH( 1 ),
    .CASE149( 8'h95 ),
    .din149_WIDTH( 1 ),
    .CASE150( 8'h96 ),
    .din150_WIDTH( 1 ),
    .CASE151( 8'h97 ),
    .din151_WIDTH( 1 ),
    .CASE152( 8'h98 ),
    .din152_WIDTH( 1 ),
    .CASE153( 8'h99 ),
    .din153_WIDTH( 1 ),
    .CASE154( 8'h9A ),
    .din154_WIDTH( 1 ),
    .CASE155( 8'h9B ),
    .din155_WIDTH( 1 ),
    .CASE156( 8'h9C ),
    .din156_WIDTH( 1 ),
    .CASE157( 8'h9D ),
    .din157_WIDTH( 1 ),
    .CASE158( 8'h9E ),
    .din158_WIDTH( 1 ),
    .CASE159( 8'h9F ),
    .din159_WIDTH( 1 ),
    .CASE160( 8'hA0 ),
    .din160_WIDTH( 1 ),
    .CASE161( 8'hA1 ),
    .din161_WIDTH( 1 ),
    .CASE162( 8'hA2 ),
    .din162_WIDTH( 1 ),
    .CASE163( 8'hA3 ),
    .din163_WIDTH( 1 ),
    .CASE164( 8'hA4 ),
    .din164_WIDTH( 1 ),
    .CASE165( 8'hA5 ),
    .din165_WIDTH( 1 ),
    .CASE166( 8'hA6 ),
    .din166_WIDTH( 1 ),
    .CASE167( 8'hA7 ),
    .din167_WIDTH( 1 ),
    .CASE168( 8'hA8 ),
    .din168_WIDTH( 1 ),
    .CASE169( 8'hA9 ),
    .din169_WIDTH( 1 ),
    .CASE170( 8'hAA ),
    .din170_WIDTH( 1 ),
    .CASE171( 8'hAB ),
    .din171_WIDTH( 1 ),
    .CASE172( 8'hAC ),
    .din172_WIDTH( 1 ),
    .CASE173( 8'hAD ),
    .din173_WIDTH( 1 ),
    .CASE174( 8'hAE ),
    .din174_WIDTH( 1 ),
    .CASE175( 8'hAF ),
    .din175_WIDTH( 1 ),
    .CASE176( 8'hB0 ),
    .din176_WIDTH( 1 ),
    .CASE177( 8'hB1 ),
    .din177_WIDTH( 1 ),
    .CASE178( 8'hB2 ),
    .din178_WIDTH( 1 ),
    .CASE179( 8'hB3 ),
    .din179_WIDTH( 1 ),
    .CASE180( 8'hB4 ),
    .din180_WIDTH( 1 ),
    .CASE181( 8'hB5 ),
    .din181_WIDTH( 1 ),
    .CASE182( 8'hB6 ),
    .din182_WIDTH( 1 ),
    .CASE183( 8'hB7 ),
    .din183_WIDTH( 1 ),
    .CASE184( 8'hB8 ),
    .din184_WIDTH( 1 ),
    .CASE185( 8'hB9 ),
    .din185_WIDTH( 1 ),
    .CASE186( 8'hBA ),
    .din186_WIDTH( 1 ),
    .CASE187( 8'hBB ),
    .din187_WIDTH( 1 ),
    .CASE188( 8'hBC ),
    .din188_WIDTH( 1 ),
    .CASE189( 8'hBD ),
    .din189_WIDTH( 1 ),
    .CASE190( 8'hBE ),
    .din190_WIDTH( 1 ),
    .CASE191( 8'hBF ),
    .din191_WIDTH( 1 ),
    .CASE192( 8'hC0 ),
    .din192_WIDTH( 1 ),
    .CASE193( 8'hC1 ),
    .din193_WIDTH( 1 ),
    .CASE194( 8'hC2 ),
    .din194_WIDTH( 1 ),
    .CASE195( 8'hC3 ),
    .din195_WIDTH( 1 ),
    .CASE196( 8'hC4 ),
    .din196_WIDTH( 1 ),
    .CASE197( 8'hC5 ),
    .din197_WIDTH( 1 ),
    .CASE198( 8'hC6 ),
    .din198_WIDTH( 1 ),
    .CASE199( 8'hC7 ),
    .din199_WIDTH( 1 ),
    .CASE200( 8'hC8 ),
    .din200_WIDTH( 1 ),
    .CASE201( 8'hC9 ),
    .din201_WIDTH( 1 ),
    .CASE202( 8'hCA ),
    .din202_WIDTH( 1 ),
    .CASE203( 8'hCB ),
    .din203_WIDTH( 1 ),
    .CASE204( 8'hCC ),
    .din204_WIDTH( 1 ),
    .CASE205( 8'hCD ),
    .din205_WIDTH( 1 ),
    .CASE206( 8'hCE ),
    .din206_WIDTH( 1 ),
    .CASE207( 8'hCF ),
    .din207_WIDTH( 1 ),
    .CASE208( 8'hD0 ),
    .din208_WIDTH( 1 ),
    .CASE209( 8'hD1 ),
    .din209_WIDTH( 1 ),
    .CASE210( 8'hD2 ),
    .din210_WIDTH( 1 ),
    .CASE211( 8'hD3 ),
    .din211_WIDTH( 1 ),
    .CASE212( 8'hD4 ),
    .din212_WIDTH( 1 ),
    .CASE213( 8'hD5 ),
    .din213_WIDTH( 1 ),
    .CASE214( 8'hD6 ),
    .din214_WIDTH( 1 ),
    .CASE215( 8'hD7 ),
    .din215_WIDTH( 1 ),
    .CASE216( 8'hD8 ),
    .din216_WIDTH( 1 ),
    .CASE217( 8'hD9 ),
    .din217_WIDTH( 1 ),
    .CASE218( 8'hDA ),
    .din218_WIDTH( 1 ),
    .CASE219( 8'hDB ),
    .din219_WIDTH( 1 ),
    .CASE220( 8'hDC ),
    .din220_WIDTH( 1 ),
    .CASE221( 8'hDD ),
    .din221_WIDTH( 1 ),
    .CASE222( 8'hDE ),
    .din222_WIDTH( 1 ),
    .CASE223( 8'hDF ),
    .din223_WIDTH( 1 ),
    .CASE224( 8'hE0 ),
    .din224_WIDTH( 1 ),
    .CASE225( 8'hE1 ),
    .din225_WIDTH( 1 ),
    .CASE226( 8'hE2 ),
    .din226_WIDTH( 1 ),
    .CASE227( 8'hE3 ),
    .din227_WIDTH( 1 ),
    .CASE228( 8'hE4 ),
    .din228_WIDTH( 1 ),
    .CASE229( 8'hE5 ),
    .din229_WIDTH( 1 ),
    .CASE230( 8'hE6 ),
    .din230_WIDTH( 1 ),
    .CASE231( 8'hE7 ),
    .din231_WIDTH( 1 ),
    .CASE232( 8'hE8 ),
    .din232_WIDTH( 1 ),
    .CASE233( 8'hE9 ),
    .din233_WIDTH( 1 ),
    .CASE234( 8'hEA ),
    .din234_WIDTH( 1 ),
    .CASE235( 8'hEB ),
    .din235_WIDTH( 1 ),
    .CASE236( 8'hEC ),
    .din236_WIDTH( 1 ),
    .CASE237( 8'hED ),
    .din237_WIDTH( 1 ),
    .CASE238( 8'hEE ),
    .din238_WIDTH( 1 ),
    .CASE239( 8'hEF ),
    .din239_WIDTH( 1 ),
    .CASE240( 8'hF0 ),
    .din240_WIDTH( 1 ),
    .CASE241( 8'hF1 ),
    .din241_WIDTH( 1 ),
    .CASE242( 8'hF2 ),
    .din242_WIDTH( 1 ),
    .CASE243( 8'hF3 ),
    .din243_WIDTH( 1 ),
    .CASE244( 8'hF4 ),
    .din244_WIDTH( 1 ),
    .CASE245( 8'hF5 ),
    .din245_WIDTH( 1 ),
    .CASE246( 8'hF6 ),
    .din246_WIDTH( 1 ),
    .CASE247( 8'hF7 ),
    .din247_WIDTH( 1 ),
    .CASE248( 8'hF8 ),
    .din248_WIDTH( 1 ),
    .CASE249( 8'hF9 ),
    .din249_WIDTH( 1 ),
    .CASE250( 8'hFA ),
    .din250_WIDTH( 1 ),
    .CASE251( 8'hFB ),
    .din251_WIDTH( 1 ),
    .CASE252( 8'hFC ),
    .din252_WIDTH( 1 ),
    .CASE253( 8'hFD ),
    .din253_WIDTH( 1 ),
    .CASE254( 8'hFE ),
    .din254_WIDTH( 1 ),
    .CASE255( 8'hFF ),
    .din255_WIDTH( 1 ),
    .def_WIDTH( 1 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 1 ))
sparsemux_513_8_1_1_1_U324(
    .din0(dec),
    .din1(dec_1),
    .din2(dec_2),
    .din3(dec_3),
    .din4(dec_4),
    .din5(dec_5),
    .din6(dec_6),
    .din7(dec_7),
    .din8(dec_8),
    .din9(dec_9),
    .din10(dec_10),
    .din11(dec_11),
    .din12(dec_12),
    .din13(dec_13),
    .din14(dec_14),
    .din15(dec_15),
    .din16(dec_16),
    .din17(dec_17),
    .din18(dec_18),
    .din19(dec_19),
    .din20(dec_20),
    .din21(dec_21),
    .din22(dec_22),
    .din23(dec_23),
    .din24(dec_24),
    .din25(dec_25),
    .din26(dec_26),
    .din27(dec_27),
    .din28(dec_28),
    .din29(dec_29),
    .din30(dec_30),
    .din31(dec_31),
    .din32(dec_32),
    .din33(dec_33),
    .din34(dec_34),
    .din35(dec_35),
    .din36(dec_36),
    .din37(dec_37),
    .din38(dec_38),
    .din39(dec_39),
    .din40(dec_40),
    .din41(dec_41),
    .din42(dec_42),
    .din43(dec_43),
    .din44(dec_44),
    .din45(dec_45),
    .din46(dec_46),
    .din47(dec_47),
    .din48(dec_48),
    .din49(dec_49),
    .din50(dec_50),
    .din51(dec_51),
    .din52(dec_52),
    .din53(dec_53),
    .din54(dec_54),
    .din55(dec_55),
    .din56(dec_56),
    .din57(dec_57),
    .din58(dec_58),
    .din59(dec_59),
    .din60(dec_60),
    .din61(dec_61),
    .din62(dec_62),
    .din63(dec_63),
    .din64(dec_64),
    .din65(dec_65),
    .din66(dec_66),
    .din67(dec_67),
    .din68(dec_68),
    .din69(dec_69),
    .din70(dec_70),
    .din71(dec_71),
    .din72(dec_72),
    .din73(dec_73),
    .din74(dec_74),
    .din75(dec_75),
    .din76(dec_76),
    .din77(dec_77),
    .din78(dec_78),
    .din79(dec_79),
    .din80(dec_80),
    .din81(dec_81),
    .din82(dec_82),
    .din83(dec_83),
    .din84(dec_84),
    .din85(dec_85),
    .din86(dec_86),
    .din87(dec_87),
    .din88(dec_88),
    .din89(dec_89),
    .din90(dec_90),
    .din91(dec_91),
    .din92(dec_92),
    .din93(dec_93),
    .din94(dec_94),
    .din95(dec_95),
    .din96(dec_96),
    .din97(dec_97),
    .din98(dec_98),
    .din99(dec_99),
    .din100(dec_100),
    .din101(dec_101),
    .din102(dec_102),
    .din103(dec_103),
    .din104(dec_104),
    .din105(dec_105),
    .din106(dec_106),
    .din107(dec_107),
    .din108(dec_108),
    .din109(dec_109),
    .din110(dec_110),
    .din111(dec_111),
    .din112(dec_112),
    .din113(dec_113),
    .din114(dec_114),
    .din115(dec_115),
    .din116(dec_116),
    .din117(dec_117),
    .din118(dec_118),
    .din119(dec_119),
    .din120(dec_120),
    .din121(dec_121),
    .din122(dec_122),
    .din123(dec_123),
    .din124(dec_124),
    .din125(dec_125),
    .din126(dec_126),
    .din127(dec_127),
    .din128(dec_128),
    .din129(dec_129),
    .din130(dec_130),
    .din131(dec_131),
    .din132(dec_132),
    .din133(dec_133),
    .din134(dec_134),
    .din135(dec_135),
    .din136(dec_136),
    .din137(dec_137),
    .din138(dec_138),
    .din139(dec_139),
    .din140(dec_140),
    .din141(dec_141),
    .din142(dec_142),
    .din143(dec_143),
    .din144(dec_144),
    .din145(dec_145),
    .din146(dec_146),
    .din147(dec_147),
    .din148(dec_148),
    .din149(dec_149),
    .din150(dec_150),
    .din151(dec_151),
    .din152(dec_152),
    .din153(dec_153),
    .din154(dec_154),
    .din155(dec_155),
    .din156(dec_156),
    .din157(dec_157),
    .din158(dec_158),
    .din159(dec_159),
    .din160(dec_160),
    .din161(dec_161),
    .din162(dec_162),
    .din163(dec_163),
    .din164(dec_164),
    .din165(dec_165),
    .din166(dec_166),
    .din167(dec_167),
    .din168(dec_168),
    .din169(dec_169),
    .din170(dec_170),
    .din171(dec_171),
    .din172(dec_172),
    .din173(dec_173),
    .din174(dec_174),
    .din175(dec_175),
    .din176(dec_176),
    .din177(dec_177),
    .din178(dec_178),
    .din179(dec_179),
    .din180(dec_180),
    .din181(dec_181),
    .din182(dec_182),
    .din183(dec_183),
    .din184(dec_184),
    .din185(dec_185),
    .din186(dec_186),
    .din187(dec_187),
    .din188(dec_188),
    .din189(dec_189),
    .din190(dec_190),
    .din191(dec_191),
    .din192(dec_192),
    .din193(dec_193),
    .din194(dec_194),
    .din195(dec_195),
    .din196(dec_196),
    .din197(dec_197),
    .din198(dec_198),
    .din199(dec_199),
    .din200(dec_200),
    .din201(dec_201),
    .din202(dec_202),
    .din203(dec_203),
    .din204(dec_204),
    .din205(dec_205),
    .din206(dec_206),
    .din207(dec_207),
    .din208(dec_208),
    .din209(dec_209),
    .din210(dec_210),
    .din211(dec_211),
    .din212(dec_212),
    .din213(dec_213),
    .din214(dec_214),
    .din215(dec_215),
    .din216(dec_216),
    .din217(dec_217),
    .din218(dec_218),
    .din219(dec_219),
    .din220(dec_220),
    .din221(dec_221),
    .din222(dec_222),
    .din223(dec_223),
    .din224(dec_224),
    .din225(dec_225),
    .din226(dec_226),
    .din227(dec_227),
    .din228(dec_228),
    .din229(dec_229),
    .din230(dec_230),
    .din231(dec_231),
    .din232(dec_232),
    .din233(dec_233),
    .din234(dec_234),
    .din235(dec_235),
    .din236(dec_236),
    .din237(dec_237),
    .din238(dec_238),
    .din239(dec_239),
    .din240(dec_240),
    .din241(dec_241),
    .din242(dec_242),
    .din243(dec_243),
    .din244(dec_244),
    .din245(dec_245),
    .din246(dec_246),
    .din247(dec_247),
    .din248(dec_248),
    .din249(dec_249),
    .din250(dec_250),
    .din251(dec_251),
    .din252(dec_252),
    .din253(dec_253),
    .din254(dec_254),
    .din255(dec_255),
    .def(tmp_9_fu_2695_p513),
    .sel(pattern_bytes_LONG_q0),
    .dout(tmp_9_fu_2695_p515)
);

krnl_proj_split_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln112_fu_2657_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            k_fu_1072 <= add_ln112_fu_2663_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_1072 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            match_mask_fu_1068 <= 214'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            match_mask_fu_1068 <= match_mask_1_fu_3481_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln112_reg_4800 <= icmp_ln112_fu_2657_p2;
        icmp_ln113_reg_4809 <= icmp_ln113_fu_2684_p2;
        icmp_ln113_reg_4809_pp0_iter1_reg <= icmp_ln113_reg_4809;
        k_1_reg_4795 <= ap_sig_allocacmp_k_1;
        k_1_reg_4795_pp0_iter1_reg <= k_1_reg_4795;
        tmp_9_reg_4814 <= tmp_9_fu_2695_p515;
    end
end

always @ (*) begin
    if (((icmp_ln112_fu_2657_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_k_1 = 8'd0;
    end else begin
        ap_sig_allocacmp_k_1 = k_fu_1072;
    end
end

always @ (*) begin
    if (((icmp_ln112_reg_4800 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        match_mask_out_ap_vld = 1'b1;
    end else begin
        match_mask_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pattern_bytes_LONG_ce0 = 1'b1;
    end else begin
        pattern_bytes_LONG_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln112_fu_2663_p2 = (ap_sig_allocacmp_k_1 + 8'd1);

assign add_ln114_fu_2673_p2 = (phi_mul + zext_ln114_fu_2669_p1);

assign and_ln113_fu_3474_p2 = (tmp_9_reg_4814 & icmp_ln113_reg_4809_pp0_iter1_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln112_fu_2657_p2 = ((ap_sig_allocacmp_k_1 == 8'd214) ? 1'b1 : 1'b0);

assign icmp_ln113_fu_2684_p2 = ((ap_sig_allocacmp_k_1 < len) ? 1'b1 : 1'b0);

always @ (*) begin
    match_mask_1_fu_3481_p4 = match_mask_fu_1068;
    match_mask_1_fu_3481_p4[zext_ln113_fu_3478_p1] = |(and_ln113_fu_3474_p2);
end

assign match_mask_out = match_mask_fu_1068;

assign pattern_bytes_LONG_address0 = zext_ln114_1_fu_2679_p1;

assign tmp_9_fu_2695_p513 = 'bx;

assign zext_ln113_fu_3478_p1 = k_1_reg_4795_pp0_iter1_reg;

assign zext_ln114_1_fu_2679_p1 = add_ln114_fu_2673_p2;

assign zext_ln114_fu_2669_p1 = ap_sig_allocacmp_k_1;

endmodule //krnl_proj_split_matcher_engine_957_214_Pipeline_match_mask_loop
