
build/debug/TPU_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a2e0  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  0800a580  0800a580  0000b580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a6cc  0800a6cc  0000c15c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a6cc  0800a6cc  0000b6cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a6d4  0800a6d4  0000c15c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a6d4  0800a6d4  0000b6d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a6d8  0800a6d8  0000b6d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000015c  20000000  0800a6dc  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000225c  2000015c  0800a838  0000c15c  2**2
                  ALLOC
 10 ._user_heap_stack 00008000  200023b8  0800a838  0000c3b8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000c15c  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  0000c18a  2**0
                  CONTENTS, READONLY
 13 .debug_info   000352b5  00000000  00000000  0000c1c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000540d  00000000  00000000  00041478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 000199f3  00000000  00000000  00046885  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000021d8  00000000  00000000  00060278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001a9d  00000000  00000000  00062450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00027575  00000000  00000000  00063eed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000bf8c  00000000  00000000  0008b462  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005a4c  00000000  00000000  000973f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000183  00000000  00000000  0009ce3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <memchr>:
 80002a0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002a4:	2a10      	cmp	r2, #16
 80002a6:	db2b      	blt.n	8000300 <memchr+0x60>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	d008      	beq.n	80002c0 <memchr+0x20>
 80002ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b2:	3a01      	subs	r2, #1
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d02d      	beq.n	8000314 <memchr+0x74>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	b342      	cbz	r2, 8000310 <memchr+0x70>
 80002be:	d1f6      	bne.n	80002ae <memchr+0xe>
 80002c0:	b4f0      	push	{r4, r5, r6, r7}
 80002c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ca:	f022 0407 	bic.w	r4, r2, #7
 80002ce:	f07f 0700 	mvns.w	r7, #0
 80002d2:	2300      	movs	r3, #0
 80002d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002d8:	3c08      	subs	r4, #8
 80002da:	ea85 0501 	eor.w	r5, r5, r1
 80002de:	ea86 0601 	eor.w	r6, r6, r1
 80002e2:	fa85 f547 	uadd8	r5, r5, r7
 80002e6:	faa3 f587 	sel	r5, r3, r7
 80002ea:	fa86 f647 	uadd8	r6, r6, r7
 80002ee:	faa5 f687 	sel	r6, r5, r7
 80002f2:	b98e      	cbnz	r6, 8000318 <memchr+0x78>
 80002f4:	d1ee      	bne.n	80002d4 <memchr+0x34>
 80002f6:	bcf0      	pop	{r4, r5, r6, r7}
 80002f8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002fc:	f002 0207 	and.w	r2, r2, #7
 8000300:	b132      	cbz	r2, 8000310 <memchr+0x70>
 8000302:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000306:	3a01      	subs	r2, #1
 8000308:	ea83 0301 	eor.w	r3, r3, r1
 800030c:	b113      	cbz	r3, 8000314 <memchr+0x74>
 800030e:	d1f8      	bne.n	8000302 <memchr+0x62>
 8000310:	2000      	movs	r0, #0
 8000312:	4770      	bx	lr
 8000314:	3801      	subs	r0, #1
 8000316:	4770      	bx	lr
 8000318:	2d00      	cmp	r5, #0
 800031a:	bf06      	itte	eq
 800031c:	4635      	moveq	r5, r6
 800031e:	3803      	subeq	r0, #3
 8000320:	3807      	subne	r0, #7
 8000322:	f015 0f01 	tst.w	r5, #1
 8000326:	d107      	bne.n	8000338 <memchr+0x98>
 8000328:	3001      	adds	r0, #1
 800032a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800032e:	bf02      	ittt	eq
 8000330:	3001      	addeq	r0, #1
 8000332:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000336:	3001      	addeq	r0, #1
 8000338:	bcf0      	pop	{r4, r5, r6, r7}
 800033a:	3801      	subs	r0, #1
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop

08000340 <__aeabi_uldivmod>:
 8000340:	b953      	cbnz	r3, 8000358 <__aeabi_uldivmod+0x18>
 8000342:	b94a      	cbnz	r2, 8000358 <__aeabi_uldivmod+0x18>
 8000344:	2900      	cmp	r1, #0
 8000346:	bf08      	it	eq
 8000348:	2800      	cmpeq	r0, #0
 800034a:	bf1c      	itt	ne
 800034c:	f04f 31ff 	movne.w	r1, #4294967295
 8000350:	f04f 30ff 	movne.w	r0, #4294967295
 8000354:	f000 b80c 	b.w	8000370 <__aeabi_idiv0>
 8000358:	f1ad 0c08 	sub.w	ip, sp, #8
 800035c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000360:	f009 ff86 	bl	800a270 <__udivmoddi4>
 8000364:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000368:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800036c:	b004      	add	sp, #16
 800036e:	4770      	bx	lr

08000370 <__aeabi_idiv0>:
 8000370:	4770      	bx	lr
 8000372:	bf00      	nop

08000374 <__do_global_dtors_aux>:
 8000374:	b510      	push	{r4, lr}
 8000376:	4c05      	ldr	r4, [pc, #20]	@ (800038c <__do_global_dtors_aux+0x18>)
 8000378:	7823      	ldrb	r3, [r4, #0]
 800037a:	b933      	cbnz	r3, 800038a <__do_global_dtors_aux+0x16>
 800037c:	4b04      	ldr	r3, [pc, #16]	@ (8000390 <__do_global_dtors_aux+0x1c>)
 800037e:	b113      	cbz	r3, 8000386 <__do_global_dtors_aux+0x12>
 8000380:	4804      	ldr	r0, [pc, #16]	@ (8000394 <__do_global_dtors_aux+0x20>)
 8000382:	f3af 8000 	nop.w
 8000386:	2301      	movs	r3, #1
 8000388:	7023      	strb	r3, [r4, #0]
 800038a:	bd10      	pop	{r4, pc}
 800038c:	2000015c 	.word	0x2000015c
 8000390:	00000000 	.word	0x00000000
 8000394:	0800a568 	.word	0x0800a568

08000398 <frame_dummy>:
 8000398:	b508      	push	{r3, lr}
 800039a:	4b03      	ldr	r3, [pc, #12]	@ (80003a8 <frame_dummy+0x10>)
 800039c:	b11b      	cbz	r3, 80003a6 <frame_dummy+0xe>
 800039e:	4903      	ldr	r1, [pc, #12]	@ (80003ac <frame_dummy+0x14>)
 80003a0:	4803      	ldr	r0, [pc, #12]	@ (80003b0 <frame_dummy+0x18>)
 80003a2:	f3af 8000 	nop.w
 80003a6:	bd08      	pop	{r3, pc}
 80003a8:	00000000 	.word	0x00000000
 80003ac:	20000160 	.word	0x20000160
 80003b0:	0800a568 	.word	0x0800a568

080003b4 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80003b4:	b530      	push	{r4, r5, lr}
 80003b6:	b085      	sub	sp, #20
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80003b8:	2400      	movs	r4, #0
 80003ba:	9400      	str	r4, [sp, #0]
 80003bc:	9401      	str	r4, [sp, #4]
 80003be:	9402      	str	r4, [sp, #8]
 80003c0:	9403      	str	r4, [sp, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80003c2:	f000 fce7 	bl	8000d94 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80003c6:	2301      	movs	r3, #1
 80003c8:	f88d 3000 	strb.w	r3, [sp]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80003cc:	f88d 4001 	strb.w	r4, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80003d0:	9401      	str	r4, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80003d2:	221f      	movs	r2, #31
 80003d4:	f88d 2008 	strb.w	r2, [sp, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80003d8:	2287      	movs	r2, #135	@ 0x87
 80003da:	f88d 2009 	strb.w	r2, [sp, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80003de:	f88d 400a 	strb.w	r4, [sp, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80003e2:	f88d 400b 	strb.w	r4, [sp, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80003e6:	f88d 300c 	strb.w	r3, [sp, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80003ea:	f88d 300d 	strb.w	r3, [sp, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80003ee:	f88d 400e 	strb.w	r4, [sp, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80003f2:	f88d 400f 	strb.w	r4, [sp, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80003f6:	4668      	mov	r0, sp
 80003f8:	f000 fcea 	bl	8000dd0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80003fc:	2004      	movs	r0, #4
 80003fe:	f000 fcd7 	bl	8000db0 <HAL_MPU_Enable>

}
 8000402:	b005      	add	sp, #20
 8000404:	bd30      	pop	{r4, r5, pc}
	...

08000408 <Set_LED_Color>:
static void Set_LED_Color(LED_ColorTypeDef color) {
 8000408:	b510      	push	{r4, lr}
    switch (color) {
 800040a:	2807      	cmp	r0, #7
 800040c:	d818      	bhi.n	8000440 <Set_LED_Color+0x38>
 800040e:	e8df f000 	tbb	[pc, r0]
 8000412:	1804      	.short	0x1804
 8000414:	6854402c 	.word	0x6854402c
 8000418:	907c      	.short	0x907c
            HAL_GPIO_WritePin(TPU_R_GPIO_Port, TPU_R_Pin, GPIO_PIN_SET);
 800041a:	2201      	movs	r2, #1
 800041c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000420:	484e      	ldr	r0, [pc, #312]	@ (800055c <Set_LED_Color+0x154>)
 8000422:	f001 f845 	bl	80014b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(TPU_G_GPIO_Port, TPU_G_Pin, GPIO_PIN_SET);
 8000426:	4c4e      	ldr	r4, [pc, #312]	@ (8000560 <Set_LED_Color+0x158>)
 8000428:	2201      	movs	r2, #1
 800042a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800042e:	4620      	mov	r0, r4
 8000430:	f001 f83e 	bl	80014b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(TPU_B_GPIO_Port, TPU_B_Pin, GPIO_PIN_SET);
 8000434:	2201      	movs	r2, #1
 8000436:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800043a:	4620      	mov	r0, r4
 800043c:	f001 f838 	bl	80014b0 <HAL_GPIO_WritePin>
}
 8000440:	bd10      	pop	{r4, pc}
            HAL_GPIO_WritePin(TPU_R_GPIO_Port, TPU_R_Pin, GPIO_PIN_RESET);
 8000442:	2200      	movs	r2, #0
 8000444:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000448:	4844      	ldr	r0, [pc, #272]	@ (800055c <Set_LED_Color+0x154>)
 800044a:	f001 f831 	bl	80014b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(TPU_G_GPIO_Port, TPU_G_Pin, GPIO_PIN_SET);
 800044e:	4c44      	ldr	r4, [pc, #272]	@ (8000560 <Set_LED_Color+0x158>)
 8000450:	2201      	movs	r2, #1
 8000452:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000456:	4620      	mov	r0, r4
 8000458:	f001 f82a 	bl	80014b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(TPU_B_GPIO_Port, TPU_B_Pin, GPIO_PIN_SET);
 800045c:	2201      	movs	r2, #1
 800045e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000462:	4620      	mov	r0, r4
 8000464:	f001 f824 	bl	80014b0 <HAL_GPIO_WritePin>
            break;
 8000468:	e7ea      	b.n	8000440 <Set_LED_Color+0x38>
            HAL_GPIO_WritePin(TPU_R_GPIO_Port, TPU_R_Pin, GPIO_PIN_SET);
 800046a:	2201      	movs	r2, #1
 800046c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000470:	483a      	ldr	r0, [pc, #232]	@ (800055c <Set_LED_Color+0x154>)
 8000472:	f001 f81d 	bl	80014b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(TPU_G_GPIO_Port, TPU_G_Pin, GPIO_PIN_RESET);
 8000476:	4c3a      	ldr	r4, [pc, #232]	@ (8000560 <Set_LED_Color+0x158>)
 8000478:	2200      	movs	r2, #0
 800047a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800047e:	4620      	mov	r0, r4
 8000480:	f001 f816 	bl	80014b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(TPU_B_GPIO_Port, TPU_B_Pin, GPIO_PIN_SET);
 8000484:	2201      	movs	r2, #1
 8000486:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800048a:	4620      	mov	r0, r4
 800048c:	f001 f810 	bl	80014b0 <HAL_GPIO_WritePin>
            break;
 8000490:	e7d6      	b.n	8000440 <Set_LED_Color+0x38>
            HAL_GPIO_WritePin(TPU_R_GPIO_Port, TPU_R_Pin, GPIO_PIN_SET);
 8000492:	2201      	movs	r2, #1
 8000494:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000498:	4830      	ldr	r0, [pc, #192]	@ (800055c <Set_LED_Color+0x154>)
 800049a:	f001 f809 	bl	80014b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(TPU_G_GPIO_Port, TPU_G_Pin, GPIO_PIN_SET);
 800049e:	4c30      	ldr	r4, [pc, #192]	@ (8000560 <Set_LED_Color+0x158>)
 80004a0:	2201      	movs	r2, #1
 80004a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004a6:	4620      	mov	r0, r4
 80004a8:	f001 f802 	bl	80014b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(TPU_B_GPIO_Port, TPU_B_Pin, GPIO_PIN_RESET);
 80004ac:	2200      	movs	r2, #0
 80004ae:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80004b2:	4620      	mov	r0, r4
 80004b4:	f000 fffc 	bl	80014b0 <HAL_GPIO_WritePin>
            break;
 80004b8:	e7c2      	b.n	8000440 <Set_LED_Color+0x38>
            HAL_GPIO_WritePin(TPU_R_GPIO_Port, TPU_R_Pin, GPIO_PIN_RESET);
 80004ba:	2200      	movs	r2, #0
 80004bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80004c0:	4826      	ldr	r0, [pc, #152]	@ (800055c <Set_LED_Color+0x154>)
 80004c2:	f000 fff5 	bl	80014b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(TPU_G_GPIO_Port, TPU_G_Pin, GPIO_PIN_RESET);
 80004c6:	4c26      	ldr	r4, [pc, #152]	@ (8000560 <Set_LED_Color+0x158>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004ce:	4620      	mov	r0, r4
 80004d0:	f000 ffee 	bl	80014b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(TPU_B_GPIO_Port, TPU_B_Pin, GPIO_PIN_SET);
 80004d4:	2201      	movs	r2, #1
 80004d6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80004da:	4620      	mov	r0, r4
 80004dc:	f000 ffe8 	bl	80014b0 <HAL_GPIO_WritePin>
            break;
 80004e0:	e7ae      	b.n	8000440 <Set_LED_Color+0x38>
            HAL_GPIO_WritePin(TPU_R_GPIO_Port, TPU_R_Pin, GPIO_PIN_SET);
 80004e2:	2201      	movs	r2, #1
 80004e4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80004e8:	481c      	ldr	r0, [pc, #112]	@ (800055c <Set_LED_Color+0x154>)
 80004ea:	f000 ffe1 	bl	80014b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(TPU_G_GPIO_Port, TPU_G_Pin, GPIO_PIN_RESET);
 80004ee:	4c1c      	ldr	r4, [pc, #112]	@ (8000560 <Set_LED_Color+0x158>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004f6:	4620      	mov	r0, r4
 80004f8:	f000 ffda 	bl	80014b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(TPU_B_GPIO_Port, TPU_B_Pin, GPIO_PIN_RESET);
 80004fc:	2200      	movs	r2, #0
 80004fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000502:	4620      	mov	r0, r4
 8000504:	f000 ffd4 	bl	80014b0 <HAL_GPIO_WritePin>
            break;
 8000508:	e79a      	b.n	8000440 <Set_LED_Color+0x38>
            HAL_GPIO_WritePin(TPU_R_GPIO_Port, TPU_R_Pin, GPIO_PIN_RESET);
 800050a:	2200      	movs	r2, #0
 800050c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000510:	4812      	ldr	r0, [pc, #72]	@ (800055c <Set_LED_Color+0x154>)
 8000512:	f000 ffcd 	bl	80014b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(TPU_G_GPIO_Port, TPU_G_Pin, GPIO_PIN_SET);
 8000516:	4c12      	ldr	r4, [pc, #72]	@ (8000560 <Set_LED_Color+0x158>)
 8000518:	2201      	movs	r2, #1
 800051a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800051e:	4620      	mov	r0, r4
 8000520:	f000 ffc6 	bl	80014b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(TPU_B_GPIO_Port, TPU_B_Pin, GPIO_PIN_RESET);
 8000524:	2200      	movs	r2, #0
 8000526:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800052a:	4620      	mov	r0, r4
 800052c:	f000 ffc0 	bl	80014b0 <HAL_GPIO_WritePin>
            break;
 8000530:	e786      	b.n	8000440 <Set_LED_Color+0x38>
            HAL_GPIO_WritePin(TPU_R_GPIO_Port, TPU_R_Pin, GPIO_PIN_RESET);
 8000532:	2200      	movs	r2, #0
 8000534:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000538:	4808      	ldr	r0, [pc, #32]	@ (800055c <Set_LED_Color+0x154>)
 800053a:	f000 ffb9 	bl	80014b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(TPU_G_GPIO_Port, TPU_G_Pin, GPIO_PIN_RESET);
 800053e:	4c08      	ldr	r4, [pc, #32]	@ (8000560 <Set_LED_Color+0x158>)
 8000540:	2200      	movs	r2, #0
 8000542:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000546:	4620      	mov	r0, r4
 8000548:	f000 ffb2 	bl	80014b0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(TPU_B_GPIO_Port, TPU_B_Pin, GPIO_PIN_RESET);
 800054c:	2200      	movs	r2, #0
 800054e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000552:	4620      	mov	r0, r4
 8000554:	f000 ffac 	bl	80014b0 <HAL_GPIO_WritePin>
}
 8000558:	e772      	b.n	8000440 <Set_LED_Color+0x38>
 800055a:	bf00      	nop
 800055c:	58020400 	.word	0x58020400
 8000560:	58020c00 	.word	0x58020c00

08000564 <MX_GPIO_Init>:
{
 8000564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000568:	b08d      	sub	sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800056a:	ad07      	add	r5, sp, #28
 800056c:	2400      	movs	r4, #0
 800056e:	9407      	str	r4, [sp, #28]
 8000570:	9408      	str	r4, [sp, #32]
 8000572:	9409      	str	r4, [sp, #36]	@ 0x24
 8000574:	940a      	str	r4, [sp, #40]	@ 0x28
 8000576:	940b      	str	r4, [sp, #44]	@ 0x2c
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000578:	4b62      	ldr	r3, [pc, #392]	@ (8000704 <MX_GPIO_Init+0x1a0>)
 800057a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800057e:	f042 0210 	orr.w	r2, r2, #16
 8000582:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000586:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800058a:	f002 0210 	and.w	r2, r2, #16
 800058e:	9201      	str	r2, [sp, #4]
 8000590:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000592:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000596:	f042 0204 	orr.w	r2, r2, #4
 800059a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800059e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80005a2:	f002 0204 	and.w	r2, r2, #4
 80005a6:	9202      	str	r2, [sp, #8]
 80005a8:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005aa:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80005ae:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80005b2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80005b6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80005ba:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 80005be:	9203      	str	r2, [sp, #12]
 80005c0:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005c2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80005c6:	f042 0201 	orr.w	r2, r2, #1
 80005ca:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80005ce:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80005d2:	f002 0201 	and.w	r2, r2, #1
 80005d6:	9204      	str	r2, [sp, #16]
 80005d8:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005da:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80005de:	f042 0202 	orr.w	r2, r2, #2
 80005e2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80005e6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80005ea:	f002 0202 	and.w	r2, r2, #2
 80005ee:	9205      	str	r2, [sp, #20]
 80005f0:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005f2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80005f6:	f042 0208 	orr.w	r2, r2, #8
 80005fa:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80005fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000602:	f003 0308 	and.w	r3, r3, #8
 8000606:	9306      	str	r3, [sp, #24]
 8000608:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOA, RF_RESET_Pin|RF_DIO4_Pin|RF_DIO5_Pin|RF_CS_Pin, GPIO_PIN_RESET);
 800060a:	f8df b100 	ldr.w	fp, [pc, #256]	@ 800070c <MX_GPIO_Init+0x1a8>
 800060e:	4622      	mov	r2, r4
 8000610:	211d      	movs	r1, #29
 8000612:	4658      	mov	r0, fp
 8000614:	f000 ff4c 	bl	80014b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, RF_DIO3_Pin|RF_DIO2_Pin, GPIO_PIN_RESET);
 8000618:	f8df a0f4 	ldr.w	sl, [pc, #244]	@ 8000710 <MX_GPIO_Init+0x1ac>
 800061c:	4622      	mov	r2, r4
 800061e:	2130      	movs	r1, #48	@ 0x30
 8000620:	4650      	mov	r0, sl
 8000622:	f000 ff45 	bl	80014b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, RF_DIO1_Pin|RF_DIO0_Pin|TPU_CAN_S_Pin|GPS_RESET_Pin, GPIO_PIN_RESET);
 8000626:	4f38      	ldr	r7, [pc, #224]	@ (8000708 <MX_GPIO_Init+0x1a4>)
 8000628:	4622      	mov	r2, r4
 800062a:	f244 0143 	movw	r1, #16451	@ 0x4043
 800062e:	4638      	mov	r0, r7
 8000630:	f000 ff3e 	bl	80014b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BT_RESET_GPIO_Port, BT_RESET_Pin, GPIO_PIN_RESET);
 8000634:	f8df 90dc 	ldr.w	r9, [pc, #220]	@ 8000714 <MX_GPIO_Init+0x1b0>
 8000638:	4622      	mov	r2, r4
 800063a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800063e:	4648      	mov	r0, r9
 8000640:	f000 ff36 	bl	80014b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TPU_R_GPIO_Port, TPU_R_Pin, GPIO_PIN_SET);
 8000644:	2201      	movs	r2, #1
 8000646:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800064a:	4638      	mov	r0, r7
 800064c:	f000 ff30 	bl	80014b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, TPU_G_Pin|TPU_B_Pin, GPIO_PIN_SET);
 8000650:	f8df 80c4 	ldr.w	r8, [pc, #196]	@ 8000718 <MX_GPIO_Init+0x1b4>
 8000654:	2201      	movs	r2, #1
 8000656:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800065a:	4640      	mov	r0, r8
 800065c:	f000 ff28 	bl	80014b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, SD_CD_Pin|GPS_SEL_Pin|GPS_SAFEBOOT_Pin|GPS_LNA_EN_Pin
 8000660:	4622      	mov	r2, r4
 8000662:	21ba      	movs	r1, #186	@ 0xba
 8000664:	4640      	mov	r0, r8
 8000666:	f000 ff23 	bl	80014b0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = RF_RESET_Pin|RF_DIO4_Pin|RF_DIO5_Pin|RF_CS_Pin;
 800066a:	231d      	movs	r3, #29
 800066c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800066e:	2601      	movs	r6, #1
 8000670:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000672:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000674:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000676:	4629      	mov	r1, r5
 8000678:	4658      	mov	r0, fp
 800067a:	f000 fe09 	bl	8001290 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RF_DIO3_Pin|RF_DIO2_Pin;
 800067e:	2330      	movs	r3, #48	@ 0x30
 8000680:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000682:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000684:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000686:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000688:	4629      	mov	r1, r5
 800068a:	4650      	mov	r0, sl
 800068c:	f000 fe00 	bl	8001290 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RF_DIO1_Pin|RF_DIO0_Pin|TPU_CAN_S_Pin|TPU_R_Pin
 8000690:	f24c 0343 	movw	r3, #49219	@ 0xc043
 8000694:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000696:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000698:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800069a:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800069c:	4629      	mov	r1, r5
 800069e:	4638      	mov	r0, r7
 80006a0:	f000 fdf6 	bl	8001290 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BT_RESET_Pin;
 80006a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80006a8:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006aa:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ac:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ae:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(BT_RESET_GPIO_Port, &GPIO_InitStruct);
 80006b0:	4629      	mov	r1, r5
 80006b2:	4648      	mov	r0, r9
 80006b4:	f000 fdec 	bl	8001290 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TPU_SELECT_Pin;
 80006b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006bc:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006be:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c0:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(TPU_SELECT_GPIO_Port, &GPIO_InitStruct);
 80006c2:	4629      	mov	r1, r5
 80006c4:	4648      	mov	r0, r9
 80006c6:	f000 fde3 	bl	8001290 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TPU_G_Pin|TPU_B_Pin|SD_CD_Pin|GPS_SEL_Pin
 80006ca:	f240 33ba 	movw	r3, #954	@ 0x3ba
 80006ce:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d0:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d2:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d4:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006d6:	4629      	mov	r1, r5
 80006d8:	4640      	mov	r0, r8
 80006da:	f000 fdd9 	bl	8001290 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPS_EXTINT_Pin;
 80006de:	2320      	movs	r3, #32
 80006e0:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006e2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80006e6:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e8:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPS_EXTINT_GPIO_Port, &GPIO_InitStruct);
 80006ea:	4629      	mov	r1, r5
 80006ec:	4638      	mov	r0, r7
 80006ee:	f000 fdcf 	bl	8001290 <HAL_GPIO_Init>
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_CLOSE);
 80006f2:	4621      	mov	r1, r4
 80006f4:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 80006f8:	f000 fac8 	bl	8000c8c <HAL_SYSCFG_AnalogSwitchConfig>
}
 80006fc:	b00d      	add	sp, #52	@ 0x34
 80006fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000702:	bf00      	nop
 8000704:	58024400 	.word	0x58024400
 8000708:	58020400 	.word	0x58020400
 800070c:	58020000 	.word	0x58020000
 8000710:	58020800 	.word	0x58020800
 8000714:	58021000 	.word	0x58021000
 8000718:	58020c00 	.word	0x58020c00

0800071c <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800071c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800071e:	e7fe      	b.n	800071e <Error_Handler+0x2>

08000720 <MX_QUADSPI_Init>:
{
 8000720:	b508      	push	{r3, lr}
  hqspi.Instance = QUADSPI;
 8000722:	480a      	ldr	r0, [pc, #40]	@ (800074c <MX_QUADSPI_Init+0x2c>)
 8000724:	4b0a      	ldr	r3, [pc, #40]	@ (8000750 <MX_QUADSPI_Init+0x30>)
 8000726:	6003      	str	r3, [r0, #0]
  hqspi.Init.ClockPrescaler = 255;
 8000728:	23ff      	movs	r3, #255	@ 0xff
 800072a:	6043      	str	r3, [r0, #4]
  hqspi.Init.FifoThreshold = 1;
 800072c:	2201      	movs	r2, #1
 800072e:	6082      	str	r2, [r0, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8000730:	2300      	movs	r3, #0
 8000732:	60c3      	str	r3, [r0, #12]
  hqspi.Init.FlashSize = 1;
 8000734:	6102      	str	r2, [r0, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000736:	6143      	str	r3, [r0, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000738:	6183      	str	r3, [r0, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 800073a:	61c3      	str	r3, [r0, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 800073c:	6203      	str	r3, [r0, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800073e:	f002 f8cb 	bl	80028d8 <HAL_QSPI_Init>
 8000742:	b900      	cbnz	r0, 8000746 <MX_QUADSPI_Init+0x26>
}
 8000744:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000746:	f7ff ffe9 	bl	800071c <Error_Handler>
 800074a:	bf00      	nop
 800074c:	20000594 	.word	0x20000594
 8000750:	52005000 	.word	0x52005000

08000754 <MX_SPI1_Init>:
{
 8000754:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 8000756:	4813      	ldr	r0, [pc, #76]	@ (80007a4 <MX_SPI1_Init+0x50>)
 8000758:	4b13      	ldr	r3, [pc, #76]	@ (80007a8 <MX_SPI1_Init+0x54>)
 800075a:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800075c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000760:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000762:	2300      	movs	r3, #0
 8000764:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000766:	2203      	movs	r2, #3
 8000768:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800076a:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800076c:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800076e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000772:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000774:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000776:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000778:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800077a:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 800077c:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800077e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000782:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000784:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000786:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000788:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800078a:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800078c:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800078e:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000790:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000792:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000794:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000796:	f005 f8d5 	bl	8005944 <HAL_SPI_Init>
 800079a:	b900      	cbnz	r0, 800079e <MX_SPI1_Init+0x4a>
}
 800079c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800079e:	f7ff ffbd 	bl	800071c <Error_Handler>
 80007a2:	bf00      	nop
 80007a4:	20000490 	.word	0x20000490
 80007a8:	40013000 	.word	0x40013000

080007ac <MX_SPI3_Init>:
{
 80007ac:	b508      	push	{r3, lr}
  hspi3.Instance = SPI3;
 80007ae:	4813      	ldr	r0, [pc, #76]	@ (80007fc <MX_SPI3_Init+0x50>)
 80007b0:	4b13      	ldr	r3, [pc, #76]	@ (8000800 <MX_SPI3_Init+0x54>)
 80007b2:	6003      	str	r3, [r0, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80007b4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007b8:	6043      	str	r3, [r0, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80007ba:	2300      	movs	r3, #0
 80007bc:	6083      	str	r3, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80007be:	2203      	movs	r2, #3
 80007c0:	60c2      	str	r2, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007c2:	6103      	str	r3, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007c4:	6143      	str	r3, [r0, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80007c6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80007ca:	6182      	str	r2, [r0, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007cc:	61c3      	str	r3, [r0, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007ce:	6203      	str	r3, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80007d0:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007d2:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80007d4:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80007d6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80007da:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80007dc:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80007de:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80007e0:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80007e2:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80007e4:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80007e6:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80007e8:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80007ea:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80007ec:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80007ee:	f005 f8a9 	bl	8005944 <HAL_SPI_Init>
 80007f2:	b900      	cbnz	r0, 80007f6 <MX_SPI3_Init+0x4a>
}
 80007f4:	bd08      	pop	{r3, pc}
    Error_Handler();
 80007f6:	f7ff ff91 	bl	800071c <Error_Handler>
 80007fa:	bf00      	nop
 80007fc:	20000408 	.word	0x20000408
 8000800:	40003c00 	.word	0x40003c00

08000804 <MX_SPI4_Init>:
{
 8000804:	b508      	push	{r3, lr}
  hspi4.Instance = SPI4;
 8000806:	4810      	ldr	r0, [pc, #64]	@ (8000848 <MX_SPI4_Init+0x44>)
 8000808:	4b10      	ldr	r3, [pc, #64]	@ (800084c <MX_SPI4_Init+0x48>)
 800080a:	6003      	str	r3, [r0, #0]
  hspi4.Init.Mode = SPI_MODE_SLAVE;
 800080c:	2300      	movs	r3, #0
 800080e:	6043      	str	r3, [r0, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8000810:	6083      	str	r3, [r0, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 8000812:	2203      	movs	r2, #3
 8000814:	60c2      	str	r2, [r0, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000816:	6103      	str	r3, [r0, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000818:	6143      	str	r3, [r0, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800081a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800081e:	6182      	str	r2, [r0, #24]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000820:	6203      	str	r3, [r0, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000822:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000824:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8000826:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000828:	6343      	str	r3, [r0, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800082a:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800082c:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800082e:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000830:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000832:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000834:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000836:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000838:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800083a:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800083c:	f005 f882 	bl	8005944 <HAL_SPI_Init>
 8000840:	b900      	cbnz	r0, 8000844 <MX_SPI4_Init+0x40>
}
 8000842:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000844:	f7ff ff6a 	bl	800071c <Error_Handler>
 8000848:	20000380 	.word	0x20000380
 800084c:	40013400 	.word	0x40013400

08000850 <MX_UART7_Init>:
{
 8000850:	b508      	push	{r3, lr}
  huart7.Instance = UART7;
 8000852:	4815      	ldr	r0, [pc, #84]	@ (80008a8 <MX_UART7_Init+0x58>)
 8000854:	4b15      	ldr	r3, [pc, #84]	@ (80008ac <MX_UART7_Init+0x5c>)
 8000856:	6003      	str	r3, [r0, #0]
  huart7.Init.BaudRate = 115200;
 8000858:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800085c:	6043      	str	r3, [r0, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 800085e:	2300      	movs	r3, #0
 8000860:	6083      	str	r3, [r0, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8000862:	60c3      	str	r3, [r0, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8000864:	6103      	str	r3, [r0, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8000866:	220c      	movs	r2, #12
 8000868:	6142      	str	r2, [r0, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800086a:	6183      	str	r3, [r0, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 800086c:	61c3      	str	r3, [r0, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800086e:	6203      	str	r3, [r0, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000870:	6243      	str	r3, [r0, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000872:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8000874:	f005 ff75 	bl	8006762 <HAL_UART_Init>
 8000878:	b970      	cbnz	r0, 8000898 <MX_UART7_Init+0x48>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800087a:	2100      	movs	r1, #0
 800087c:	480a      	ldr	r0, [pc, #40]	@ (80008a8 <MX_UART7_Init+0x58>)
 800087e:	f006 f830 	bl	80068e2 <HAL_UARTEx_SetTxFifoThreshold>
 8000882:	b958      	cbnz	r0, 800089c <MX_UART7_Init+0x4c>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000884:	2100      	movs	r1, #0
 8000886:	4808      	ldr	r0, [pc, #32]	@ (80008a8 <MX_UART7_Init+0x58>)
 8000888:	f006 f850 	bl	800692c <HAL_UARTEx_SetRxFifoThreshold>
 800088c:	b940      	cbnz	r0, 80008a0 <MX_UART7_Init+0x50>
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 800088e:	4806      	ldr	r0, [pc, #24]	@ (80008a8 <MX_UART7_Init+0x58>)
 8000890:	f006 f808 	bl	80068a4 <HAL_UARTEx_DisableFifoMode>
 8000894:	b930      	cbnz	r0, 80008a4 <MX_UART7_Init+0x54>
}
 8000896:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000898:	f7ff ff40 	bl	800071c <Error_Handler>
    Error_Handler();
 800089c:	f7ff ff3e 	bl	800071c <Error_Handler>
    Error_Handler();
 80008a0:	f7ff ff3c 	bl	800071c <Error_Handler>
    Error_Handler();
 80008a4:	f7ff ff3a 	bl	800071c <Error_Handler>
 80008a8:	200002a0 	.word	0x200002a0
 80008ac:	40007800 	.word	0x40007800

080008b0 <MX_UART8_Init>:
{
 80008b0:	b508      	push	{r3, lr}
  huart8.Instance = UART8;
 80008b2:	4816      	ldr	r0, [pc, #88]	@ (800090c <MX_UART8_Init+0x5c>)
 80008b4:	4b16      	ldr	r3, [pc, #88]	@ (8000910 <MX_UART8_Init+0x60>)
 80008b6:	6003      	str	r3, [r0, #0]
  huart8.Init.BaudRate = 115200;
 80008b8:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80008bc:	6043      	str	r3, [r0, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80008be:	2100      	movs	r1, #0
 80008c0:	6081      	str	r1, [r0, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 80008c2:	60c1      	str	r1, [r0, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 80008c4:	6101      	str	r1, [r0, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 80008c6:	230c      	movs	r3, #12
 80008c8:	6143      	str	r3, [r0, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ca:	6181      	str	r1, [r0, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80008cc:	61c1      	str	r1, [r0, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008ce:	6201      	str	r1, [r0, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008d0:	6241      	str	r1, [r0, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008d2:	6281      	str	r1, [r0, #40]	@ 0x28
  if (HAL_MultiProcessor_Init(&huart8, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 80008d4:	460a      	mov	r2, r1
 80008d6:	f005 ff77 	bl	80067c8 <HAL_MultiProcessor_Init>
 80008da:	b970      	cbnz	r0, 80008fa <MX_UART8_Init+0x4a>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008dc:	2100      	movs	r1, #0
 80008de:	480b      	ldr	r0, [pc, #44]	@ (800090c <MX_UART8_Init+0x5c>)
 80008e0:	f005 ffff 	bl	80068e2 <HAL_UARTEx_SetTxFifoThreshold>
 80008e4:	b958      	cbnz	r0, 80008fe <MX_UART8_Init+0x4e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008e6:	2100      	movs	r1, #0
 80008e8:	4808      	ldr	r0, [pc, #32]	@ (800090c <MX_UART8_Init+0x5c>)
 80008ea:	f006 f81f 	bl	800692c <HAL_UARTEx_SetRxFifoThreshold>
 80008ee:	b940      	cbnz	r0, 8000902 <MX_UART8_Init+0x52>
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 80008f0:	4806      	ldr	r0, [pc, #24]	@ (800090c <MX_UART8_Init+0x5c>)
 80008f2:	f005 ffd7 	bl	80068a4 <HAL_UARTEx_DisableFifoMode>
 80008f6:	b930      	cbnz	r0, 8000906 <MX_UART8_Init+0x56>
}
 80008f8:	bd08      	pop	{r3, pc}
    Error_Handler();
 80008fa:	f7ff ff0f 	bl	800071c <Error_Handler>
    Error_Handler();
 80008fe:	f7ff ff0d 	bl	800071c <Error_Handler>
    Error_Handler();
 8000902:	f7ff ff0b 	bl	800071c <Error_Handler>
    Error_Handler();
 8000906:	f7ff ff09 	bl	800071c <Error_Handler>
 800090a:	bf00      	nop
 800090c:	2000020c 	.word	0x2000020c
 8000910:	40007c00 	.word	0x40007c00

08000914 <MX_FDCAN2_Init>:
{
 8000914:	b508      	push	{r3, lr}
  hfdcan2.Instance = FDCAN2;
 8000916:	4814      	ldr	r0, [pc, #80]	@ (8000968 <MX_FDCAN2_Init+0x54>)
 8000918:	4b14      	ldr	r3, [pc, #80]	@ (800096c <MX_FDCAN2_Init+0x58>)
 800091a:	6003      	str	r3, [r0, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800091c:	2300      	movs	r3, #0
 800091e:	6083      	str	r3, [r0, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000920:	60c3      	str	r3, [r0, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8000922:	7403      	strb	r3, [r0, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000924:	7443      	strb	r3, [r0, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000926:	7483      	strb	r3, [r0, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 8000928:	2210      	movs	r2, #16
 800092a:	6142      	str	r2, [r0, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 800092c:	2201      	movs	r2, #1
 800092e:	6182      	str	r2, [r0, #24]
  hfdcan2.Init.NominalTimeSeg1 = 1;
 8000930:	61c2      	str	r2, [r0, #28]
  hfdcan2.Init.NominalTimeSeg2 = 1;
 8000932:	6202      	str	r2, [r0, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8000934:	6242      	str	r2, [r0, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8000936:	6282      	str	r2, [r0, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8000938:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 800093a:	6302      	str	r2, [r0, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 800093c:	6343      	str	r3, [r0, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 800093e:	6383      	str	r3, [r0, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 8000940:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 8000942:	6403      	str	r3, [r0, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000944:	2204      	movs	r2, #4
 8000946:	6442      	str	r2, [r0, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 8000948:	6483      	str	r3, [r0, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800094a:	64c2      	str	r2, [r0, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 800094c:	6503      	str	r3, [r0, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800094e:	6542      	str	r2, [r0, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 8000950:	6583      	str	r3, [r0, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8000952:	65c3      	str	r3, [r0, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 8000954:	6603      	str	r3, [r0, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000956:	6643      	str	r3, [r0, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000958:	6682      	str	r2, [r0, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800095a:	f000 fb4f 	bl	8000ffc <HAL_FDCAN_Init>
 800095e:	b900      	cbnz	r0, 8000962 <MX_FDCAN2_Init+0x4e>
}
 8000960:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000962:	f7ff fedb 	bl	800071c <Error_Handler>
 8000966:	bf00      	nop
 8000968:	200005e0 	.word	0x200005e0
 800096c:	4000a400 	.word	0x4000a400

08000970 <MX_USART1_UART_Init>:
{
 8000970:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8000972:	4815      	ldr	r0, [pc, #84]	@ (80009c8 <MX_USART1_UART_Init+0x58>)
 8000974:	4b15      	ldr	r3, [pc, #84]	@ (80009cc <MX_USART1_UART_Init+0x5c>)
 8000976:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8000978:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800097c:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800097e:	2300      	movs	r3, #0
 8000980:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000982:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000984:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000986:	220c      	movs	r2, #12
 8000988:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800098a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800098c:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800098e:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000990:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000992:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000994:	f005 fee5 	bl	8006762 <HAL_UART_Init>
 8000998:	b970      	cbnz	r0, 80009b8 <MX_USART1_UART_Init+0x48>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800099a:	2100      	movs	r1, #0
 800099c:	480a      	ldr	r0, [pc, #40]	@ (80009c8 <MX_USART1_UART_Init+0x58>)
 800099e:	f005 ffa0 	bl	80068e2 <HAL_UARTEx_SetTxFifoThreshold>
 80009a2:	b958      	cbnz	r0, 80009bc <MX_USART1_UART_Init+0x4c>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009a4:	2100      	movs	r1, #0
 80009a6:	4808      	ldr	r0, [pc, #32]	@ (80009c8 <MX_USART1_UART_Init+0x58>)
 80009a8:	f005 ffc0 	bl	800692c <HAL_UARTEx_SetRxFifoThreshold>
 80009ac:	b940      	cbnz	r0, 80009c0 <MX_USART1_UART_Init+0x50>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80009ae:	4806      	ldr	r0, [pc, #24]	@ (80009c8 <MX_USART1_UART_Init+0x58>)
 80009b0:	f005 ff78 	bl	80068a4 <HAL_UARTEx_DisableFifoMode>
 80009b4:	b930      	cbnz	r0, 80009c4 <MX_USART1_UART_Init+0x54>
}
 80009b6:	bd08      	pop	{r3, pc}
    Error_Handler();
 80009b8:	f7ff feb0 	bl	800071c <Error_Handler>
    Error_Handler();
 80009bc:	f7ff feae 	bl	800071c <Error_Handler>
    Error_Handler();
 80009c0:	f7ff feac 	bl	800071c <Error_Handler>
    Error_Handler();
 80009c4:	f7ff feaa 	bl	800071c <Error_Handler>
 80009c8:	20000178 	.word	0x20000178
 80009cc:	40011000 	.word	0x40011000

080009d0 <MX_TIM2_Init>:
{
 80009d0:	b500      	push	{lr}
 80009d2:	b089      	sub	sp, #36	@ 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009d4:	2300      	movs	r3, #0
 80009d6:	9305      	str	r3, [sp, #20]
 80009d8:	9306      	str	r3, [sp, #24]
 80009da:	9307      	str	r3, [sp, #28]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80009dc:	9301      	str	r3, [sp, #4]
 80009de:	9302      	str	r3, [sp, #8]
 80009e0:	9303      	str	r3, [sp, #12]
 80009e2:	9304      	str	r3, [sp, #16]
  htim2.Instance = TIM2;
 80009e4:	4814      	ldr	r0, [pc, #80]	@ (8000a38 <MX_TIM2_Init+0x68>)
 80009e6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009ea:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 0;
 80009ec:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ee:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 4294967295;
 80009f0:	f04f 32ff 	mov.w	r2, #4294967295
 80009f4:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009f6:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009f8:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80009fa:	f005 f93f 	bl	8005c7c <HAL_TIM_IC_Init>
 80009fe:	b9a8      	cbnz	r0, 8000a2c <MX_TIM2_Init+0x5c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a00:	2300      	movs	r3, #0
 8000a02:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a04:	9307      	str	r3, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a06:	a905      	add	r1, sp, #20
 8000a08:	480b      	ldr	r0, [pc, #44]	@ (8000a38 <MX_TIM2_Init+0x68>)
 8000a0a:	f005 fa17 	bl	8005e3c <HAL_TIMEx_MasterConfigSynchronization>
 8000a0e:	b978      	cbnz	r0, 8000a30 <MX_TIM2_Init+0x60>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000a10:	2200      	movs	r2, #0
 8000a12:	9201      	str	r2, [sp, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000a14:	2301      	movs	r3, #1
 8000a16:	9302      	str	r3, [sp, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000a18:	9203      	str	r2, [sp, #12]
  sConfigIC.ICFilter = 0;
 8000a1a:	9204      	str	r2, [sp, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000a1c:	a901      	add	r1, sp, #4
 8000a1e:	4806      	ldr	r0, [pc, #24]	@ (8000a38 <MX_TIM2_Init+0x68>)
 8000a20:	f005 f9a6 	bl	8005d70 <HAL_TIM_IC_ConfigChannel>
 8000a24:	b930      	cbnz	r0, 8000a34 <MX_TIM2_Init+0x64>
}
 8000a26:	b009      	add	sp, #36	@ 0x24
 8000a28:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000a2c:	f7ff fe76 	bl	800071c <Error_Handler>
    Error_Handler();
 8000a30:	f7ff fe74 	bl	800071c <Error_Handler>
    Error_Handler();
 8000a34:	f7ff fe72 	bl	800071c <Error_Handler>
 8000a38:	20000334 	.word	0x20000334

08000a3c <MX_SDMMC1_SD_Init>:
{
 8000a3c:	b508      	push	{r3, lr}
  hsd1.Instance = SDMMC1;
 8000a3e:	4808      	ldr	r0, [pc, #32]	@ (8000a60 <MX_SDMMC1_SD_Init+0x24>)
 8000a40:	4b08      	ldr	r3, [pc, #32]	@ (8000a64 <MX_SDMMC1_SD_Init+0x28>)
 8000a42:	6003      	str	r3, [r0, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000a44:	2300      	movs	r3, #0
 8000a46:	6043      	str	r3, [r0, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000a48:	6083      	str	r3, [r0, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8000a4a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a4e:	60c2      	str	r2, [r0, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000a50:	6103      	str	r3, [r0, #16]
  hsd1.Init.ClockDiv = 0;
 8000a52:	6143      	str	r3, [r0, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8000a54:	f004 ff11 	bl	800587a <HAL_SD_Init>
 8000a58:	b900      	cbnz	r0, 8000a5c <MX_SDMMC1_SD_Init+0x20>
}
 8000a5a:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000a5c:	f7ff fe5e 	bl	800071c <Error_Handler>
 8000a60:	20000518 	.word	0x20000518
 8000a64:	52007000 	.word	0x52007000

08000a68 <SystemClock_Config>:
{
 8000a68:	b500      	push	{lr}
 8000a6a:	b09d      	sub	sp, #116	@ 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a6c:	224c      	movs	r2, #76	@ 0x4c
 8000a6e:	2100      	movs	r1, #0
 8000a70:	a809      	add	r0, sp, #36	@ 0x24
 8000a72:	f008 fdab 	bl	80095cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a76:	2220      	movs	r2, #32
 8000a78:	2100      	movs	r1, #0
 8000a7a:	a801      	add	r0, sp, #4
 8000a7c:	f008 fda6 	bl	80095cc <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000a80:	2002      	movs	r0, #2
 8000a82:	f001 fec9 	bl	8002818 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000a86:	2300      	movs	r3, #0
 8000a88:	9300      	str	r3, [sp, #0]
 8000a8a:	4b25      	ldr	r3, [pc, #148]	@ (8000b20 <SystemClock_Config+0xb8>)
 8000a8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a8e:	f022 0201 	bic.w	r2, r2, #1
 8000a92:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a96:	f003 0301 	and.w	r3, r3, #1
 8000a9a:	9300      	str	r3, [sp, #0]
 8000a9c:	4a21      	ldr	r2, [pc, #132]	@ (8000b24 <SystemClock_Config+0xbc>)
 8000a9e:	6993      	ldr	r3, [r2, #24]
 8000aa0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000aa4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000aa8:	6193      	str	r3, [r2, #24]
 8000aaa:	6993      	ldr	r3, [r2, #24]
 8000aac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ab0:	9300      	str	r3, [sp, #0]
 8000ab2:	9b00      	ldr	r3, [sp, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000ab4:	4b1b      	ldr	r3, [pc, #108]	@ (8000b24 <SystemClock_Config+0xbc>)
 8000ab6:	699b      	ldr	r3, [r3, #24]
 8000ab8:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8000abc:	d0fa      	beq.n	8000ab4 <SystemClock_Config+0x4c>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ac2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ac6:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ac8:	2302      	movs	r3, #2
 8000aca:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000acc:	9313      	str	r3, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000ace:	9314      	str	r3, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000ad0:	220c      	movs	r2, #12
 8000ad2:	9215      	str	r2, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000ad4:	9316      	str	r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000ad6:	2103      	movs	r1, #3
 8000ad8:	9117      	str	r1, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ada:	9318      	str	r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000adc:	9219      	str	r2, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000ade:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	931b      	str	r3, [sp, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ae4:	a809      	add	r0, sp, #36	@ 0x24
 8000ae6:	f001 ff4b 	bl	8002980 <HAL_RCC_OscConfig>
 8000aea:	b9a8      	cbnz	r0, 8000b18 <SystemClock_Config+0xb0>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aec:	233f      	movs	r3, #63	@ 0x3f
 8000aee:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000af0:	2303      	movs	r3, #3
 8000af2:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000af4:	2300      	movs	r3, #0
 8000af6:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000af8:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000afa:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000afc:	2240      	movs	r2, #64	@ 0x40
 8000afe:	9206      	str	r2, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b00:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b04:	9207      	str	r2, [sp, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000b06:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b08:	2101      	movs	r1, #1
 8000b0a:	a801      	add	r0, sp, #4
 8000b0c:	f002 fb8c 	bl	8003228 <HAL_RCC_ClockConfig>
 8000b10:	b920      	cbnz	r0, 8000b1c <SystemClock_Config+0xb4>
}
 8000b12:	b01d      	add	sp, #116	@ 0x74
 8000b14:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000b18:	f7ff fe00 	bl	800071c <Error_Handler>
    Error_Handler();
 8000b1c:	f7ff fdfe 	bl	800071c <Error_Handler>
 8000b20:	58000400 	.word	0x58000400
 8000b24:	58024800 	.word	0x58024800

08000b28 <main>:
{
 8000b28:	b508      	push	{r3, lr}
  MPU_Config();
 8000b2a:	f7ff fc43 	bl	80003b4 <MPU_Config>
  HAL_Init();
 8000b2e:	f000 f853 	bl	8000bd8 <HAL_Init>
  SystemClock_Config();
 8000b32:	f7ff ff99 	bl	8000a68 <SystemClock_Config>
  Set_LED_Color(LED_BLUE);
 8000b36:	2003      	movs	r0, #3
 8000b38:	f7ff fc66 	bl	8000408 <Set_LED_Color>
  MX_GPIO_Init();
 8000b3c:	f7ff fd12 	bl	8000564 <MX_GPIO_Init>
  MX_QUADSPI_Init();
 8000b40:	f7ff fdee 	bl	8000720 <MX_QUADSPI_Init>
  MX_SPI1_Init();
 8000b44:	f7ff fe06 	bl	8000754 <MX_SPI1_Init>
  MX_SPI3_Init();
 8000b48:	f7ff fe30 	bl	80007ac <MX_SPI3_Init>
  MX_SPI4_Init();
 8000b4c:	f7ff fe5a 	bl	8000804 <MX_SPI4_Init>
  MX_UART7_Init();
 8000b50:	f7ff fe7e 	bl	8000850 <MX_UART7_Init>
  MX_UART8_Init();
 8000b54:	f7ff feac 	bl	80008b0 <MX_UART8_Init>
  MX_FDCAN2_Init();
 8000b58:	f7ff fedc 	bl	8000914 <MX_FDCAN2_Init>
  MX_USART1_UART_Init();
 8000b5c:	f7ff ff08 	bl	8000970 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000b60:	f7ff ff36 	bl	80009d0 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 8000b64:	f007 f8e2 	bl	8007d2c <MX_USB_DEVICE_Init>
  MX_SDMMC1_SD_Init();
 8000b68:	f7ff ff68 	bl	8000a3c <MX_SDMMC1_SD_Init>
HAL_Delay(1000);
 8000b6c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b70:	f000 f872 	bl	8000c58 <HAL_Delay>
Set_LED_Color(LED_GREEN);
 8000b74:	2002      	movs	r0, #2
 8000b76:	f7ff fc47 	bl	8000408 <Set_LED_Color>
    CDC_Transmit_FS((uint8_t *)"Hello from TPU!\r\n", 22);
 8000b7a:	2116      	movs	r1, #22
 8000b7c:	4801      	ldr	r0, [pc, #4]	@ (8000b84 <main+0x5c>)
 8000b7e:	f007 fba5 	bl	80082cc <CDC_Transmit_FS>
  while (1)
 8000b82:	e7fa      	b.n	8000b7a <main+0x52>
 8000b84:	0800a5cc 	.word	0x0800a5cc

08000b88 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000b88:	4b10      	ldr	r3, [pc, #64]	@ (8000bcc <HAL_InitTick+0x44>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	b90b      	cbnz	r3, 8000b92 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8000b8e:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000b90:	4770      	bx	lr
{
 8000b92:	b510      	push	{r4, lr}
 8000b94:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000b96:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8000b9e:	4a0c      	ldr	r2, [pc, #48]	@ (8000bd0 <HAL_InitTick+0x48>)
 8000ba0:	6810      	ldr	r0, [r2, #0]
 8000ba2:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ba6:	f000 f8e1 	bl	8000d6c <HAL_SYSTICK_Config>
 8000baa:	b968      	cbnz	r0, 8000bc8 <HAL_InitTick+0x40>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bac:	2c0f      	cmp	r4, #15
 8000bae:	d901      	bls.n	8000bb4 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8000bb0:	2001      	movs	r0, #1
 8000bb2:	e00a      	b.n	8000bca <HAL_InitTick+0x42>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4621      	mov	r1, r4
 8000bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bbc:	f000 f8c2 	bl	8000d44 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bc0:	4b04      	ldr	r3, [pc, #16]	@ (8000bd4 <HAL_InitTick+0x4c>)
 8000bc2:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8000bc4:	2000      	movs	r0, #0
 8000bc6:	e000      	b.n	8000bca <HAL_InitTick+0x42>
      return HAL_ERROR;
 8000bc8:	2001      	movs	r0, #1
}
 8000bca:	bd10      	pop	{r4, pc}
 8000bcc:	20000000 	.word	0x20000000
 8000bd0:	2000000c 	.word	0x2000000c
 8000bd4:	20000004 	.word	0x20000004

08000bd8 <HAL_Init>:
{
 8000bd8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bda:	2003      	movs	r0, #3
 8000bdc:	f000 f8a0 	bl	8000d20 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000be0:	f002 fa26 	bl	8003030 <HAL_RCC_GetSysClockFreq>
 8000be4:	490f      	ldr	r1, [pc, #60]	@ (8000c24 <HAL_Init+0x4c>)
 8000be6:	698b      	ldr	r3, [r1, #24]
 8000be8:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8000bec:	4a0e      	ldr	r2, [pc, #56]	@ (8000c28 <HAL_Init+0x50>)
 8000bee:	5cd3      	ldrb	r3, [r2, r3]
 8000bf0:	f003 031f 	and.w	r3, r3, #31
 8000bf4:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000bf6:	698b      	ldr	r3, [r1, #24]
 8000bf8:	f003 030f 	and.w	r3, r3, #15
 8000bfc:	5cd3      	ldrb	r3, [r2, r3]
 8000bfe:	f003 031f 	and.w	r3, r3, #31
 8000c02:	fa20 f303 	lsr.w	r3, r0, r3
 8000c06:	4a09      	ldr	r2, [pc, #36]	@ (8000c2c <HAL_Init+0x54>)
 8000c08:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8000c0a:	4b09      	ldr	r3, [pc, #36]	@ (8000c30 <HAL_Init+0x58>)
 8000c0c:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c0e:	200f      	movs	r0, #15
 8000c10:	f7ff ffba 	bl	8000b88 <HAL_InitTick>
 8000c14:	b110      	cbz	r0, 8000c1c <HAL_Init+0x44>
    return HAL_ERROR;
 8000c16:	2401      	movs	r4, #1
}
 8000c18:	4620      	mov	r0, r4
 8000c1a:	bd10      	pop	{r4, pc}
 8000c1c:	4604      	mov	r4, r0
  HAL_MspInit();
 8000c1e:	f000 fc4d 	bl	80014bc <HAL_MspInit>
  return HAL_OK;
 8000c22:	e7f9      	b.n	8000c18 <HAL_Init+0x40>
 8000c24:	58024400 	.word	0x58024400
 8000c28:	0800a688 	.word	0x0800a688
 8000c2c:	20000008 	.word	0x20000008
 8000c30:	2000000c 	.word	0x2000000c

08000c34 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000c34:	4b03      	ldr	r3, [pc, #12]	@ (8000c44 <HAL_IncTick+0x10>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	4a03      	ldr	r2, [pc, #12]	@ (8000c48 <HAL_IncTick+0x14>)
 8000c3a:	6811      	ldr	r1, [r2, #0]
 8000c3c:	440b      	add	r3, r1
 8000c3e:	6013      	str	r3, [r2, #0]
}
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	20000000 	.word	0x20000000
 8000c48:	20000680 	.word	0x20000680

08000c4c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000c4c:	4b01      	ldr	r3, [pc, #4]	@ (8000c54 <HAL_GetTick+0x8>)
 8000c4e:	6818      	ldr	r0, [r3, #0]
}
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	20000680 	.word	0x20000680

08000c58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c58:	b538      	push	{r3, r4, r5, lr}
 8000c5a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000c5c:	f7ff fff6 	bl	8000c4c <HAL_GetTick>
 8000c60:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c62:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000c66:	d002      	beq.n	8000c6e <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c68:	4b04      	ldr	r3, [pc, #16]	@ (8000c7c <HAL_Delay+0x24>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c6e:	f7ff ffed 	bl	8000c4c <HAL_GetTick>
 8000c72:	1b40      	subs	r0, r0, r5
 8000c74:	42a0      	cmp	r0, r4
 8000c76:	d3fa      	bcc.n	8000c6e <HAL_Delay+0x16>
  {
  }
}
 8000c78:	bd38      	pop	{r3, r4, r5, pc}
 8000c7a:	bf00      	nop
 8000c7c:	20000000 	.word	0x20000000

08000c80 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8000c80:	4b01      	ldr	r3, [pc, #4]	@ (8000c88 <HAL_GetREVID+0x8>)
 8000c82:	6818      	ldr	r0, [r3, #0]
}
 8000c84:	0c00      	lsrs	r0, r0, #16
 8000c86:	4770      	bx	lr
 8000c88:	5c001000 	.word	0x5c001000

08000c8c <HAL_SYSCFG_AnalogSwitchConfig>:
{
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8000c8c:	4a03      	ldr	r2, [pc, #12]	@ (8000c9c <HAL_SYSCFG_AnalogSwitchConfig+0x10>)
 8000c8e:	6853      	ldr	r3, [r2, #4]
 8000c90:	ea23 0300 	bic.w	r3, r3, r0
 8000c94:	430b      	orrs	r3, r1
 8000c96:	6053      	str	r3, [r2, #4]
}
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	58000400 	.word	0x58000400

08000ca0 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8000ca0:	2800      	cmp	r0, #0
 8000ca2:	db07      	blt.n	8000cb4 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ca4:	f000 021f 	and.w	r2, r0, #31
 8000ca8:	0940      	lsrs	r0, r0, #5
 8000caa:	2301      	movs	r3, #1
 8000cac:	4093      	lsls	r3, r2
 8000cae:	4a02      	ldr	r2, [pc, #8]	@ (8000cb8 <__NVIC_EnableIRQ+0x18>)
 8000cb0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	e000e100 	.word	0xe000e100

08000cbc <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000cbc:	2800      	cmp	r0, #0
 8000cbe:	db04      	blt.n	8000cca <__NVIC_SetPriority+0xe>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cc0:	0109      	lsls	r1, r1, #4
 8000cc2:	b2c9      	uxtb	r1, r1
 8000cc4:	4b04      	ldr	r3, [pc, #16]	@ (8000cd8 <__NVIC_SetPriority+0x1c>)
 8000cc6:	5419      	strb	r1, [r3, r0]
 8000cc8:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cca:	f000 000f 	and.w	r0, r0, #15
 8000cce:	0109      	lsls	r1, r1, #4
 8000cd0:	b2c9      	uxtb	r1, r1
 8000cd2:	4b02      	ldr	r3, [pc, #8]	@ (8000cdc <__NVIC_SetPriority+0x20>)
 8000cd4:	5419      	strb	r1, [r3, r0]
  }
}
 8000cd6:	4770      	bx	lr
 8000cd8:	e000e400 	.word	0xe000e400
 8000cdc:	e000ed14 	.word	0xe000ed14

08000ce0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ce0:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ce2:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ce6:	f1c0 0c07 	rsb	ip, r0, #7
 8000cea:	f1bc 0f04 	cmp.w	ip, #4
 8000cee:	bf28      	it	cs
 8000cf0:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cf4:	1d03      	adds	r3, r0, #4
 8000cf6:	2b06      	cmp	r3, #6
 8000cf8:	d90f      	bls.n	8000d1a <NVIC_EncodePriority+0x3a>
 8000cfa:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cfc:	f04f 3eff 	mov.w	lr, #4294967295
 8000d00:	fa0e f00c 	lsl.w	r0, lr, ip
 8000d04:	ea21 0100 	bic.w	r1, r1, r0
 8000d08:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d0a:	fa0e fe03 	lsl.w	lr, lr, r3
 8000d0e:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8000d12:	ea41 0002 	orr.w	r0, r1, r2
 8000d16:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	e7ee      	b.n	8000cfc <NVIC_EncodePriority+0x1c>
	...

08000d20 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d20:	4906      	ldr	r1, [pc, #24]	@ (8000d3c <HAL_NVIC_SetPriorityGrouping+0x1c>)
 8000d22:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d24:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000d28:	041b      	lsls	r3, r3, #16
 8000d2a:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d2c:	0200      	lsls	r0, r0, #8
 8000d2e:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d32:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000d34:	4a02      	ldr	r2, [pc, #8]	@ (8000d40 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000d36:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8000d38:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000d3a:	4770      	bx	lr
 8000d3c:	e000ed00 	.word	0xe000ed00
 8000d40:	05fa0000 	.word	0x05fa0000

08000d44 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d44:	b510      	push	{r4, lr}
 8000d46:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d48:	4b05      	ldr	r3, [pc, #20]	@ (8000d60 <HAL_NVIC_SetPriority+0x1c>)
 8000d4a:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d4c:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000d50:	f7ff ffc6 	bl	8000ce0 <NVIC_EncodePriority>
 8000d54:	4601      	mov	r1, r0
 8000d56:	4620      	mov	r0, r4
 8000d58:	f7ff ffb0 	bl	8000cbc <__NVIC_SetPriority>
}
 8000d5c:	bd10      	pop	{r4, pc}
 8000d5e:	bf00      	nop
 8000d60:	e000ed00 	.word	0xe000ed00

08000d64 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d64:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d66:	f7ff ff9b 	bl	8000ca0 <__NVIC_EnableIRQ>
}
 8000d6a:	bd08      	pop	{r3, pc}

08000d6c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d6c:	3801      	subs	r0, #1
 8000d6e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d72:	d20b      	bcs.n	8000d8c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d74:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000d78:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d7a:	4a05      	ldr	r2, [pc, #20]	@ (8000d90 <HAL_SYSTICK_Config+0x24>)
 8000d7c:	21f0      	movs	r1, #240	@ 0xf0
 8000d7e:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d82:	2000      	movs	r0, #0
 8000d84:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d86:	2207      	movs	r2, #7
 8000d88:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d8a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000d8c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000d8e:	4770      	bx	lr
 8000d90:	e000ed00 	.word	0xe000ed00

08000d94 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000d94:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000d98:	4b04      	ldr	r3, [pc, #16]	@ (8000dac <HAL_MPU_Disable+0x18>)
 8000d9a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000d9c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000da0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000da2:	2200      	movs	r2, #0
 8000da4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop
 8000dac:	e000ed00 	.word	0xe000ed00

08000db0 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000db0:	f040 0001 	orr.w	r0, r0, #1
 8000db4:	4b05      	ldr	r3, [pc, #20]	@ (8000dcc <HAL_MPU_Enable+0x1c>)
 8000db6:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000dba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000dbc:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000dc0:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000dc2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000dc6:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000dca:	4770      	bx	lr
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000dd0:	7843      	ldrb	r3, [r0, #1]
 8000dd2:	4a14      	ldr	r2, [pc, #80]	@ (8000e24 <HAL_MPU_ConfigRegion+0x54>)
 8000dd4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000dd8:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8000ddc:	f023 0301 	bic.w	r3, r3, #1
 8000de0:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000de4:	6843      	ldr	r3, [r0, #4]
 8000de6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000dea:	7b01      	ldrb	r1, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000dec:	7ac3      	ldrb	r3, [r0, #11]
 8000dee:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000df0:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000df4:	7a81      	ldrb	r1, [r0, #10]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000df6:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000dfa:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000dfc:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000e00:	7b81      	ldrb	r1, [r0, #14]
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000e02:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000e06:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000e08:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000e0c:	7a41      	ldrb	r1, [r0, #9]
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000e0e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000e12:	7a01      	ldrb	r1, [r0, #8]
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000e14:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000e18:	7801      	ldrb	r1, [r0, #0]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000e1a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000e1c:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	e000ed00 	.word	0xe000ed00

08000e28 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8000e28:	b430      	push	{r4, r5}
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8000e2a:	6b41      	ldr	r1, [r0, #52]	@ 0x34

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8000e2c:	6804      	ldr	r4, [r0, #0]
 8000e2e:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8000e32:	4a6f      	ldr	r2, [pc, #444]	@ (8000ff0 <FDCAN_CalcultateRamBlockAddresses+0x1c8>)
 8000e34:	4013      	ands	r3, r2
 8000e36:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 8000e3a:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8000e3e:	6804      	ldr	r4, [r0, #0]
 8000e40:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8000e44:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8000e48:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8000e4a:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8000e4e:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8000e52:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8000e54:	440b      	add	r3, r1
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8000e56:	6804      	ldr	r4, [r0, #0]
 8000e58:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8000e5c:	4011      	ands	r1, r2
 8000e5e:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000e62:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8000e66:	6804      	ldr	r4, [r0, #0]
 8000e68:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8000e6c:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8000e70:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8000e72:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e76:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8000e7a:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8000e7c:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8000e80:	6804      	ldr	r4, [r0, #0]
 8000e82:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8000e86:	4011      	ands	r1, r2
 8000e88:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000e8c:	f8c4 10a0 	str.w	r1, [r4, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8000e90:	6804      	ldr	r4, [r0, #0]
 8000e92:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8000e96:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8000e9a:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8000e9c:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ea0:	f8c4 10a0 	str.w	r1, [r4, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8000ea4:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8000ea6:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8000ea8:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8000eac:	6804      	ldr	r4, [r0, #0]
 8000eae:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8000eb2:	4011      	ands	r1, r2
 8000eb4:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000eb8:	f8c4 10b0 	str.w	r1, [r4, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8000ebc:	6804      	ldr	r4, [r0, #0]
 8000ebe:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8000ec2:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8000ec6:	6c85      	ldr	r5, [r0, #72]	@ 0x48
 8000ec8:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ecc:	f8c4 10b0 	str.w	r1, [r4, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8000ed0:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8000ed2:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8000ed4:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8000ed8:	6804      	ldr	r4, [r0, #0]
 8000eda:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 8000ede:	4011      	ands	r1, r2
 8000ee0:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000ee4:	f8c4 10ac 	str.w	r1, [r4, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8000ee8:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8000eea:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8000eec:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8000ef0:	6804      	ldr	r4, [r0, #0]
 8000ef2:	f8d4 10f0 	ldr.w	r1, [r4, #240]	@ 0xf0
 8000ef6:	4011      	ands	r1, r2
 8000ef8:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000efc:	f8c4 10f0 	str.w	r1, [r4, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8000f00:	6804      	ldr	r4, [r0, #0]
 8000f02:	f8d4 10f0 	ldr.w	r1, [r4, #240]	@ 0xf0
 8000f06:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
 8000f0a:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 8000f0c:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f10:	f8c4 10f0 	str.w	r1, [r4, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8000f14:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8000f16:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8000f1a:	6804      	ldr	r4, [r0, #0]
 8000f1c:	f8d4 10c0 	ldr.w	r1, [r4, #192]	@ 0xc0
 8000f20:	400a      	ands	r2, r1
 8000f22:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
 8000f26:	f8c4 30c0 	str.w	r3, [r4, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8000f2a:	6802      	ldr	r2, [r0, #0]
 8000f2c:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8000f30:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8000f34:	6dc1      	ldr	r1, [r0, #92]	@ 0x5c
 8000f36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f3a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8000f3e:	6802      	ldr	r2, [r0, #0]
 8000f40:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8000f44:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8000f48:	6e01      	ldr	r1, [r0, #96]	@ 0x60
 8000f4a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8000f4e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8000f52:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8000f54:	4a27      	ldr	r2, [pc, #156]	@ (8000ff4 <FDCAN_CalcultateRamBlockAddresses+0x1cc>)
 8000f56:	441a      	add	r2, r3
 8000f58:	0092      	lsls	r2, r2, #2
 8000f5a:	66c2      	str	r2, [r0, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8000f5c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8000f5e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8000f62:	6703      	str	r3, [r0, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8000f64:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8000f66:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8000f6a:	6743      	str	r3, [r0, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8000f6c:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8000f6e:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8000f70:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8000f74:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000f78:	6783      	str	r3, [r0, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8000f7a:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8000f7c:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8000f7e:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8000f82:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000f86:	67c3      	str	r3, [r0, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8000f88:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8000f8a:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8000f8c:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8000f90:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000f94:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8000f98:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8000f9a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8000f9e:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8000fa2:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8000fa4:	6dc4      	ldr	r4, [r0, #92]	@ 0x5c
 8000fa6:	fb01 fc04 	mul.w	ip, r1, r4
 8000faa:	eb03 038c 	add.w	r3, r3, ip, lsl #2
 8000fae:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8000fb2:	6e04      	ldr	r4, [r0, #96]	@ 0x60
 8000fb4:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8000fb8:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000fbc:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8000fc0:	490d      	ldr	r1, [pc, #52]	@ (8000ff8 <FDCAN_CalcultateRamBlockAddresses+0x1d0>)
 8000fc2:	428b      	cmp	r3, r1
 8000fc4:	d90d      	bls.n	8000fe2 <FDCAN_CalcultateRamBlockAddresses+0x1ba>
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8000fc6:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8000fca:	f043 0320 	orr.w	r3, r3, #32
 8000fce:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98

    return HAL_ERROR;
 8000fd8:	2001      	movs	r0, #1
 8000fda:	e007      	b.n	8000fec <FDCAN_CalcultateRamBlockAddresses+0x1c4>
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	f842 3b04 	str.w	r3, [r2], #4
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8000fe2:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d8f8      	bhi.n	8000fdc <FDCAN_CalcultateRamBlockAddresses+0x1b4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8000fea:	2000      	movs	r0, #0
}
 8000fec:	bc30      	pop	{r4, r5}
 8000fee:	4770      	bx	lr
 8000ff0:	ffff0003 	.word	0xffff0003
 8000ff4:	10002b00 	.word	0x10002b00
 8000ff8:	4000d3fc 	.word	0x4000d3fc

08000ffc <HAL_FDCAN_Init>:
{
 8000ffc:	b530      	push	{r4, r5, lr}
 8000ffe:	b095      	sub	sp, #84	@ 0x54
 8001000:	4604      	mov	r4, r0
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8001002:	224c      	movs	r2, #76	@ 0x4c
 8001004:	49a0      	ldr	r1, [pc, #640]	@ (8001288 <HAL_FDCAN_Init+0x28c>)
 8001006:	a801      	add	r0, sp, #4
 8001008:	f008 fb5b 	bl	80096c2 <memcpy>
  if (hfdcan == NULL)
 800100c:	2c00      	cmp	r4, #0
 800100e:	f000 8138 	beq.w	8001282 <HAL_FDCAN_Init+0x286>
  if (hfdcan->Instance == FDCAN1)
 8001012:	6823      	ldr	r3, [r4, #0]
 8001014:	4a9d      	ldr	r2, [pc, #628]	@ (800128c <HAL_FDCAN_Init+0x290>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d020      	beq.n	800105c <HAL_FDCAN_Init+0x60>
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800101a:	f894 3098 	ldrb.w	r3, [r4, #152]	@ 0x98
 800101e:	b30b      	cbz	r3, 8001064 <HAL_FDCAN_Init+0x68>
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001020:	6822      	ldr	r2, [r4, #0]
 8001022:	6993      	ldr	r3, [r2, #24]
 8001024:	f023 0310 	bic.w	r3, r3, #16
 8001028:	6193      	str	r3, [r2, #24]
  tickstart = HAL_GetTick();
 800102a:	f7ff fe0f 	bl	8000c4c <HAL_GetTick>
 800102e:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001030:	6823      	ldr	r3, [r4, #0]
 8001032:	699a      	ldr	r2, [r3, #24]
 8001034:	f012 0f08 	tst.w	r2, #8
 8001038:	d01a      	beq.n	8001070 <HAL_FDCAN_Init+0x74>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800103a:	f7ff fe07 	bl	8000c4c <HAL_GetTick>
 800103e:	1b43      	subs	r3, r0, r5
 8001040:	2b0a      	cmp	r3, #10
 8001042:	d9f5      	bls.n	8001030 <HAL_FDCAN_Init+0x34>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001044:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8001048:	f043 0301 	orr.w	r3, r3, #1
 800104c:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001050:	2303      	movs	r3, #3
 8001052:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
      return HAL_ERROR;
 8001056:	2001      	movs	r0, #1
}
 8001058:	b015      	add	sp, #84	@ 0x54
 800105a:	bd30      	pop	{r4, r5, pc}
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 800105c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001060:	6063      	str	r3, [r4, #4]
 8001062:	e7da      	b.n	800101a <HAL_FDCAN_Init+0x1e>
    hfdcan->Lock = HAL_UNLOCKED;
 8001064:	f884 3099 	strb.w	r3, [r4, #153]	@ 0x99
    HAL_FDCAN_MspInit(hfdcan);
 8001068:	4620      	mov	r0, r4
 800106a:	f000 fa39 	bl	80014e0 <HAL_FDCAN_MspInit>
 800106e:	e7d7      	b.n	8001020 <HAL_FDCAN_Init+0x24>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001070:	699a      	ldr	r2, [r3, #24]
 8001072:	f042 0201 	orr.w	r2, r2, #1
 8001076:	619a      	str	r2, [r3, #24]
  tickstart = HAL_GetTick();
 8001078:	f7ff fde8 	bl	8000c4c <HAL_GetTick>
 800107c:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800107e:	6823      	ldr	r3, [r4, #0]
 8001080:	699a      	ldr	r2, [r3, #24]
 8001082:	f012 0f01 	tst.w	r2, #1
 8001086:	d10f      	bne.n	80010a8 <HAL_FDCAN_Init+0xac>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001088:	f7ff fde0 	bl	8000c4c <HAL_GetTick>
 800108c:	1b40      	subs	r0, r0, r5
 800108e:	280a      	cmp	r0, #10
 8001090:	d9f5      	bls.n	800107e <HAL_FDCAN_Init+0x82>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001092:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8001096:	f043 0301 	orr.w	r3, r3, #1
 800109a:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800109e:	2303      	movs	r3, #3
 80010a0:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
      return HAL_ERROR;
 80010a4:	2001      	movs	r0, #1
 80010a6:	e7d7      	b.n	8001058 <HAL_FDCAN_Init+0x5c>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80010a8:	699a      	ldr	r2, [r3, #24]
 80010aa:	f042 0202 	orr.w	r2, r2, #2
 80010ae:	619a      	str	r2, [r3, #24]
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80010b0:	7c23      	ldrb	r3, [r4, #16]
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d040      	beq.n	8001138 <HAL_FDCAN_Init+0x13c>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80010b6:	6822      	ldr	r2, [r4, #0]
 80010b8:	6993      	ldr	r3, [r2, #24]
 80010ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010be:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.TransmitPause == ENABLE)
 80010c0:	7c63      	ldrb	r3, [r4, #17]
 80010c2:	2b01      	cmp	r3, #1
 80010c4:	d03e      	beq.n	8001144 <HAL_FDCAN_Init+0x148>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80010c6:	6822      	ldr	r2, [r4, #0]
 80010c8:	6993      	ldr	r3, [r2, #24]
 80010ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80010ce:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.ProtocolException == ENABLE)
 80010d0:	7ca3      	ldrb	r3, [r4, #18]
 80010d2:	2b01      	cmp	r3, #1
 80010d4:	d03c      	beq.n	8001150 <HAL_FDCAN_Init+0x154>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80010d6:	6822      	ldr	r2, [r4, #0]
 80010d8:	6993      	ldr	r3, [r2, #24]
 80010da:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80010de:	6193      	str	r3, [r2, #24]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80010e0:	6822      	ldr	r2, [r4, #0]
 80010e2:	6993      	ldr	r3, [r2, #24]
 80010e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80010e8:	68a1      	ldr	r1, [r4, #8]
 80010ea:	430b      	orrs	r3, r1
 80010ec:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80010ee:	6822      	ldr	r2, [r4, #0]
 80010f0:	6993      	ldr	r3, [r2, #24]
 80010f2:	f023 03a4 	bic.w	r3, r3, #164	@ 0xa4
 80010f6:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80010f8:	6822      	ldr	r2, [r4, #0]
 80010fa:	6913      	ldr	r3, [r2, #16]
 80010fc:	f023 0310 	bic.w	r3, r3, #16
 8001100:	6113      	str	r3, [r2, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001102:	68e3      	ldr	r3, [r4, #12]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d029      	beq.n	800115c <HAL_FDCAN_Init+0x160>
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001108:	2b00      	cmp	r3, #0
 800110a:	d02c      	beq.n	8001166 <HAL_FDCAN_Init+0x16a>
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800110c:	2b02      	cmp	r3, #2
 800110e:	f000 809b 	beq.w	8001248 <HAL_FDCAN_Init+0x24c>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001112:	6822      	ldr	r2, [r4, #0]
 8001114:	6993      	ldr	r3, [r2, #24]
 8001116:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800111a:	6193      	str	r3, [r2, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800111c:	6822      	ldr	r2, [r4, #0]
 800111e:	6913      	ldr	r3, [r2, #16]
 8001120:	f043 0310 	orr.w	r3, r3, #16
 8001124:	6113      	str	r3, [r2, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001126:	68e3      	ldr	r3, [r4, #12]
 8001128:	2b03      	cmp	r3, #3
 800112a:	d11c      	bne.n	8001166 <HAL_FDCAN_Init+0x16a>
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800112c:	6822      	ldr	r2, [r4, #0]
 800112e:	6993      	ldr	r3, [r2, #24]
 8001130:	f043 0320 	orr.w	r3, r3, #32
 8001134:	6193      	str	r3, [r2, #24]
 8001136:	e016      	b.n	8001166 <HAL_FDCAN_Init+0x16a>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001138:	6822      	ldr	r2, [r4, #0]
 800113a:	6993      	ldr	r3, [r2, #24]
 800113c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001140:	6193      	str	r3, [r2, #24]
 8001142:	e7bd      	b.n	80010c0 <HAL_FDCAN_Init+0xc4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001144:	6822      	ldr	r2, [r4, #0]
 8001146:	6993      	ldr	r3, [r2, #24]
 8001148:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800114c:	6193      	str	r3, [r2, #24]
 800114e:	e7bf      	b.n	80010d0 <HAL_FDCAN_Init+0xd4>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001150:	6822      	ldr	r2, [r4, #0]
 8001152:	6993      	ldr	r3, [r2, #24]
 8001154:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001158:	6193      	str	r3, [r2, #24]
 800115a:	e7c1      	b.n	80010e0 <HAL_FDCAN_Init+0xe4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800115c:	6822      	ldr	r2, [r4, #0]
 800115e:	6993      	ldr	r3, [r2, #24]
 8001160:	f043 0304 	orr.w	r3, r3, #4
 8001164:	6193      	str	r3, [r2, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001166:	69a3      	ldr	r3, [r4, #24]
 8001168:	1e5a      	subs	r2, r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800116a:	69e3      	ldr	r3, [r4, #28]
 800116c:	3b01      	subs	r3, #1
 800116e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001170:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001174:	6a22      	ldr	r2, [r4, #32]
 8001176:	3a01      	subs	r2, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001178:	4313      	orrs	r3, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800117a:	6962      	ldr	r2, [r4, #20]
 800117c:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800117e:	6821      	ldr	r1, [r4, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001180:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001184:	61cb      	str	r3, [r1, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001186:	68a3      	ldr	r3, [r4, #8]
 8001188:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800118c:	d062      	beq.n	8001254 <HAL_FDCAN_Init+0x258>
  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800118e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8001190:	b133      	cbz	r3, 80011a0 <HAL_FDCAN_Init+0x1a4>
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001192:	6822      	ldr	r2, [r4, #0]
 8001194:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8001198:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 800119a:	430b      	orrs	r3, r1
 800119c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80011a0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80011a2:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80011a4:	42d3      	cmn	r3, r2
 80011a6:	d00d      	beq.n	80011c4 <HAL_FDCAN_Init+0x1c8>
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80011a8:	6821      	ldr	r1, [r4, #0]
 80011aa:	f8d1 30c8 	ldr.w	r3, [r1, #200]	@ 0xc8
 80011ae:	f023 0307 	bic.w	r3, r3, #7
 80011b2:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 80011b4:	a814      	add	r0, sp, #80	@ 0x50
 80011b6:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80011ba:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 80011be:	4313      	orrs	r3, r2
 80011c0:	f8c1 30c8 	str.w	r3, [r1, #200]	@ 0xc8
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80011c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80011c6:	b16b      	cbz	r3, 80011e4 <HAL_FDCAN_Init+0x1e8>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80011c8:	6821      	ldr	r1, [r4, #0]
 80011ca:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 80011ce:	f023 0307 	bic.w	r3, r3, #7
 80011d2:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80011d4:	a814      	add	r0, sp, #80	@ 0x50
 80011d6:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80011da:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 80011de:	4313      	orrs	r3, r2
 80011e0:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80011e4:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80011e6:	b173      	cbz	r3, 8001206 <HAL_FDCAN_Init+0x20a>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80011e8:	6821      	ldr	r1, [r4, #0]
 80011ea:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 80011ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80011f2:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 80011f4:	a814      	add	r0, sp, #80	@ 0x50
 80011f6:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80011fa:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 80011fe:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001202:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8001206:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001208:	b173      	cbz	r3, 8001228 <HAL_FDCAN_Init+0x22c>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800120a:	6821      	ldr	r1, [r4, #0]
 800120c:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 8001210:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001214:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001216:	a814      	add	r0, sp, #80	@ 0x50
 8001218:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800121c:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8001220:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001224:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Instance == FDCAN1)
 8001228:	6822      	ldr	r2, [r4, #0]
 800122a:	4b18      	ldr	r3, [pc, #96]	@ (800128c <HAL_FDCAN_Init+0x290>)
 800122c:	429a      	cmp	r2, r3
 800122e:	d022      	beq.n	8001276 <HAL_FDCAN_Init+0x27a>
  hfdcan->LatestTxFifoQRequest = 0U;
 8001230:	2300      	movs	r3, #0
 8001232:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001236:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800123a:	2301      	movs	r3, #1
 800123c:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001240:	4620      	mov	r0, r4
 8001242:	f7ff fdf1 	bl	8000e28 <FDCAN_CalcultateRamBlockAddresses>
  return status;
 8001246:	e707      	b.n	8001058 <HAL_FDCAN_Init+0x5c>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001248:	6822      	ldr	r2, [r4, #0]
 800124a:	6993      	ldr	r3, [r2, #24]
 800124c:	f043 0320 	orr.w	r3, r3, #32
 8001250:	6193      	str	r3, [r2, #24]
 8001252:	e788      	b.n	8001166 <HAL_FDCAN_Init+0x16a>
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001254:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001256:	3b01      	subs	r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001258:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800125a:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800125c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001260:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001262:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001264:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001268:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800126a:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800126c:	6821      	ldr	r1, [r4, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800126e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001272:	60cb      	str	r3, [r1, #12]
 8001274:	e78b      	b.n	800118e <HAL_FDCAN_Init+0x192>
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8001276:	6862      	ldr	r2, [r4, #4]
 8001278:	6893      	ldr	r3, [r2, #8]
 800127a:	f023 0303 	bic.w	r3, r3, #3
 800127e:	6093      	str	r3, [r2, #8]
 8001280:	e7d6      	b.n	8001230 <HAL_FDCAN_Init+0x234>
    return HAL_ERROR;
 8001282:	2001      	movs	r0, #1
 8001284:	e6e8      	b.n	8001058 <HAL_FDCAN_Init+0x5c>
 8001286:	bf00      	nop
 8001288:	0800a580 	.word	0x0800a580
 800128c:	4000a000 	.word	0x4000a000

08001290 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001290:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001292:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8001294:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001296:	e06b      	b.n	8001370 <HAL_GPIO_Init+0xe0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001298:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800129a:	005e      	lsls	r6, r3, #1
 800129c:	2403      	movs	r4, #3
 800129e:	40b4      	lsls	r4, r6
 80012a0:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012a4:	68cc      	ldr	r4, [r1, #12]
 80012a6:	40b4      	lsls	r4, r6
 80012a8:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80012aa:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012ac:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80012ae:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012b2:	684c      	ldr	r4, [r1, #4]
 80012b4:	f3c4 1400 	ubfx	r4, r4, #4, #1
 80012b8:	409c      	lsls	r4, r3
 80012ba:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80012bc:	6044      	str	r4, [r0, #4]
 80012be:	e069      	b.n	8001394 <HAL_GPIO_Init+0x104>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012c0:	08dd      	lsrs	r5, r3, #3
 80012c2:	3508      	adds	r5, #8
 80012c4:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80012c8:	f003 0c07 	and.w	ip, r3, #7
 80012cc:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80012d0:	f04f 0e0f 	mov.w	lr, #15
 80012d4:	fa0e fe0c 	lsl.w	lr, lr, ip
 80012d8:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80012dc:	690c      	ldr	r4, [r1, #16]
 80012de:	fa04 f40c 	lsl.w	r4, r4, ip
 80012e2:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 80012e6:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 80012ea:	e06b      	b.n	80013c4 <HAL_GPIO_Init+0x134>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80012ec:	2409      	movs	r4, #9
 80012ee:	e000      	b.n	80012f2 <HAL_GPIO_Init+0x62>
 80012f0:	2400      	movs	r4, #0
 80012f2:	fa04 f40e 	lsl.w	r4, r4, lr
 80012f6:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012f8:	f10c 0c02 	add.w	ip, ip, #2
 80012fc:	4d69      	ldr	r5, [pc, #420]	@ (80014a4 <HAL_GPIO_Init+0x214>)
 80012fe:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001302:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 8001306:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001308:	43d4      	mvns	r4, r2
 800130a:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800130e:	684f      	ldr	r7, [r1, #4]
 8001310:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 8001314:	d001      	beq.n	800131a <HAL_GPIO_Init+0x8a>
        {
          temp |= iocurrent;
 8001316:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 800131a:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 800131e:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 8001320:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8001322:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001326:	684f      	ldr	r7, [r1, #4]
 8001328:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 800132c:	d001      	beq.n	8001332 <HAL_GPIO_Init+0xa2>
        {
          temp |= iocurrent;
 800132e:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8001332:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 8001336:	606e      	str	r6, [r5, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001338:	f8d5 5084 	ldr.w	r5, [r5, #132]	@ 0x84
        temp &= ~(iocurrent);
 800133c:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001340:	684f      	ldr	r7, [r1, #4]
 8001342:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 8001346:	d001      	beq.n	800134c <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8001348:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800134c:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 8001350:	f8c5 6084 	str.w	r6, [r5, #132]	@ 0x84

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001354:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
        temp &= ~(iocurrent);
 8001358:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800135a:	684e      	ldr	r6, [r1, #4]
 800135c:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 8001360:	d001      	beq.n	8001366 <HAL_GPIO_Init+0xd6>
        {
          temp |= iocurrent;
 8001362:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001366:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800136a:	f8c2 4080 	str.w	r4, [r2, #128]	@ 0x80
      }
    }

    position++;
 800136e:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001370:	680a      	ldr	r2, [r1, #0]
 8001372:	fa32 f403 	lsrs.w	r4, r2, r3
 8001376:	f000 8092 	beq.w	800149e <HAL_GPIO_Init+0x20e>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800137a:	f04f 0c01 	mov.w	ip, #1
 800137e:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00U)
 8001382:	ea1c 0202 	ands.w	r2, ip, r2
 8001386:	d0f2      	beq.n	800136e <HAL_GPIO_Init+0xde>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001388:	684c      	ldr	r4, [r1, #4]
 800138a:	f004 0403 	and.w	r4, r4, #3
 800138e:	3c01      	subs	r4, #1
 8001390:	2c01      	cmp	r4, #1
 8001392:	d981      	bls.n	8001298 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001394:	684c      	ldr	r4, [r1, #4]
 8001396:	f004 0403 	and.w	r4, r4, #3
 800139a:	2c03      	cmp	r4, #3
 800139c:	d00c      	beq.n	80013b8 <HAL_GPIO_Init+0x128>
      temp = GPIOx->PUPDR;
 800139e:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80013a0:	005d      	lsls	r5, r3, #1
 80013a2:	f04f 0c03 	mov.w	ip, #3
 80013a6:	fa0c fc05 	lsl.w	ip, ip, r5
 80013aa:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013ae:	688c      	ldr	r4, [r1, #8]
 80013b0:	40ac      	lsls	r4, r5
 80013b2:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->PUPDR = temp;
 80013b6:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013b8:	684c      	ldr	r4, [r1, #4]
 80013ba:	f004 0403 	and.w	r4, r4, #3
 80013be:	2c02      	cmp	r4, #2
 80013c0:	f43f af7e 	beq.w	80012c0 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 80013c4:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80013c6:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80013ca:	f04f 0c03 	mov.w	ip, #3
 80013ce:	fa0c fc0e 	lsl.w	ip, ip, lr
 80013d2:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013d6:	684c      	ldr	r4, [r1, #4]
 80013d8:	f004 0403 	and.w	r4, r4, #3
 80013dc:	fa04 f40e 	lsl.w	r4, r4, lr
 80013e0:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 80013e4:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013e6:	684c      	ldr	r4, [r1, #4]
 80013e8:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 80013ec:	d0bf      	beq.n	800136e <HAL_GPIO_Init+0xde>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ee:	4c2e      	ldr	r4, [pc, #184]	@ (80014a8 <HAL_GPIO_Init+0x218>)
 80013f0:	f8d4 50f4 	ldr.w	r5, [r4, #244]	@ 0xf4
 80013f4:	f045 0502 	orr.w	r5, r5, #2
 80013f8:	f8c4 50f4 	str.w	r5, [r4, #244]	@ 0xf4
 80013fc:	f8d4 40f4 	ldr.w	r4, [r4, #244]	@ 0xf4
 8001400:	f004 0402 	and.w	r4, r4, #2
 8001404:	9401      	str	r4, [sp, #4]
 8001406:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001408:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 800140c:	f10c 0502 	add.w	r5, ip, #2
 8001410:	4c24      	ldr	r4, [pc, #144]	@ (80014a4 <HAL_GPIO_Init+0x214>)
 8001412:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001416:	f003 0e03 	and.w	lr, r3, #3
 800141a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800141e:	240f      	movs	r4, #15
 8001420:	fa04 f40e 	lsl.w	r4, r4, lr
 8001424:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001428:	4c20      	ldr	r4, [pc, #128]	@ (80014ac <HAL_GPIO_Init+0x21c>)
 800142a:	42a0      	cmp	r0, r4
 800142c:	f43f af60 	beq.w	80012f0 <HAL_GPIO_Init+0x60>
 8001430:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001434:	42a0      	cmp	r0, r4
 8001436:	d022      	beq.n	800147e <HAL_GPIO_Init+0x1ee>
 8001438:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800143c:	42a0      	cmp	r0, r4
 800143e:	d020      	beq.n	8001482 <HAL_GPIO_Init+0x1f2>
 8001440:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001444:	42a0      	cmp	r0, r4
 8001446:	d01e      	beq.n	8001486 <HAL_GPIO_Init+0x1f6>
 8001448:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800144c:	42a0      	cmp	r0, r4
 800144e:	d01c      	beq.n	800148a <HAL_GPIO_Init+0x1fa>
 8001450:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001454:	42a0      	cmp	r0, r4
 8001456:	d01a      	beq.n	800148e <HAL_GPIO_Init+0x1fe>
 8001458:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800145c:	42a0      	cmp	r0, r4
 800145e:	d018      	beq.n	8001492 <HAL_GPIO_Init+0x202>
 8001460:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001464:	42a0      	cmp	r0, r4
 8001466:	d016      	beq.n	8001496 <HAL_GPIO_Init+0x206>
 8001468:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800146c:	42a0      	cmp	r0, r4
 800146e:	d014      	beq.n	800149a <HAL_GPIO_Init+0x20a>
 8001470:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001474:	42a0      	cmp	r0, r4
 8001476:	f43f af39 	beq.w	80012ec <HAL_GPIO_Init+0x5c>
 800147a:	240a      	movs	r4, #10
 800147c:	e739      	b.n	80012f2 <HAL_GPIO_Init+0x62>
 800147e:	2401      	movs	r4, #1
 8001480:	e737      	b.n	80012f2 <HAL_GPIO_Init+0x62>
 8001482:	2402      	movs	r4, #2
 8001484:	e735      	b.n	80012f2 <HAL_GPIO_Init+0x62>
 8001486:	2403      	movs	r4, #3
 8001488:	e733      	b.n	80012f2 <HAL_GPIO_Init+0x62>
 800148a:	2404      	movs	r4, #4
 800148c:	e731      	b.n	80012f2 <HAL_GPIO_Init+0x62>
 800148e:	2405      	movs	r4, #5
 8001490:	e72f      	b.n	80012f2 <HAL_GPIO_Init+0x62>
 8001492:	2406      	movs	r4, #6
 8001494:	e72d      	b.n	80012f2 <HAL_GPIO_Init+0x62>
 8001496:	2407      	movs	r4, #7
 8001498:	e72b      	b.n	80012f2 <HAL_GPIO_Init+0x62>
 800149a:	2408      	movs	r4, #8
 800149c:	e729      	b.n	80012f2 <HAL_GPIO_Init+0x62>
  }
}
 800149e:	b003      	add	sp, #12
 80014a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014a2:	bf00      	nop
 80014a4:	58000400 	.word	0x58000400
 80014a8:	58024400 	.word	0x58024400
 80014ac:	58020000 	.word	0x58020000

080014b0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80014b0:	b10a      	cbz	r2, 80014b6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014b2:	6181      	str	r1, [r0, #24]
 80014b4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80014b6:	0409      	lsls	r1, r1, #16
 80014b8:	6181      	str	r1, [r0, #24]
  }
}
 80014ba:	4770      	bx	lr

080014bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014bc:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014be:	4b07      	ldr	r3, [pc, #28]	@ (80014dc <HAL_MspInit+0x20>)
 80014c0:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 80014c4:	f042 0202 	orr.w	r2, r2, #2
 80014c8:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 80014cc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80014d0:	f003 0302 	and.w	r3, r3, #2
 80014d4:	9301      	str	r3, [sp, #4]
 80014d6:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014d8:	b002      	add	sp, #8
 80014da:	4770      	bx	lr
 80014dc:	58024400 	.word	0x58024400

080014e0 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80014e0:	b510      	push	{r4, lr}
 80014e2:	b0b8      	sub	sp, #224	@ 0xe0
 80014e4:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e6:	2100      	movs	r1, #0
 80014e8:	9133      	str	r1, [sp, #204]	@ 0xcc
 80014ea:	9134      	str	r1, [sp, #208]	@ 0xd0
 80014ec:	9135      	str	r1, [sp, #212]	@ 0xd4
 80014ee:	9136      	str	r1, [sp, #216]	@ 0xd8
 80014f0:	9137      	str	r1, [sp, #220]	@ 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014f2:	22c0      	movs	r2, #192	@ 0xc0
 80014f4:	a802      	add	r0, sp, #8
 80014f6:	f008 f869 	bl	80095cc <memset>
  if(hfdcan->Instance==FDCAN2)
 80014fa:	6822      	ldr	r2, [r4, #0]
 80014fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001574 <HAL_FDCAN_MspInit+0x94>)
 80014fe:	429a      	cmp	r2, r3
 8001500:	d001      	beq.n	8001506 <HAL_FDCAN_MspInit+0x26>

    /* USER CODE END FDCAN2_MspInit 1 */

  }

}
 8001502:	b038      	add	sp, #224	@ 0xe0
 8001504:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001506:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800150a:	2300      	movs	r3, #0
 800150c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001510:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001514:	931e      	str	r3, [sp, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001516:	a802      	add	r0, sp, #8
 8001518:	f002 f91e 	bl	8003758 <HAL_RCCEx_PeriphCLKConfig>
 800151c:	bb38      	cbnz	r0, 800156e <HAL_FDCAN_MspInit+0x8e>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800151e:	4b16      	ldr	r3, [pc, #88]	@ (8001578 <HAL_FDCAN_MspInit+0x98>)
 8001520:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 8001524:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001528:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
 800152c:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 8001530:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 8001534:	9200      	str	r2, [sp, #0]
 8001536:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001538:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800153c:	f042 0202 	orr.w	r2, r2, #2
 8001540:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001544:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001548:	f003 0302 	and.w	r3, r3, #2
 800154c:	9301      	str	r3, [sp, #4]
 800154e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = TPU_CAN_RX_Pin|TPU_CAN_TX_Pin;
 8001550:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001554:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001556:	2302      	movs	r3, #2
 8001558:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155a:	2300      	movs	r3, #0
 800155c:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155e:	9336      	str	r3, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001560:	2309      	movs	r3, #9
 8001562:	9337      	str	r3, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001564:	a933      	add	r1, sp, #204	@ 0xcc
 8001566:	4805      	ldr	r0, [pc, #20]	@ (800157c <HAL_FDCAN_MspInit+0x9c>)
 8001568:	f7ff fe92 	bl	8001290 <HAL_GPIO_Init>
}
 800156c:	e7c9      	b.n	8001502 <HAL_FDCAN_MspInit+0x22>
      Error_Handler();
 800156e:	f7ff f8d5 	bl	800071c <Error_Handler>
 8001572:	e7d4      	b.n	800151e <HAL_FDCAN_MspInit+0x3e>
 8001574:	4000a400 	.word	0x4000a400
 8001578:	58024400 	.word	0x58024400
 800157c:	58020400 	.word	0x58020400

08001580 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001580:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001582:	b0bd      	sub	sp, #244	@ 0xf4
 8001584:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001586:	2100      	movs	r1, #0
 8001588:	9137      	str	r1, [sp, #220]	@ 0xdc
 800158a:	9138      	str	r1, [sp, #224]	@ 0xe0
 800158c:	9139      	str	r1, [sp, #228]	@ 0xe4
 800158e:	913a      	str	r1, [sp, #232]	@ 0xe8
 8001590:	913b      	str	r1, [sp, #236]	@ 0xec
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001592:	22c0      	movs	r2, #192	@ 0xc0
 8001594:	a806      	add	r0, sp, #24
 8001596:	f008 f819 	bl	80095cc <memset>
  if(hqspi->Instance==QUADSPI)
 800159a:	6822      	ldr	r2, [r4, #0]
 800159c:	4b3e      	ldr	r3, [pc, #248]	@ (8001698 <HAL_QSPI_MspInit+0x118>)
 800159e:	429a      	cmp	r2, r3
 80015a0:	d001      	beq.n	80015a6 <HAL_QSPI_MspInit+0x26>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80015a2:	b03d      	add	sp, #244	@ 0xf4
 80015a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 80015a6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80015aa:	2300      	movs	r3, #0
 80015ac:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015b0:	a806      	add	r0, sp, #24
 80015b2:	f002 f8d1 	bl	8003758 <HAL_RCCEx_PeriphCLKConfig>
 80015b6:	2800      	cmp	r0, #0
 80015b8:	d16a      	bne.n	8001690 <HAL_QSPI_MspInit+0x110>
    __HAL_RCC_QSPI_CLK_ENABLE();
 80015ba:	4b38      	ldr	r3, [pc, #224]	@ (800169c <HAL_QSPI_MspInit+0x11c>)
 80015bc:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80015c0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80015c4:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
 80015c8:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80015cc:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80015d0:	9201      	str	r2, [sp, #4]
 80015d2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80015d4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80015d8:	f042 0210 	orr.w	r2, r2, #16
 80015dc:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80015e0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80015e4:	f002 0210 	and.w	r2, r2, #16
 80015e8:	9202      	str	r2, [sp, #8]
 80015ea:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ec:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80015f0:	f042 0201 	orr.w	r2, r2, #1
 80015f4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80015f8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80015fc:	f002 0201 	and.w	r2, r2, #1
 8001600:	9203      	str	r2, [sp, #12]
 8001602:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001604:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001608:	f042 0202 	orr.w	r2, r2, #2
 800160c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001610:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001614:	f002 0202 	and.w	r2, r2, #2
 8001618:	9204      	str	r2, [sp, #16]
 800161a:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800161c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001620:	f042 0208 	orr.w	r2, r2, #8
 8001624:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001628:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800162c:	f003 0308 	and.w	r3, r3, #8
 8001630:	9305      	str	r3, [sp, #20]
 8001632:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = FLASH_IO2_Pin;
 8001634:	2304      	movs	r3, #4
 8001636:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001638:	2502      	movs	r5, #2
 800163a:	9538      	str	r5, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163c:	2400      	movs	r4, #0
 800163e:	9439      	str	r4, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001640:	943a      	str	r4, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001642:	2709      	movs	r7, #9
 8001644:	973b      	str	r7, [sp, #236]	@ 0xec
    HAL_GPIO_Init(FLASH_IO2_GPIO_Port, &GPIO_InitStruct);
 8001646:	ae37      	add	r6, sp, #220	@ 0xdc
 8001648:	4631      	mov	r1, r6
 800164a:	4815      	ldr	r0, [pc, #84]	@ (80016a0 <HAL_QSPI_MspInit+0x120>)
 800164c:	f7ff fe20 	bl	8001290 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FLASH_IO3_Pin;
 8001650:	9537      	str	r5, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001652:	9538      	str	r5, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001654:	9439      	str	r4, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001656:	943a      	str	r4, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001658:	973b      	str	r7, [sp, #236]	@ 0xec
    HAL_GPIO_Init(FLASH_IO3_GPIO_Port, &GPIO_InitStruct);
 800165a:	4631      	mov	r1, r6
 800165c:	4811      	ldr	r0, [pc, #68]	@ (80016a4 <HAL_QSPI_MspInit+0x124>)
 800165e:	f7ff fe17 	bl	8001290 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FLASH_SCK_Pin|FLASH_CS_Pin;
 8001662:	f240 4304 	movw	r3, #1028	@ 0x404
 8001666:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001668:	9538      	str	r5, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166a:	9439      	str	r4, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166c:	943a      	str	r4, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800166e:	973b      	str	r7, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001670:	4631      	mov	r1, r6
 8001672:	480d      	ldr	r0, [pc, #52]	@ (80016a8 <HAL_QSPI_MspInit+0x128>)
 8001674:	f7ff fe0c 	bl	8001290 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FLASH_IO0_Pin|FLASH_IO1_Pin;
 8001678:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800167c:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800167e:	9538      	str	r5, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	9439      	str	r4, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001682:	943a      	str	r4, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001684:	973b      	str	r7, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001686:	4631      	mov	r1, r6
 8001688:	4808      	ldr	r0, [pc, #32]	@ (80016ac <HAL_QSPI_MspInit+0x12c>)
 800168a:	f7ff fe01 	bl	8001290 <HAL_GPIO_Init>
}
 800168e:	e788      	b.n	80015a2 <HAL_QSPI_MspInit+0x22>
      Error_Handler();
 8001690:	f7ff f844 	bl	800071c <Error_Handler>
 8001694:	e791      	b.n	80015ba <HAL_QSPI_MspInit+0x3a>
 8001696:	bf00      	nop
 8001698:	52005000 	.word	0x52005000
 800169c:	58024400 	.word	0x58024400
 80016a0:	58021000 	.word	0x58021000
 80016a4:	58020000 	.word	0x58020000
 80016a8:	58020400 	.word	0x58020400
 80016ac:	58020c00 	.word	0x58020c00

080016b0 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80016b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80016b4:	b0ba      	sub	sp, #232	@ 0xe8
 80016b6:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b8:	2100      	movs	r1, #0
 80016ba:	9135      	str	r1, [sp, #212]	@ 0xd4
 80016bc:	9136      	str	r1, [sp, #216]	@ 0xd8
 80016be:	9137      	str	r1, [sp, #220]	@ 0xdc
 80016c0:	9138      	str	r1, [sp, #224]	@ 0xe0
 80016c2:	9139      	str	r1, [sp, #228]	@ 0xe4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016c4:	22c0      	movs	r2, #192	@ 0xc0
 80016c6:	a804      	add	r0, sp, #16
 80016c8:	f007 ff80 	bl	80095cc <memset>
  if(hsd->Instance==SDMMC1)
 80016cc:	6822      	ldr	r2, [r4, #0]
 80016ce:	4b2b      	ldr	r3, [pc, #172]	@ (800177c <HAL_SD_MspInit+0xcc>)
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d002      	beq.n	80016da <HAL_SD_MspInit+0x2a>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 80016d4:	b03a      	add	sp, #232	@ 0xe8
 80016d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 80016da:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80016de:	2300      	movs	r3, #0
 80016e0:	e9cd 2304 	strd	r2, r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016e4:	a804      	add	r0, sp, #16
 80016e6:	f002 f837 	bl	8003758 <HAL_RCCEx_PeriphCLKConfig>
 80016ea:	2800      	cmp	r0, #0
 80016ec:	d142      	bne.n	8001774 <HAL_SD_MspInit+0xc4>
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80016ee:	4b24      	ldr	r3, [pc, #144]	@ (8001780 <HAL_SD_MspInit+0xd0>)
 80016f0:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80016f4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80016f8:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
 80016fc:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8001700:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 8001704:	9201      	str	r2, [sp, #4]
 8001706:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001708:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800170c:	f042 0204 	orr.w	r2, r2, #4
 8001710:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001714:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001718:	f002 0204 	and.w	r2, r2, #4
 800171c:	9202      	str	r2, [sp, #8]
 800171e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001720:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001724:	f042 0208 	orr.w	r2, r2, #8
 8001728:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800172c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001730:	f003 0308 	and.w	r3, r3, #8
 8001734:	9303      	str	r3, [sp, #12]
 8001736:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = SD_DAT0_Pin|SD_DAT1_Pin|SD_DAT2_Pin|SD_DAT3_Pin
 8001738:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800173c:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173e:	f04f 0802 	mov.w	r8, #2
 8001742:	f8cd 80d8 	str.w	r8, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001746:	2700      	movs	r7, #0
 8001748:	9737      	str	r7, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800174a:	2603      	movs	r6, #3
 800174c:	9638      	str	r6, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 800174e:	250c      	movs	r5, #12
 8001750:	9539      	str	r5, [sp, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001752:	ac35      	add	r4, sp, #212	@ 0xd4
 8001754:	4621      	mov	r1, r4
 8001756:	480b      	ldr	r0, [pc, #44]	@ (8001784 <HAL_SD_MspInit+0xd4>)
 8001758:	f7ff fd9a 	bl	8001290 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SD_CMD_Pin;
 800175c:	2304      	movs	r3, #4
 800175e:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001760:	f8cd 80d8 	str.w	r8, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	9737      	str	r7, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001766:	9638      	str	r6, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001768:	9539      	str	r5, [sp, #228]	@ 0xe4
    HAL_GPIO_Init(SD_CMD_GPIO_Port, &GPIO_InitStruct);
 800176a:	4621      	mov	r1, r4
 800176c:	4806      	ldr	r0, [pc, #24]	@ (8001788 <HAL_SD_MspInit+0xd8>)
 800176e:	f7ff fd8f 	bl	8001290 <HAL_GPIO_Init>
}
 8001772:	e7af      	b.n	80016d4 <HAL_SD_MspInit+0x24>
      Error_Handler();
 8001774:	f7fe ffd2 	bl	800071c <Error_Handler>
 8001778:	e7b9      	b.n	80016ee <HAL_SD_MspInit+0x3e>
 800177a:	bf00      	nop
 800177c:	52007000 	.word	0x52007000
 8001780:	58024400 	.word	0x58024400
 8001784:	58020800 	.word	0x58020800
 8001788:	58020c00 	.word	0x58020c00

0800178c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800178c:	b570      	push	{r4, r5, r6, lr}
 800178e:	b0be      	sub	sp, #248	@ 0xf8
 8001790:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001792:	2100      	movs	r1, #0
 8001794:	9139      	str	r1, [sp, #228]	@ 0xe4
 8001796:	913a      	str	r1, [sp, #232]	@ 0xe8
 8001798:	913b      	str	r1, [sp, #236]	@ 0xec
 800179a:	913c      	str	r1, [sp, #240]	@ 0xf0
 800179c:	913d      	str	r1, [sp, #244]	@ 0xf4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800179e:	22c0      	movs	r2, #192	@ 0xc0
 80017a0:	a808      	add	r0, sp, #32
 80017a2:	f007 ff13 	bl	80095cc <memset>
  if(hspi->Instance==SPI1)
 80017a6:	6823      	ldr	r3, [r4, #0]
 80017a8:	4a5f      	ldr	r2, [pc, #380]	@ (8001928 <HAL_SPI_MspInit+0x19c>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d008      	beq.n	80017c0 <HAL_SPI_MspInit+0x34>

    /* USER CODE BEGIN SPI1_MspInit 1 */

    /* USER CODE END SPI1_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 80017ae:	4a5f      	ldr	r2, [pc, #380]	@ (800192c <HAL_SPI_MspInit+0x1a0>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d038      	beq.n	8001826 <HAL_SPI_MspInit+0x9a>

    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }
  else if(hspi->Instance==SPI4)
 80017b4:	4a5e      	ldr	r2, [pc, #376]	@ (8001930 <HAL_SPI_MspInit+0x1a4>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	f000 8081 	beq.w	80018be <HAL_SPI_MspInit+0x132>
    /* USER CODE BEGIN SPI4_MspInit 1 */

    /* USER CODE END SPI4_MspInit 1 */
  }

}
 80017bc:	b03e      	add	sp, #248	@ 0xf8
 80017be:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80017c0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80017c4:	2300      	movs	r3, #0
 80017c6:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017ca:	a808      	add	r0, sp, #32
 80017cc:	f001 ffc4 	bl	8003758 <HAL_RCCEx_PeriphCLKConfig>
 80017d0:	bb30      	cbnz	r0, 8001820 <HAL_SPI_MspInit+0x94>
    __HAL_RCC_SPI1_CLK_ENABLE();
 80017d2:	4b58      	ldr	r3, [pc, #352]	@ (8001934 <HAL_SPI_MspInit+0x1a8>)
 80017d4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80017d8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80017dc:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80017e0:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80017e4:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80017e8:	9201      	str	r2, [sp, #4]
 80017ea:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ec:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80017f0:	f042 0201 	orr.w	r2, r2, #1
 80017f4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80017f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017fc:	f003 0301 	and.w	r3, r3, #1
 8001800:	9302      	str	r3, [sp, #8]
 8001802:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = RF_SCK_Pin|RF_MISO_Pin|RF_MOSI_Pin;
 8001804:	23e0      	movs	r3, #224	@ 0xe0
 8001806:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001808:	2302      	movs	r3, #2
 800180a:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	933b      	str	r3, [sp, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001810:	933c      	str	r3, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001812:	2305      	movs	r3, #5
 8001814:	933d      	str	r3, [sp, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001816:	a939      	add	r1, sp, #228	@ 0xe4
 8001818:	4847      	ldr	r0, [pc, #284]	@ (8001938 <HAL_SPI_MspInit+0x1ac>)
 800181a:	f7ff fd39 	bl	8001290 <HAL_GPIO_Init>
 800181e:	e7cd      	b.n	80017bc <HAL_SPI_MspInit+0x30>
      Error_Handler();
 8001820:	f7fe ff7c 	bl	800071c <Error_Handler>
 8001824:	e7d5      	b.n	80017d2 <HAL_SPI_MspInit+0x46>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8001826:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800182a:	2300      	movs	r3, #0
 800182c:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001830:	a808      	add	r0, sp, #32
 8001832:	f001 ff91 	bl	8003758 <HAL_RCCEx_PeriphCLKConfig>
 8001836:	2800      	cmp	r0, #0
 8001838:	d13e      	bne.n	80018b8 <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800183a:	4b3e      	ldr	r3, [pc, #248]	@ (8001934 <HAL_SPI_MspInit+0x1a8>)
 800183c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001840:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001844:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001848:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 800184c:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 8001850:	9203      	str	r2, [sp, #12]
 8001852:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001854:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001858:	f042 0208 	orr.w	r2, r2, #8
 800185c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001860:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001864:	f002 0208 	and.w	r2, r2, #8
 8001868:	9204      	str	r2, [sp, #16]
 800186a:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800186c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001870:	f042 0202 	orr.w	r2, r2, #2
 8001874:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001878:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800187c:	f003 0302 	and.w	r3, r3, #2
 8001880:	9305      	str	r3, [sp, #20]
 8001882:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPS_MOSI_Pin;
 8001884:	2340      	movs	r3, #64	@ 0x40
 8001886:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001888:	2602      	movs	r6, #2
 800188a:	963a      	str	r6, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188c:	2400      	movs	r4, #0
 800188e:	943b      	str	r4, [sp, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001890:	943c      	str	r4, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI3;
 8001892:	2305      	movs	r3, #5
 8001894:	933d      	str	r3, [sp, #244]	@ 0xf4
    HAL_GPIO_Init(GPS_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001896:	ad39      	add	r5, sp, #228	@ 0xe4
 8001898:	4629      	mov	r1, r5
 800189a:	4828      	ldr	r0, [pc, #160]	@ (800193c <HAL_SPI_MspInit+0x1b0>)
 800189c:	f7ff fcf8 	bl	8001290 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPS_SCK_Pin|GPS_MISO_Pin;
 80018a0:	2318      	movs	r3, #24
 80018a2:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a4:	963a      	str	r6, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a6:	943b      	str	r4, [sp, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a8:	943c      	str	r4, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80018aa:	2306      	movs	r3, #6
 80018ac:	933d      	str	r3, [sp, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ae:	4629      	mov	r1, r5
 80018b0:	4823      	ldr	r0, [pc, #140]	@ (8001940 <HAL_SPI_MspInit+0x1b4>)
 80018b2:	f7ff fced 	bl	8001290 <HAL_GPIO_Init>
 80018b6:	e781      	b.n	80017bc <HAL_SPI_MspInit+0x30>
      Error_Handler();
 80018b8:	f7fe ff30 	bl	800071c <Error_Handler>
 80018bc:	e7bd      	b.n	800183a <HAL_SPI_MspInit+0xae>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 80018be:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018c2:	2300      	movs	r3, #0
 80018c4:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018c8:	a808      	add	r0, sp, #32
 80018ca:	f001 ff45 	bl	8003758 <HAL_RCCEx_PeriphCLKConfig>
 80018ce:	bb38      	cbnz	r0, 8001920 <HAL_SPI_MspInit+0x194>
    __HAL_RCC_SPI4_CLK_ENABLE();
 80018d0:	4b18      	ldr	r3, [pc, #96]	@ (8001934 <HAL_SPI_MspInit+0x1a8>)
 80018d2:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80018d6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80018da:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80018de:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80018e2:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80018e6:	9206      	str	r2, [sp, #24]
 80018e8:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80018ea:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80018ee:	f042 0210 	orr.w	r2, r2, #16
 80018f2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80018f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018fa:	f003 0310 	and.w	r3, r3, #16
 80018fe:	9307      	str	r3, [sp, #28]
 8001900:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Pin = MCU_MISO_Pin|MCU_MOSI_Pin|MCU_SCK_Pin;
 8001902:	f44f 5383 	mov.w	r3, #4192	@ 0x1060
 8001906:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001908:	2302      	movs	r3, #2
 800190a:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190c:	2300      	movs	r3, #0
 800190e:	933b      	str	r3, [sp, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001910:	933c      	str	r3, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001912:	2305      	movs	r3, #5
 8001914:	933d      	str	r3, [sp, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001916:	a939      	add	r1, sp, #228	@ 0xe4
 8001918:	480a      	ldr	r0, [pc, #40]	@ (8001944 <HAL_SPI_MspInit+0x1b8>)
 800191a:	f7ff fcb9 	bl	8001290 <HAL_GPIO_Init>
}
 800191e:	e74d      	b.n	80017bc <HAL_SPI_MspInit+0x30>
      Error_Handler();
 8001920:	f7fe fefc 	bl	800071c <Error_Handler>
 8001924:	e7d4      	b.n	80018d0 <HAL_SPI_MspInit+0x144>
 8001926:	bf00      	nop
 8001928:	40013000 	.word	0x40013000
 800192c:	40003c00 	.word	0x40003c00
 8001930:	40013400 	.word	0x40013400
 8001934:	58024400 	.word	0x58024400
 8001938:	58020000 	.word	0x58020000
 800193c:	58020c00 	.word	0x58020c00
 8001940:	58020400 	.word	0x58020400
 8001944:	58021000 	.word	0x58021000

08001948 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001948:	b500      	push	{lr}
 800194a:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800194c:	2300      	movs	r3, #0
 800194e:	9303      	str	r3, [sp, #12]
 8001950:	9304      	str	r3, [sp, #16]
 8001952:	9305      	str	r3, [sp, #20]
 8001954:	9306      	str	r3, [sp, #24]
 8001956:	9307      	str	r3, [sp, #28]
  if(htim_ic->Instance==TIM2)
 8001958:	6803      	ldr	r3, [r0, #0]
 800195a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800195e:	d002      	beq.n	8001966 <HAL_TIM_IC_MspInit+0x1e>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001960:	b009      	add	sp, #36	@ 0x24
 8001962:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001966:	4b12      	ldr	r3, [pc, #72]	@ (80019b0 <HAL_TIM_IC_MspInit+0x68>)
 8001968:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 800196c:	f042 0201 	orr.w	r2, r2, #1
 8001970:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001974:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001978:	f002 0201 	and.w	r2, r2, #1
 800197c:	9201      	str	r2, [sp, #4]
 800197e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001980:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001984:	f042 0201 	orr.w	r2, r2, #1
 8001988:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800198c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001990:	f003 0301 	and.w	r3, r3, #1
 8001994:	9302      	str	r3, [sp, #8]
 8001996:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPS_TIMEPULSE_Pin;
 8001998:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800199c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800199e:	2302      	movs	r3, #2
 80019a0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80019a2:	2301      	movs	r3, #1
 80019a4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPS_TIMEPULSE_GPIO_Port, &GPIO_InitStruct);
 80019a6:	a903      	add	r1, sp, #12
 80019a8:	4802      	ldr	r0, [pc, #8]	@ (80019b4 <HAL_TIM_IC_MspInit+0x6c>)
 80019aa:	f7ff fc71 	bl	8001290 <HAL_GPIO_Init>
}
 80019ae:	e7d7      	b.n	8001960 <HAL_TIM_IC_MspInit+0x18>
 80019b0:	58024400 	.word	0x58024400
 80019b4:	58020000 	.word	0x58020000

080019b8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019b8:	b510      	push	{r4, lr}
 80019ba:	b0bc      	sub	sp, #240	@ 0xf0
 80019bc:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019be:	2100      	movs	r1, #0
 80019c0:	9137      	str	r1, [sp, #220]	@ 0xdc
 80019c2:	9138      	str	r1, [sp, #224]	@ 0xe0
 80019c4:	9139      	str	r1, [sp, #228]	@ 0xe4
 80019c6:	913a      	str	r1, [sp, #232]	@ 0xe8
 80019c8:	913b      	str	r1, [sp, #236]	@ 0xec
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019ca:	22c0      	movs	r2, #192	@ 0xc0
 80019cc:	a806      	add	r0, sp, #24
 80019ce:	f007 fdfd 	bl	80095cc <memset>
  if(huart->Instance==UART7)
 80019d2:	6823      	ldr	r3, [r4, #0]
 80019d4:	4a51      	ldr	r2, [pc, #324]	@ (8001b1c <HAL_UART_MspInit+0x164>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d007      	beq.n	80019ea <HAL_UART_MspInit+0x32>

    /* USER CODE BEGIN UART7_MspInit 1 */

    /* USER CODE END UART7_MspInit 1 */
  }
  else if(huart->Instance==UART8)
 80019da:	4a51      	ldr	r2, [pc, #324]	@ (8001b20 <HAL_UART_MspInit+0x168>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d037      	beq.n	8001a50 <HAL_UART_MspInit+0x98>

    /* USER CODE BEGIN UART8_MspInit 1 */

    /* USER CODE END UART8_MspInit 1 */
  }
  else if(huart->Instance==USART1)
 80019e0:	4a50      	ldr	r2, [pc, #320]	@ (8001b24 <HAL_UART_MspInit+0x16c>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d066      	beq.n	8001ab4 <HAL_UART_MspInit+0xfc>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 80019e6:	b03c      	add	sp, #240	@ 0xf0
 80019e8:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 80019ea:	2202      	movs	r2, #2
 80019ec:	2300      	movs	r3, #0
 80019ee:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019f2:	a806      	add	r0, sp, #24
 80019f4:	f001 feb0 	bl	8003758 <HAL_RCCEx_PeriphCLKConfig>
 80019f8:	bb38      	cbnz	r0, 8001a4a <HAL_UART_MspInit+0x92>
    __HAL_RCC_UART7_CLK_ENABLE();
 80019fa:	4b4b      	ldr	r3, [pc, #300]	@ (8001b28 <HAL_UART_MspInit+0x170>)
 80019fc:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001a00:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001a04:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001a08:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001a0c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001a10:	9200      	str	r2, [sp, #0]
 8001a12:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a14:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001a18:	f042 0210 	orr.w	r2, r2, #16
 8001a1c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001a20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a24:	f003 0310 	and.w	r3, r3, #16
 8001a28:	9301      	str	r3, [sp, #4]
 8001a2a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = BT_RX_Pin|BT_TX_Pin;
 8001a2c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001a30:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a32:	2302      	movs	r3, #2
 8001a34:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a36:	2300      	movs	r3, #0
 8001a38:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a3a:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8001a3c:	2307      	movs	r3, #7
 8001a3e:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a40:	a937      	add	r1, sp, #220	@ 0xdc
 8001a42:	483a      	ldr	r0, [pc, #232]	@ (8001b2c <HAL_UART_MspInit+0x174>)
 8001a44:	f7ff fc24 	bl	8001290 <HAL_GPIO_Init>
 8001a48:	e7cd      	b.n	80019e6 <HAL_UART_MspInit+0x2e>
      Error_Handler();
 8001a4a:	f7fe fe67 	bl	800071c <Error_Handler>
 8001a4e:	e7d4      	b.n	80019fa <HAL_UART_MspInit+0x42>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 8001a50:	2202      	movs	r2, #2
 8001a52:	2300      	movs	r3, #0
 8001a54:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a58:	a806      	add	r0, sp, #24
 8001a5a:	f001 fe7d 	bl	8003758 <HAL_RCCEx_PeriphCLKConfig>
 8001a5e:	bb30      	cbnz	r0, 8001aae <HAL_UART_MspInit+0xf6>
    __HAL_RCC_UART8_CLK_ENABLE();
 8001a60:	4b31      	ldr	r3, [pc, #196]	@ (8001b28 <HAL_UART_MspInit+0x170>)
 8001a62:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001a66:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001a6a:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001a6e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001a72:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8001a76:	9202      	str	r2, [sp, #8]
 8001a78:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a7a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001a7e:	f042 0210 	orr.w	r2, r2, #16
 8001a82:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001a86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a8a:	f003 0310 	and.w	r3, r3, #16
 8001a8e:	9303      	str	r3, [sp, #12]
 8001a90:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = TPU_TX_Pin|TPU_RX_Pin;
 8001a92:	2303      	movs	r3, #3
 8001a94:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a96:	2312      	movs	r3, #18
 8001a98:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9e:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8001aa0:	2308      	movs	r3, #8
 8001aa2:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aa4:	a937      	add	r1, sp, #220	@ 0xdc
 8001aa6:	4821      	ldr	r0, [pc, #132]	@ (8001b2c <HAL_UART_MspInit+0x174>)
 8001aa8:	f7ff fbf2 	bl	8001290 <HAL_GPIO_Init>
 8001aac:	e79b      	b.n	80019e6 <HAL_UART_MspInit+0x2e>
      Error_Handler();
 8001aae:	f7fe fe35 	bl	800071c <Error_Handler>
 8001ab2:	e7d5      	b.n	8001a60 <HAL_UART_MspInit+0xa8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001abc:	a806      	add	r0, sp, #24
 8001abe:	f001 fe4b 	bl	8003758 <HAL_RCCEx_PeriphCLKConfig>
 8001ac2:	bb38      	cbnz	r0, 8001b14 <HAL_UART_MspInit+0x15c>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ac4:	4b18      	ldr	r3, [pc, #96]	@ (8001b28 <HAL_UART_MspInit+0x170>)
 8001ac6:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001aca:	f042 0210 	orr.w	r2, r2, #16
 8001ace:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001ad2:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001ad6:	f002 0210 	and.w	r2, r2, #16
 8001ada:	9204      	str	r2, [sp, #16]
 8001adc:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ade:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001ae2:	f042 0201 	orr.w	r2, r2, #1
 8001ae6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001aea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001aee:	f003 0301 	and.w	r3, r3, #1
 8001af2:	9305      	str	r3, [sp, #20]
 8001af4:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = TPU_TX_EX_Pin|TPU_RX_EX_Pin;
 8001af6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001afa:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afc:	2302      	movs	r3, #2
 8001afe:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b00:	2300      	movs	r3, #0
 8001b02:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b04:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b06:	2307      	movs	r3, #7
 8001b08:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b0a:	a937      	add	r1, sp, #220	@ 0xdc
 8001b0c:	4808      	ldr	r0, [pc, #32]	@ (8001b30 <HAL_UART_MspInit+0x178>)
 8001b0e:	f7ff fbbf 	bl	8001290 <HAL_GPIO_Init>
}
 8001b12:	e768      	b.n	80019e6 <HAL_UART_MspInit+0x2e>
      Error_Handler();
 8001b14:	f7fe fe02 	bl	800071c <Error_Handler>
 8001b18:	e7d4      	b.n	8001ac4 <HAL_UART_MspInit+0x10c>
 8001b1a:	bf00      	nop
 8001b1c:	40007800 	.word	0x40007800
 8001b20:	40007c00 	.word	0x40007c00
 8001b24:	40011000 	.word	0x40011000
 8001b28:	58024400 	.word	0x58024400
 8001b2c:	58021000 	.word	0x58021000
 8001b30:	58020000 	.word	0x58020000

08001b34 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001b34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b38:	b083      	sub	sp, #12
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001b3a:	f8d0 8000 	ldr.w	r8, [r0]
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 8001b3e:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8001b42:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8001b46:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	d854      	bhi.n	8001bf8 <PCD_WriteEmptyTxFifo+0xc4>
 8001b4e:	4607      	mov	r7, r0
 8001b50:	460c      	mov	r4, r1
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 8001b52:	1a9b      	subs	r3, r3, r2

  if (len > ep->maxpacket)
 8001b54:	eb01 02c1 	add.w	r2, r1, r1, lsl #3
 8001b58:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001b5c:	69d2      	ldr	r2, [r2, #28]
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	d300      	bcc.n	8001b64 <PCD_WriteEmptyTxFifo+0x30>
  len = ep->xfer_len - ep->xfer_count;
 8001b62:	461a      	mov	r2, r3
  {
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;
 8001b64:	f102 0903 	add.w	r9, r2, #3
 8001b68:	ea4f 0999 	mov.w	r9, r9, lsr #2

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001b6c:	e015      	b.n	8001b9a <PCD_WriteEmptyTxFifo+0x66>

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 8001b6e:	f106 0903 	add.w	r9, r6, #3
 8001b72:	ea4f 0999 	mov.w	r9, r9, lsr #2

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
                          (uint8_t)hpcd->Init.dma_enable);
 8001b76:	79bb      	ldrb	r3, [r7, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8001b78:	eb04 05c4 	add.w	r5, r4, r4, lsl #3
 8001b7c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8001b80:	6a29      	ldr	r1, [r5, #32]
 8001b82:	9300      	str	r3, [sp, #0]
 8001b84:	b2b3      	uxth	r3, r6
 8001b86:	b2e2      	uxtb	r2, r4
 8001b88:	4640      	mov	r0, r8
 8001b8a:	f005 fd76 	bl	800767a <USB_WritePacket>

    ep->xfer_buff  += len;
 8001b8e:	6a2b      	ldr	r3, [r5, #32]
 8001b90:	4433      	add	r3, r6
 8001b92:	622b      	str	r3, [r5, #32]
    ep->xfer_count += len;
 8001b94:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8001b96:	4433      	add	r3, r6
 8001b98:	62ab      	str	r3, [r5, #40]	@ 0x28
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001b9a:	eb08 1344 	add.w	r3, r8, r4, lsl #5
 8001b9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001ba2:	699b      	ldr	r3, [r3, #24]
 8001ba4:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8001ba6:	454b      	cmp	r3, r9
 8001ba8:	d312      	bcc.n	8001bd0 <PCD_WriteEmptyTxFifo+0x9c>
 8001baa:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 8001bae:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8001bb2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001bb6:	429a      	cmp	r2, r3
 8001bb8:	d20a      	bcs.n	8001bd0 <PCD_WriteEmptyTxFifo+0x9c>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8001bba:	b14b      	cbz	r3, 8001bd0 <PCD_WriteEmptyTxFifo+0x9c>
    len = ep->xfer_len - ep->xfer_count;
 8001bbc:	1a9b      	subs	r3, r3, r2
    if (len > ep->maxpacket)
 8001bbe:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
 8001bc2:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 8001bc6:	69d6      	ldr	r6, [r2, #28]
 8001bc8:	429e      	cmp	r6, r3
 8001bca:	d3d0      	bcc.n	8001b6e <PCD_WriteEmptyTxFifo+0x3a>
    len = ep->xfer_len - ep->xfer_count;
 8001bcc:	461e      	mov	r6, r3
 8001bce:	e7ce      	b.n	8001b6e <PCD_WriteEmptyTxFifo+0x3a>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8001bd0:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 8001bd4:	eb07 0783 	add.w	r7, r7, r3, lsl #2
 8001bd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d80f      	bhi.n	8001c00 <PCD_WriteEmptyTxFifo+0xcc>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001be0:	f004 040f 	and.w	r4, r4, #15
 8001be4:	2201      	movs	r2, #1
 8001be6:	40a2      	lsls	r2, r4
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001be8:	f8d8 3834 	ldr.w	r3, [r8, #2100]	@ 0x834
 8001bec:	ea23 0302 	bic.w	r3, r3, r2
 8001bf0:	f8c8 3834 	str.w	r3, [r8, #2100]	@ 0x834
  }

  return HAL_OK;
 8001bf4:	2000      	movs	r0, #0
 8001bf6:	e000      	b.n	8001bfa <PCD_WriteEmptyTxFifo+0xc6>
    return HAL_ERROR;
 8001bf8:	2001      	movs	r0, #1
}
 8001bfa:	b003      	add	sp, #12
 8001bfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  return HAL_OK;
 8001c00:	2000      	movs	r0, #0
 8001c02:	e7fa      	b.n	8001bfa <PCD_WriteEmptyTxFifo+0xc6>

08001c04 <HAL_PCD_Init>:
{
 8001c04:	b530      	push	{r4, r5, lr}
 8001c06:	b083      	sub	sp, #12
  if (hpcd == NULL)
 8001c08:	2800      	cmp	r0, #0
 8001c0a:	d07a      	beq.n	8001d02 <HAL_PCD_Init+0xfe>
 8001c0c:	4604      	mov	r4, r0
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001c0e:	f890 3495 	ldrb.w	r3, [r0, #1173]	@ 0x495
 8001c12:	b1ab      	cbz	r3, 8001c40 <HAL_PCD_Init+0x3c>
  hpcd->State = HAL_PCD_STATE_BUSY;
 8001c14:	2303      	movs	r3, #3
 8001c16:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  __HAL_PCD_DISABLE(hpcd);
 8001c1a:	6820      	ldr	r0, [r4, #0]
 8001c1c:	f005 fae2 	bl	80071e4 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001c20:	7c23      	ldrb	r3, [r4, #16]
 8001c22:	f88d 3000 	strb.w	r3, [sp]
 8001c26:	1d23      	adds	r3, r4, #4
 8001c28:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c2a:	6820      	ldr	r0, [r4, #0]
 8001c2c:	f005 fa10 	bl	8007050 <USB_CoreInit>
 8001c30:	b158      	cbz	r0, 8001c4a <HAL_PCD_Init+0x46>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c32:	2302      	movs	r3, #2
 8001c34:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001c38:	2501      	movs	r5, #1
}
 8001c3a:	4628      	mov	r0, r5
 8001c3c:	b003      	add	sp, #12
 8001c3e:	bd30      	pop	{r4, r5, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8001c40:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
    HAL_PCD_MspInit(hpcd);
 8001c44:	f006 fb58 	bl	80082f8 <HAL_PCD_MspInit>
 8001c48:	e7e4      	b.n	8001c14 <HAL_PCD_Init+0x10>
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	6820      	ldr	r0, [r4, #0]
 8001c4e:	f005 ff2a 	bl	8007aa6 <USB_SetCurrentMode>
 8001c52:	4602      	mov	r2, r0
 8001c54:	b9b8      	cbnz	r0, 8001c86 <HAL_PCD_Init+0x82>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c56:	4603      	mov	r3, r0
 8001c58:	7920      	ldrb	r0, [r4, #4]
 8001c5a:	4298      	cmp	r0, r3
 8001c5c:	d918      	bls.n	8001c90 <HAL_PCD_Init+0x8c>
    hpcd->IN_ep[i].is_in = 1U;
 8001c5e:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8001c62:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8001c66:	2001      	movs	r0, #1
 8001c68:	7548      	strb	r0, [r1, #21]
    hpcd->IN_ep[i].num = i;
 8001c6a:	750b      	strb	r3, [r1, #20]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001c6c:	85cb      	strh	r3, [r1, #46]	@ 0x2e
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001c6e:	2000      	movs	r0, #0
 8001c70:	7608      	strb	r0, [r1, #24]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001c72:	61c8      	str	r0, [r1, #28]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001c74:	6208      	str	r0, [r1, #32]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001c76:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8001c7a:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8001c7e:	6248      	str	r0, [r1, #36]	@ 0x24
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c80:	3301      	adds	r3, #1
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	e7e8      	b.n	8001c58 <HAL_PCD_Init+0x54>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c86:	2302      	movs	r3, #2
 8001c88:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001c8c:	2501      	movs	r5, #1
 8001c8e:	e7d4      	b.n	8001c3a <HAL_PCD_Init+0x36>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c90:	4290      	cmp	r0, r2
 8001c92:	d917      	bls.n	8001cc4 <HAL_PCD_Init+0xc0>
    hpcd->OUT_ep[i].is_in = 0U;
 8001c94:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8001c98:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	f883 1255 	strb.w	r1, [r3, #597]	@ 0x255
    hpcd->OUT_ep[i].num = i;
 8001ca2:	f883 2254 	strb.w	r2, [r3, #596]	@ 0x254
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001ca6:	f883 1258 	strb.w	r1, [r3, #600]	@ 0x258
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001caa:	f8c3 125c 	str.w	r1, [r3, #604]	@ 0x25c
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001cae:	f8c3 1260 	str.w	r1, [r3, #608]	@ 0x260
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001cb2:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8001cb6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001cba:	f8c3 1264 	str.w	r1, [r3, #612]	@ 0x264
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cbe:	3201      	adds	r2, #1
 8001cc0:	b2d2      	uxtb	r2, r2
 8001cc2:	e7e5      	b.n	8001c90 <HAL_PCD_Init+0x8c>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001cc4:	7c23      	ldrb	r3, [r4, #16]
 8001cc6:	f88d 3000 	strb.w	r3, [sp]
 8001cca:	1d23      	adds	r3, r4, #4
 8001ccc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cce:	6820      	ldr	r0, [r4, #0]
 8001cd0:	f005 fade 	bl	8007290 <USB_DevInit>
 8001cd4:	4605      	mov	r5, r0
 8001cd6:	b958      	cbnz	r0, 8001cf0 <HAL_PCD_Init+0xec>
  hpcd->USB_Address = 0U;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	7463      	strb	r3, [r4, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  if (hpcd->Init.lpm_enable == 1U)
 8001ce2:	7b23      	ldrb	r3, [r4, #12]
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d008      	beq.n	8001cfa <HAL_PCD_Init+0xf6>
  (void)USB_DevDisconnect(hpcd->Instance);
 8001ce8:	6820      	ldr	r0, [r4, #0]
 8001cea:	f005 fe9b 	bl	8007a24 <USB_DevDisconnect>
  return HAL_OK;
 8001cee:	e7a4      	b.n	8001c3a <HAL_PCD_Init+0x36>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001cf6:	2501      	movs	r5, #1
 8001cf8:	e79f      	b.n	8001c3a <HAL_PCD_Init+0x36>
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001cfa:	4620      	mov	r0, r4
 8001cfc:	f000 fd76 	bl	80027ec <HAL_PCDEx_ActivateLPM>
 8001d00:	e7f2      	b.n	8001ce8 <HAL_PCD_Init+0xe4>
    return HAL_ERROR;
 8001d02:	2501      	movs	r5, #1
 8001d04:	e799      	b.n	8001c3a <HAL_PCD_Init+0x36>

08001d06 <HAL_PCD_Start>:
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001d06:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hpcd);
 8001d08:	f890 2494 	ldrb.w	r2, [r0, #1172]	@ 0x494
 8001d0c:	2a01      	cmp	r2, #1
 8001d0e:	d01a      	beq.n	8001d46 <HAL_PCD_Start+0x40>
{
 8001d10:	b510      	push	{r4, lr}
 8001d12:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001d14:	2201      	movs	r2, #1
 8001d16:	f880 2494 	strb.w	r2, [r0, #1172]	@ 0x494
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001d1a:	68da      	ldr	r2, [r3, #12]
 8001d1c:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8001d20:	d002      	beq.n	8001d28 <HAL_PCD_Start+0x22>
      (hpcd->Init.battery_charging_enable == 1U))
 8001d22:	7b42      	ldrb	r2, [r0, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001d24:	2a01      	cmp	r2, #1
 8001d26:	d009      	beq.n	8001d3c <HAL_PCD_Start+0x36>
  __HAL_PCD_ENABLE(hpcd);
 8001d28:	6820      	ldr	r0, [r4, #0]
 8001d2a:	f005 fa55 	bl	80071d8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001d2e:	6820      	ldr	r0, [r4, #0]
 8001d30:	f005 fe6a 	bl	8007a08 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001d34:	2000      	movs	r0, #0
 8001d36:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001d3a:	bd10      	pop	{r4, pc}
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001d3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001d3e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001d42:	639a      	str	r2, [r3, #56]	@ 0x38
 8001d44:	e7f0      	b.n	8001d28 <HAL_PCD_Start+0x22>
  __HAL_LOCK(hpcd);
 8001d46:	2002      	movs	r0, #2
}
 8001d48:	4770      	bx	lr
	...

08001d4c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001d4c:	b570      	push	{r4, r5, r6, lr}
 8001d4e:	4604      	mov	r4, r0
 8001d50:	460d      	mov	r5, r1
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001d52:	6800      	ldr	r0, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8001d54:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001d56:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8001d5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d5e:	689a      	ldr	r2, [r3, #8]

  if (hpcd->Init.dma_enable == 1U)
 8001d60:	79a1      	ldrb	r1, [r4, #6]
 8001d62:	2901      	cmp	r1, #1
 8001d64:	d011      	beq.n	8001d8a <PCD_EP_OutXfrComplete_int+0x3e>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8001d66:	4938      	ldr	r1, [pc, #224]	@ (8001e48 <PCD_EP_OutXfrComplete_int+0xfc>)
 8001d68:	428e      	cmp	r6, r1
 8001d6a:	d056      	beq.n	8001e1a <PCD_EP_OutXfrComplete_int+0xce>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8001d6c:	b93d      	cbnz	r5, 8001d7e <PCD_EP_OutXfrComplete_int+0x32>
 8001d6e:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 8001d72:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001d76:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d05e      	beq.n	8001e3c <PCD_EP_OutXfrComplete_int+0xf0>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001d7e:	b2e9      	uxtb	r1, r5
 8001d80:	4620      	mov	r0, r4
 8001d82:	f006 fb1b 	bl	80083bc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
}
 8001d86:	2000      	movs	r0, #0
 8001d88:	bd70      	pop	{r4, r5, r6, pc}
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8001d8a:	f012 0f08 	tst.w	r2, #8
 8001d8e:	d009      	beq.n	8001da4 <PCD_EP_OutXfrComplete_int+0x58>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001d90:	492e      	ldr	r1, [pc, #184]	@ (8001e4c <PCD_EP_OutXfrComplete_int+0x100>)
 8001d92:	428e      	cmp	r6, r1
 8001d94:	d9f7      	bls.n	8001d86 <PCD_EP_OutXfrComplete_int+0x3a>
 8001d96:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001d9a:	d0f4      	beq.n	8001d86 <PCD_EP_OutXfrComplete_int+0x3a>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001d9c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001da0:	609a      	str	r2, [r3, #8]
 8001da2:	e7f0      	b.n	8001d86 <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8001da4:	f012 0f20 	tst.w	r2, #32
 8001da8:	d002      	beq.n	8001db0 <PCD_EP_OutXfrComplete_int+0x64>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001daa:	2220      	movs	r2, #32
 8001dac:	609a      	str	r2, [r3, #8]
 8001dae:	e7ea      	b.n	8001d86 <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8001db0:	f012 0f28 	tst.w	r2, #40	@ 0x28
 8001db4:	d1e7      	bne.n	8001d86 <PCD_EP_OutXfrComplete_int+0x3a>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001db6:	4925      	ldr	r1, [pc, #148]	@ (8001e4c <PCD_EP_OutXfrComplete_int+0x100>)
 8001db8:	428e      	cmp	r6, r1
 8001dba:	d906      	bls.n	8001dca <PCD_EP_OutXfrComplete_int+0x7e>
 8001dbc:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001dc0:	d003      	beq.n	8001dca <PCD_EP_OutXfrComplete_int+0x7e>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001dc2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001dc6:	609a      	str	r2, [r3, #8]
 8001dc8:	e7dd      	b.n	8001d86 <PCD_EP_OutXfrComplete_int+0x3a>
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8001dca:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001dce:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001dd2:	f8d2 1274 	ldr.w	r1, [r2, #628]	@ 0x274
 8001dd6:	691b      	ldr	r3, [r3, #16]
 8001dd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ddc:	1acb      	subs	r3, r1, r3
 8001dde:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        if (epnum == 0U)
 8001de2:	b97d      	cbnz	r5, 8001e04 <PCD_EP_OutXfrComplete_int+0xb8>
          if (ep->xfer_len == 0U)
 8001de4:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001de8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001dec:	f8d2 2264 	ldr.w	r2, [r2, #612]	@ 0x264
 8001df0:	b16a      	cbz	r2, 8001e0e <PCD_EP_OutXfrComplete_int+0xc2>
            ep->xfer_buff += ep->xfer_count;
 8001df2:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001df6:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001dfa:	f8d2 1260 	ldr.w	r1, [r2, #608]	@ 0x260
 8001dfe:	4419      	add	r1, r3
 8001e00:	f8c2 1260 	str.w	r1, [r2, #608]	@ 0x260
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001e04:	b2e9      	uxtb	r1, r5
 8001e06:	4620      	mov	r0, r4
 8001e08:	f006 fad8 	bl	80083bc <HAL_PCD_DataOutStageCallback>
 8001e0c:	e7bb      	b.n	8001d86 <PCD_EP_OutXfrComplete_int+0x3a>
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001e0e:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001e12:	2101      	movs	r1, #1
 8001e14:	f005 fe86 	bl	8007b24 <USB_EP0_OutStart>
 8001e18:	e7f4      	b.n	8001e04 <PCD_EP_OutXfrComplete_int+0xb8>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8001e1a:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001e1e:	d003      	beq.n	8001e28 <PCD_EP_OutXfrComplete_int+0xdc>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001e20:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001e24:	609a      	str	r2, [r3, #8]
 8001e26:	e7ae      	b.n	8001d86 <PCD_EP_OutXfrComplete_int+0x3a>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001e28:	f012 0f20 	tst.w	r2, #32
 8001e2c:	d001      	beq.n	8001e32 <PCD_EP_OutXfrComplete_int+0xe6>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001e2e:	2220      	movs	r2, #32
 8001e30:	609a      	str	r2, [r3, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001e32:	b2e9      	uxtb	r1, r5
 8001e34:	4620      	mov	r0, r4
 8001e36:	f006 fac1 	bl	80083bc <HAL_PCD_DataOutStageCallback>
 8001e3a:	e7a4      	b.n	8001d86 <PCD_EP_OutXfrComplete_int+0x3a>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8001e3c:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001e40:	2100      	movs	r1, #0
 8001e42:	f005 fe6f 	bl	8007b24 <USB_EP0_OutStart>
 8001e46:	e79a      	b.n	8001d7e <PCD_EP_OutXfrComplete_int+0x32>
 8001e48:	4f54310a 	.word	0x4f54310a
 8001e4c:	4f54300a 	.word	0x4f54300a

08001e50 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001e50:	b538      	push	{r3, r4, r5, lr}
 8001e52:	4604      	mov	r4, r0
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e54:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8001e56:	6c1d      	ldr	r5, [r3, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001e58:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8001e5c:	f8d3 1b08 	ldr.w	r1, [r3, #2824]	@ 0xb08

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001e60:	4a0e      	ldr	r2, [pc, #56]	@ (8001e9c <PCD_EP_OutSetupPacket_int+0x4c>)
 8001e62:	4295      	cmp	r5, r2
 8001e64:	d907      	bls.n	8001e76 <PCD_EP_OutSetupPacket_int+0x26>
 8001e66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e6a:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 8001e6e:	d002      	beq.n	8001e76 <PCD_EP_OutSetupPacket_int+0x26>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001e70:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001e74:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8001e76:	4620      	mov	r0, r4
 8001e78:	f006 fa98 	bl	80083ac <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8001e7c:	4b07      	ldr	r3, [pc, #28]	@ (8001e9c <PCD_EP_OutSetupPacket_int+0x4c>)
 8001e7e:	429d      	cmp	r5, r3
 8001e80:	d902      	bls.n	8001e88 <PCD_EP_OutSetupPacket_int+0x38>
 8001e82:	79a3      	ldrb	r3, [r4, #6]
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	d001      	beq.n	8001e8c <PCD_EP_OutSetupPacket_int+0x3c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
  }

  return HAL_OK;
}
 8001e88:	2000      	movs	r0, #0
 8001e8a:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001e8c:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001e90:	2101      	movs	r1, #1
 8001e92:	6820      	ldr	r0, [r4, #0]
 8001e94:	f005 fe46 	bl	8007b24 <USB_EP0_OutStart>
 8001e98:	e7f6      	b.n	8001e88 <PCD_EP_OutSetupPacket_int+0x38>
 8001e9a:	bf00      	nop
 8001e9c:	4f54300a 	.word	0x4f54300a

08001ea0 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8001ea0:	f890 3494 	ldrb.w	r3, [r0, #1172]	@ 0x494
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d00c      	beq.n	8001ec2 <HAL_PCD_SetAddress+0x22>
{
 8001ea8:	b510      	push	{r4, lr}
 8001eaa:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001eac:	2301      	movs	r3, #1
 8001eae:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001eb2:	7441      	strb	r1, [r0, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001eb4:	6800      	ldr	r0, [r0, #0]
 8001eb6:	f005 fd97 	bl	80079e8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001eba:	2000      	movs	r0, #0
 8001ebc:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001ec0:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8001ec2:	2002      	movs	r0, #2
}
 8001ec4:	4770      	bx	lr

08001ec6 <HAL_PCD_EP_Open>:
{
 8001ec6:	b538      	push	{r3, r4, r5, lr}
 8001ec8:	4605      	mov	r5, r0
 8001eca:	468c      	mov	ip, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8001ecc:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001ed0:	d12b      	bne.n	8001f2a <HAL_PCD_EP_Open+0x64>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001ed2:	f001 0e0f 	and.w	lr, r1, #15
 8001ed6:	eb0e 04ce 	add.w	r4, lr, lr, lsl #3
 8001eda:	00a4      	lsls	r4, r4, #2
 8001edc:	f504 7414 	add.w	r4, r4, #592	@ 0x250
 8001ee0:	4404      	add	r4, r0
 8001ee2:	1d21      	adds	r1, r4, #4
    ep->is_in = 0U;
 8001ee4:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 8001ee8:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8001eec:	2000      	movs	r0, #0
 8001eee:	f88e 0255 	strb.w	r0, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ef2:	f00c 0c0f 	and.w	ip, ip, #15
 8001ef6:	f881 c000 	strb.w	ip, [r1]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001efa:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001efe:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 8001f00:	710b      	strb	r3, [r1, #4]
  if (ep->is_in != 0U)
 8001f02:	784a      	ldrb	r2, [r1, #1]
 8001f04:	b10a      	cbz	r2, 8001f0a <HAL_PCD_EP_Open+0x44>
    ep->tx_fifo_num = ep->num;
 8001f06:	f8a1 c01a 	strh.w	ip, [r1, #26]
  if (ep_type == EP_TYPE_BULK)
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d01c      	beq.n	8001f48 <HAL_PCD_EP_Open+0x82>
  __HAL_LOCK(hpcd);
 8001f0e:	f895 3494 	ldrb.w	r3, [r5, #1172]	@ 0x494
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d01b      	beq.n	8001f4e <HAL_PCD_EP_Open+0x88>
 8001f16:	2301      	movs	r3, #1
 8001f18:	f885 3494 	strb.w	r3, [r5, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001f1c:	6828      	ldr	r0, [r5, #0]
 8001f1e:	f005 fa91 	bl	8007444 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f22:	2000      	movs	r0, #0
 8001f24:	f885 0494 	strb.w	r0, [r5, #1172]	@ 0x494
}
 8001f28:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f2a:	f001 000f 	and.w	r0, r1, #15
 8001f2e:	eb00 01c0 	add.w	r1, r0, r0, lsl #3
 8001f32:	0089      	lsls	r1, r1, #2
 8001f34:	3110      	adds	r1, #16
 8001f36:	4429      	add	r1, r5
 8001f38:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8001f3a:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8001f3e:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8001f42:	2401      	movs	r4, #1
 8001f44:	7544      	strb	r4, [r0, #21]
 8001f46:	e7d4      	b.n	8001ef2 <HAL_PCD_EP_Open+0x2c>
    ep->data_pid_start = 0U;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	714b      	strb	r3, [r1, #5]
 8001f4c:	e7df      	b.n	8001f0e <HAL_PCD_EP_Open+0x48>
  __HAL_LOCK(hpcd);
 8001f4e:	2002      	movs	r0, #2
 8001f50:	e7ea      	b.n	8001f28 <HAL_PCD_EP_Open+0x62>

08001f52 <HAL_PCD_EP_Close>:
{
 8001f52:	b510      	push	{r4, lr}
 8001f54:	4604      	mov	r4, r0
 8001f56:	460a      	mov	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8001f58:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001f5c:	d120      	bne.n	8001fa0 <HAL_PCD_EP_Close+0x4e>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f5e:	f001 000f 	and.w	r0, r1, #15
 8001f62:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8001f66:	009b      	lsls	r3, r3, #2
 8001f68:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001f6c:	4423      	add	r3, r4
 8001f6e:	1d19      	adds	r1, r3, #4
    ep->is_in = 0U;
 8001f70:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8001f74:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001f78:	2300      	movs	r3, #0
 8001f7a:	f880 3255 	strb.w	r3, [r0, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f7e:	f002 020f 	and.w	r2, r2, #15
 8001f82:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8001f84:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d018      	beq.n	8001fbe <HAL_PCD_EP_Close+0x6c>
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001f92:	6820      	ldr	r0, [r4, #0]
 8001f94:	f005 faa2 	bl	80074dc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f98:	2000      	movs	r0, #0
 8001f9a:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001f9e:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001fa0:	f001 000f 	and.w	r0, r1, #15
 8001fa4:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	3310      	adds	r3, #16
 8001fac:	4423      	add	r3, r4
 8001fae:	1d19      	adds	r1, r3, #4
    ep->is_in = 1U;
 8001fb0:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8001fb4:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001fb8:	2301      	movs	r3, #1
 8001fba:	7543      	strb	r3, [r0, #21]
 8001fbc:	e7df      	b.n	8001f7e <HAL_PCD_EP_Close+0x2c>
  __HAL_LOCK(hpcd);
 8001fbe:	2002      	movs	r0, #2
 8001fc0:	e7ed      	b.n	8001f9e <HAL_PCD_EP_Close+0x4c>

08001fc2 <HAL_PCD_EP_Receive>:
{
 8001fc2:	b510      	push	{r4, lr}
 8001fc4:	4614      	mov	r4, r2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fc6:	f001 0c0f 	and.w	ip, r1, #15
 8001fca:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 8001fce:	0089      	lsls	r1, r1, #2
 8001fd0:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8001fd4:	4401      	add	r1, r0
 8001fd6:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8001fd8:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 8001fdc:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8001fe0:	f8ce 2260 	str.w	r2, [lr, #608]	@ 0x260
  ep->xfer_len = len;
 8001fe4:	f8ce 3264 	str.w	r3, [lr, #612]	@ 0x264
  ep->xfer_count = 0U;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	f8ce 3268 	str.w	r3, [lr, #616]	@ 0x268
  ep->is_in = 0U;
 8001fee:	f88e 3255 	strb.w	r3, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ff2:	f88e c254 	strb.w	ip, [lr, #596]	@ 0x254
  if (hpcd->Init.dma_enable == 1U)
 8001ff6:	7982      	ldrb	r2, [r0, #6]
 8001ff8:	2a01      	cmp	r2, #1
 8001ffa:	d004      	beq.n	8002006 <HAL_PCD_EP_Receive+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001ffc:	6800      	ldr	r0, [r0, #0]
 8001ffe:	f005 fb53 	bl	80076a8 <USB_EPStartXfer>
}
 8002002:	2000      	movs	r0, #0
 8002004:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 8002006:	f8ce 4270 	str.w	r4, [lr, #624]	@ 0x270
 800200a:	e7f7      	b.n	8001ffc <HAL_PCD_EP_Receive+0x3a>

0800200c <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800200c:	f001 010f 	and.w	r1, r1, #15
 8002010:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8002014:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 8002018:	f8d0 0268 	ldr.w	r0, [r0, #616]	@ 0x268
 800201c:	4770      	bx	lr

0800201e <HAL_PCD_EP_Transmit>:
{
 800201e:	b510      	push	{r4, lr}
 8002020:	4614      	mov	r4, r2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002022:	f001 0c0f 	and.w	ip, r1, #15
 8002026:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 800202a:	0089      	lsls	r1, r1, #2
 800202c:	3110      	adds	r1, #16
 800202e:	4401      	add	r1, r0
 8002030:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8002032:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 8002036:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800203a:	f8ce 2020 	str.w	r2, [lr, #32]
  ep->xfer_len = len;
 800203e:	f8ce 3024 	str.w	r3, [lr, #36]	@ 0x24
  ep->xfer_count = 0U;
 8002042:	2300      	movs	r3, #0
 8002044:	f8ce 3028 	str.w	r3, [lr, #40]	@ 0x28
  ep->is_in = 1U;
 8002048:	2301      	movs	r3, #1
 800204a:	f88e 3015 	strb.w	r3, [lr, #21]
  ep->num = ep_addr & EP_ADDR_MSK;
 800204e:	f88e c014 	strb.w	ip, [lr, #20]
  if (hpcd->Init.dma_enable == 1U)
 8002052:	7982      	ldrb	r2, [r0, #6]
 8002054:	429a      	cmp	r2, r3
 8002056:	d004      	beq.n	8002062 <HAL_PCD_EP_Transmit+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002058:	6800      	ldr	r0, [r0, #0]
 800205a:	f005 fb25 	bl	80076a8 <USB_EPStartXfer>
}
 800205e:	2000      	movs	r0, #0
 8002060:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 8002062:	f8ce 4030 	str.w	r4, [lr, #48]	@ 0x30
 8002066:	e7f7      	b.n	8002058 <HAL_PCD_EP_Transmit+0x3a>

08002068 <HAL_PCD_EP_SetStall>:
{
 8002068:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800206a:	f001 050f 	and.w	r5, r1, #15
 800206e:	7902      	ldrb	r2, [r0, #4]
 8002070:	42aa      	cmp	r2, r5
 8002072:	d338      	bcc.n	80020e6 <HAL_PCD_EP_SetStall+0x7e>
 8002074:	4604      	mov	r4, r0
 8002076:	460b      	mov	r3, r1
  if ((0x80U & ep_addr) == 0x80U)
 8002078:	f011 0f80 	tst.w	r1, #128	@ 0x80
 800207c:	d11f      	bne.n	80020be <HAL_PCD_EP_SetStall+0x56>
    ep = &hpcd->OUT_ep[ep_addr];
 800207e:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8002082:	0089      	lsls	r1, r1, #2
 8002084:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8002088:	4401      	add	r1, r0
 800208a:	3104      	adds	r1, #4
    ep->is_in = 0U;
 800208c:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8002090:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8002094:	2200      	movs	r2, #0
 8002096:	f883 2255 	strb.w	r2, [r3, #597]	@ 0x255
  ep->is_stall = 1U;
 800209a:	2301      	movs	r3, #1
 800209c:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800209e:	700d      	strb	r5, [r1, #0]
  __HAL_LOCK(hpcd);
 80020a0:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d020      	beq.n	80020ea <HAL_PCD_EP_SetStall+0x82>
 80020a8:	2301      	movs	r3, #1
 80020aa:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80020ae:	6820      	ldr	r0, [r4, #0]
 80020b0:	f005 fc3f 	bl	8007932 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80020b4:	b185      	cbz	r5, 80020d8 <HAL_PCD_EP_SetStall+0x70>
  __HAL_UNLOCK(hpcd);
 80020b6:	2000      	movs	r0, #0
 80020b8:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 80020bc:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020be:	eb05 01c5 	add.w	r1, r5, r5, lsl #3
 80020c2:	0089      	lsls	r1, r1, #2
 80020c4:	3110      	adds	r1, #16
 80020c6:	4401      	add	r1, r0
 80020c8:	3104      	adds	r1, #4
    ep->is_in = 1U;
 80020ca:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 80020ce:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80020d2:	2201      	movs	r2, #1
 80020d4:	755a      	strb	r2, [r3, #21]
 80020d6:	e7e0      	b.n	800209a <HAL_PCD_EP_SetStall+0x32>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80020d8:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 80020dc:	79a1      	ldrb	r1, [r4, #6]
 80020de:	6820      	ldr	r0, [r4, #0]
 80020e0:	f005 fd20 	bl	8007b24 <USB_EP0_OutStart>
 80020e4:	e7e7      	b.n	80020b6 <HAL_PCD_EP_SetStall+0x4e>
    return HAL_ERROR;
 80020e6:	2001      	movs	r0, #1
 80020e8:	e7e8      	b.n	80020bc <HAL_PCD_EP_SetStall+0x54>
  __HAL_LOCK(hpcd);
 80020ea:	2002      	movs	r0, #2
 80020ec:	e7e6      	b.n	80020bc <HAL_PCD_EP_SetStall+0x54>

080020ee <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80020ee:	f001 030f 	and.w	r3, r1, #15
 80020f2:	7902      	ldrb	r2, [r0, #4]
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d330      	bcc.n	800215a <HAL_PCD_EP_ClrStall+0x6c>
{
 80020f8:	b510      	push	{r4, lr}
 80020fa:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 80020fc:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8002100:	d11e      	bne.n	8002140 <HAL_PCD_EP_ClrStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002102:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8002106:	0089      	lsls	r1, r1, #2
 8002108:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 800210c:	4401      	add	r1, r0
 800210e:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8002110:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8002114:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8002118:	2000      	movs	r0, #0
 800211a:	f882 0255 	strb.w	r0, [r2, #597]	@ 0x255
  ep->is_stall = 0U;
 800211e:	2200      	movs	r2, #0
 8002120:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002122:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8002124:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8002128:	2b01      	cmp	r3, #1
 800212a:	d018      	beq.n	800215e <HAL_PCD_EP_ClrStall+0x70>
 800212c:	2301      	movs	r3, #1
 800212e:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002132:	6820      	ldr	r0, [r4, #0]
 8002134:	f005 fc2a 	bl	800798c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002138:	2000      	movs	r0, #0
 800213a:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 800213e:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002140:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8002144:	0089      	lsls	r1, r1, #2
 8002146:	3110      	adds	r1, #16
 8002148:	4401      	add	r1, r0
 800214a:	3104      	adds	r1, #4
    ep->is_in = 1U;
 800214c:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8002150:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8002154:	2001      	movs	r0, #1
 8002156:	7550      	strb	r0, [r2, #21]
 8002158:	e7e1      	b.n	800211e <HAL_PCD_EP_ClrStall+0x30>
    return HAL_ERROR;
 800215a:	2001      	movs	r0, #1
}
 800215c:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 800215e:	2002      	movs	r0, #2
 8002160:	e7ed      	b.n	800213e <HAL_PCD_EP_ClrStall+0x50>

08002162 <HAL_PCD_EP_Abort>:
{
 8002162:	b508      	push	{r3, lr}
  if ((0x80U & ep_addr) == 0x80U)
 8002164:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8002168:	d10c      	bne.n	8002184 <HAL_PCD_EP_Abort+0x22>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800216a:	f001 010f 	and.w	r1, r1, #15
 800216e:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8002172:	0089      	lsls	r1, r1, #2
 8002174:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8002178:	4401      	add	r1, r0
 800217a:	3104      	adds	r1, #4
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800217c:	6800      	ldr	r0, [r0, #0]
 800217e:	f005 fa1d 	bl	80075bc <USB_EPStopXfer>
}
 8002182:	bd08      	pop	{r3, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002184:	f001 010f 	and.w	r1, r1, #15
 8002188:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800218c:	0089      	lsls	r1, r1, #2
 800218e:	3110      	adds	r1, #16
 8002190:	4401      	add	r1, r0
 8002192:	3104      	adds	r1, #4
 8002194:	e7f2      	b.n	800217c <HAL_PCD_EP_Abort+0x1a>

08002196 <HAL_PCD_IRQHandler>:
{
 8002196:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800219a:	b083      	sub	sp, #12
 800219c:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800219e:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80021a0:	4628      	mov	r0, r5
 80021a2:	f005 fc7c 	bl	8007a9e <USB_GetMode>
 80021a6:	b110      	cbz	r0, 80021ae <HAL_PCD_IRQHandler+0x18>
}
 80021a8:	b003      	add	sp, #12
 80021aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80021ae:	4606      	mov	r6, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80021b0:	6820      	ldr	r0, [r4, #0]
 80021b2:	f005 fc45 	bl	8007a40 <USB_ReadInterrupts>
 80021b6:	2800      	cmp	r0, #0
 80021b8:	d0f6      	beq.n	80021a8 <HAL_PCD_IRQHandler+0x12>
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80021ba:	f505 6700 	add.w	r7, r5, #2048	@ 0x800
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	f3c3 230d 	ubfx	r3, r3, #8, #14
 80021c4:	f8c4 34d4 	str.w	r3, [r4, #1236]	@ 0x4d4
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80021c8:	6820      	ldr	r0, [r4, #0]
 80021ca:	f005 fc39 	bl	8007a40 <USB_ReadInterrupts>
 80021ce:	f010 0f02 	tst.w	r0, #2
 80021d2:	d004      	beq.n	80021de <HAL_PCD_IRQHandler+0x48>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80021d4:	6822      	ldr	r2, [r4, #0]
 80021d6:	6953      	ldr	r3, [r2, #20]
 80021d8:	f003 0302 	and.w	r3, r3, #2
 80021dc:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80021de:	6820      	ldr	r0, [r4, #0]
 80021e0:	f005 fc2e 	bl	8007a40 <USB_ReadInterrupts>
 80021e4:	f010 0f10 	tst.w	r0, #16
 80021e8:	d016      	beq.n	8002218 <HAL_PCD_IRQHandler+0x82>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80021ea:	6822      	ldr	r2, [r4, #0]
 80021ec:	6993      	ldr	r3, [r2, #24]
 80021ee:	f023 0310 	bic.w	r3, r3, #16
 80021f2:	6193      	str	r3, [r2, #24]
      RegVal = USBx->GRXSTSP;
 80021f4:	f8d5 8020 	ldr.w	r8, [r5, #32]
      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80021f8:	f008 090f 	and.w	r9, r8, #15
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80021fc:	f408 13f0 	and.w	r3, r8, #1966080	@ 0x1e0000
 8002200:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002204:	d06a      	beq.n	80022dc <HAL_PCD_IRQHandler+0x146>
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002206:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800220a:	f000 808d 	beq.w	8002328 <HAL_PCD_IRQHandler+0x192>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800220e:	6822      	ldr	r2, [r4, #0]
 8002210:	6993      	ldr	r3, [r2, #24]
 8002212:	f043 0310 	orr.w	r3, r3, #16
 8002216:	6193      	str	r3, [r2, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002218:	6820      	ldr	r0, [r4, #0]
 800221a:	f005 fc11 	bl	8007a40 <USB_ReadInterrupts>
 800221e:	f410 2f00 	tst.w	r0, #524288	@ 0x80000
 8002222:	f040 8093 	bne.w	800234c <HAL_PCD_IRQHandler+0x1b6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002226:	6820      	ldr	r0, [r4, #0]
 8002228:	f005 fc0a 	bl	8007a40 <USB_ReadInterrupts>
 800222c:	f410 2f80 	tst.w	r0, #262144	@ 0x40000
 8002230:	f040 80fc 	bne.w	800242c <HAL_PCD_IRQHandler+0x296>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002234:	6820      	ldr	r0, [r4, #0]
 8002236:	f005 fc03 	bl	8007a40 <USB_ReadInterrupts>
 800223a:	2800      	cmp	r0, #0
 800223c:	f2c0 817d 	blt.w	800253a <HAL_PCD_IRQHandler+0x3a4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002240:	6820      	ldr	r0, [r4, #0]
 8002242:	f005 fbfd 	bl	8007a40 <USB_ReadInterrupts>
 8002246:	f410 6f00 	tst.w	r0, #2048	@ 0x800
 800224a:	d009      	beq.n	8002260 <HAL_PCD_IRQHandler+0xca>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	f013 0f01 	tst.w	r3, #1
 8002252:	f040 818a 	bne.w	800256a <HAL_PCD_IRQHandler+0x3d4>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002256:	6822      	ldr	r2, [r4, #0]
 8002258:	6953      	ldr	r3, [r2, #20]
 800225a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800225e:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8002260:	6820      	ldr	r0, [r4, #0]
 8002262:	f005 fbed 	bl	8007a40 <USB_ReadInterrupts>
 8002266:	f010 6f00 	tst.w	r0, #134217728	@ 0x8000000
 800226a:	d015      	beq.n	8002298 <HAL_PCD_IRQHandler+0x102>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800226c:	6822      	ldr	r2, [r4, #0]
 800226e:	6953      	ldr	r3, [r2, #20]
 8002270:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002274:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 8002276:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 800227a:	2b00      	cmp	r3, #0
 800227c:	f040 8179 	bne.w	8002572 <HAL_PCD_IRQHandler+0x3dc>
        hpcd->LPM_State = LPM_L1;
 8002280:	2101      	movs	r1, #1
 8002282:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002286:	6823      	ldr	r3, [r4, #0]
 8002288:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800228a:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800228e:	f8c4 34d0 	str.w	r3, [r4, #1232]	@ 0x4d0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002292:	4620      	mov	r0, r4
 8002294:	f000 fabe 	bl	8002814 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002298:	6820      	ldr	r0, [r4, #0]
 800229a:	f005 fbd1 	bl	8007a40 <USB_ReadInterrupts>
 800229e:	f410 5f80 	tst.w	r0, #4096	@ 0x1000
 80022a2:	f040 816a 	bne.w	800257a <HAL_PCD_IRQHandler+0x3e4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80022a6:	6820      	ldr	r0, [r4, #0]
 80022a8:	f005 fbca 	bl	8007a40 <USB_ReadInterrupts>
 80022ac:	f410 5f00 	tst.w	r0, #8192	@ 0x2000
 80022b0:	f040 81b6 	bne.w	8002620 <HAL_PCD_IRQHandler+0x48a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80022b4:	6820      	ldr	r0, [r4, #0]
 80022b6:	f005 fbc3 	bl	8007a40 <USB_ReadInterrupts>
 80022ba:	f010 0f08 	tst.w	r0, #8
 80022be:	f040 81c7 	bne.w	8002650 <HAL_PCD_IRQHandler+0x4ba>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80022c2:	6820      	ldr	r0, [r4, #0]
 80022c4:	f005 fbbc 	bl	8007a40 <USB_ReadInterrupts>
 80022c8:	f010 0f80 	tst.w	r0, #128	@ 0x80
 80022cc:	f000 81da 	beq.w	8002684 <HAL_PCD_IRQHandler+0x4ee>
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80022d0:	69ab      	ldr	r3, [r5, #24]
 80022d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80022d6:	61ab      	str	r3, [r5, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80022d8:	2601      	movs	r6, #1
 80022da:	e1c3      	b.n	8002664 <HAL_PCD_IRQHandler+0x4ce>
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80022dc:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80022e0:	ea18 0f03 	tst.w	r8, r3
 80022e4:	d093      	beq.n	800220e <HAL_PCD_IRQHandler+0x78>
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80022e6:	ea4f 1a18 	mov.w	sl, r8, lsr #4
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80022ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80022ee:	9301      	str	r3, [sp, #4]
 80022f0:	eb09 0bc9 	add.w	fp, r9, r9, lsl #3
 80022f4:	eb04 0b8b 	add.w	fp, r4, fp, lsl #2
 80022f8:	f3c8 120a 	ubfx	r2, r8, #4, #11
 80022fc:	f8db 1260 	ldr.w	r1, [fp, #608]	@ 0x260
 8002300:	4628      	mov	r0, r5
 8002302:	f005 faf3 	bl	80078ec <USB_ReadPacket>
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002306:	f8db 3260 	ldr.w	r3, [fp, #608]	@ 0x260
 800230a:	f3ca 0a0a 	ubfx	sl, sl, #0, #11
 800230e:	4453      	add	r3, sl
 8002310:	f8cb 3260 	str.w	r3, [fp, #608]	@ 0x260
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002314:	f8db 3268 	ldr.w	r3, [fp, #616]	@ 0x268
 8002318:	9a01      	ldr	r2, [sp, #4]
 800231a:	444a      	add	r2, r9
 800231c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8002320:	4453      	add	r3, sl
 8002322:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
 8002326:	e772      	b.n	800220e <HAL_PCD_IRQHandler+0x78>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002328:	2208      	movs	r2, #8
 800232a:	f204 419c 	addw	r1, r4, #1180	@ 0x49c
 800232e:	4628      	mov	r0, r5
 8002330:	f005 fadc 	bl	80078ec <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002334:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002338:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800233c:	f8d3 2268 	ldr.w	r2, [r3, #616]	@ 0x268
 8002340:	f3c8 180a 	ubfx	r8, r8, #4, #11
 8002344:	4442      	add	r2, r8
 8002346:	f8c3 2268 	str.w	r2, [r3, #616]	@ 0x268
 800234a:	e760      	b.n	800220e <HAL_PCD_IRQHandler+0x78>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800234c:	6820      	ldr	r0, [r4, #0]
 800234e:	f005 fb7b 	bl	8007a48 <USB_ReadDevAllOutEpInterrupt>
 8002352:	4680      	mov	r8, r0
      epnum = 0U;
 8002354:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 8002356:	e035      	b.n	80023c4 <HAL_PCD_IRQHandler+0x22e>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002358:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 800235c:	2201      	movs	r2, #1
 800235e:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002362:	4649      	mov	r1, r9
 8002364:	4620      	mov	r0, r4
 8002366:	f7ff fcf1 	bl	8001d4c <PCD_EP_OutXfrComplete_int>
 800236a:	e03c      	b.n	80023e6 <HAL_PCD_IRQHandler+0x250>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800236c:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002370:	2208      	movs	r2, #8
 8002372:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002376:	4649      	mov	r1, r9
 8002378:	4620      	mov	r0, r4
 800237a:	f7ff fd69 	bl	8001e50 <PCD_EP_OutSetupPacket_int>
 800237e:	e035      	b.n	80023ec <HAL_PCD_IRQHandler+0x256>
            if (ep->is_iso_incomplete == 1U)
 8002380:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002384:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002388:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 800238c:	2b01      	cmp	r3, #1
 800238e:	d041      	beq.n	8002414 <HAL_PCD_IRQHandler+0x27e>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002390:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002394:	2202      	movs	r2, #2
 8002396:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800239a:	f01a 0f20 	tst.w	sl, #32
 800239e:	d004      	beq.n	80023aa <HAL_PCD_IRQHandler+0x214>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80023a0:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80023a4:	2220      	movs	r2, #32
 80023a6:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80023aa:	f41a 5f00 	tst.w	sl, #8192	@ 0x2000
 80023ae:	d005      	beq.n	80023bc <HAL_PCD_IRQHandler+0x226>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80023b0:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80023b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023b8:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
        epnum++;
 80023bc:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 80023c0:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 80023c4:	f1b8 0f00 	cmp.w	r8, #0
 80023c8:	f43f af2d 	beq.w	8002226 <HAL_PCD_IRQHandler+0x90>
        if ((ep_intr & 0x1U) != 0U)
 80023cc:	f018 0f01 	tst.w	r8, #1
 80023d0:	d0f4      	beq.n	80023bc <HAL_PCD_IRQHandler+0x226>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80023d2:	fa5f fb89 	uxtb.w	fp, r9
 80023d6:	4659      	mov	r1, fp
 80023d8:	6820      	ldr	r0, [r4, #0]
 80023da:	f005 fb45 	bl	8007a68 <USB_ReadDevOutEPInterrupt>
 80023de:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80023e0:	f010 0f01 	tst.w	r0, #1
 80023e4:	d1b8      	bne.n	8002358 <HAL_PCD_IRQHandler+0x1c2>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80023e6:	f01a 0f08 	tst.w	sl, #8
 80023ea:	d1bf      	bne.n	800236c <HAL_PCD_IRQHandler+0x1d6>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80023ec:	f01a 0f10 	tst.w	sl, #16
 80023f0:	d004      	beq.n	80023fc <HAL_PCD_IRQHandler+0x266>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80023f2:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80023f6:	2210      	movs	r2, #16
 80023f8:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80023fc:	f01a 0f02 	tst.w	sl, #2
 8002400:	d0cb      	beq.n	800239a <HAL_PCD_IRQHandler+0x204>
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002402:	696b      	ldr	r3, [r5, #20]
 8002404:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002408:	d0ba      	beq.n	8002380 <HAL_PCD_IRQHandler+0x1ea>
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002410:	607b      	str	r3, [r7, #4]
 8002412:	e7b5      	b.n	8002380 <HAL_PCD_IRQHandler+0x1ea>
              ep->is_iso_incomplete = 0U;
 8002414:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002418:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800241c:	2200      	movs	r2, #0
 800241e:	f883 2257 	strb.w	r2, [r3, #599]	@ 0x257
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002422:	4659      	mov	r1, fp
 8002424:	4620      	mov	r0, r4
 8002426:	f006 f819 	bl	800845c <HAL_PCD_ISOOUTIncompleteCallback>
 800242a:	e7b1      	b.n	8002390 <HAL_PCD_IRQHandler+0x1fa>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800242c:	6820      	ldr	r0, [r4, #0]
 800242e:	f005 fb13 	bl	8007a58 <USB_ReadDevAllInEpInterrupt>
 8002432:	4680      	mov	r8, r0
      epnum = 0U;
 8002434:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 8002436:	e025      	b.n	8002484 <HAL_PCD_IRQHandler+0x2ee>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002438:	4659      	mov	r1, fp
 800243a:	4620      	mov	r0, r4
 800243c:	f005 ffca 	bl	80083d4 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002440:	f01a 0f08 	tst.w	sl, #8
 8002444:	d004      	beq.n	8002450 <HAL_PCD_IRQHandler+0x2ba>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002446:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 800244a:	2208      	movs	r2, #8
 800244c:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002450:	f01a 0f10 	tst.w	sl, #16
 8002454:	d004      	beq.n	8002460 <HAL_PCD_IRQHandler+0x2ca>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002456:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 800245a:	2210      	movs	r2, #16
 800245c:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002460:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8002464:	d004      	beq.n	8002470 <HAL_PCD_IRQHandler+0x2da>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002466:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 800246a:	2240      	movs	r2, #64	@ 0x40
 800246c:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002470:	f01a 0f02 	tst.w	sl, #2
 8002474:	d140      	bne.n	80024f8 <HAL_PCD_IRQHandler+0x362>
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002476:	f01a 0f80 	tst.w	sl, #128	@ 0x80
 800247a:	d159      	bne.n	8002530 <HAL_PCD_IRQHandler+0x39a>
        epnum++;
 800247c:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 8002480:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 8002484:	f1b8 0f00 	cmp.w	r8, #0
 8002488:	f43f aed4 	beq.w	8002234 <HAL_PCD_IRQHandler+0x9e>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800248c:	f018 0f01 	tst.w	r8, #1
 8002490:	d0f4      	beq.n	800247c <HAL_PCD_IRQHandler+0x2e6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002492:	fa5f fb89 	uxtb.w	fp, r9
 8002496:	4659      	mov	r1, fp
 8002498:	6820      	ldr	r0, [r4, #0]
 800249a:	f005 faee 	bl	8007a7a <USB_ReadDevInEPInterrupt>
 800249e:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80024a0:	f010 0f01 	tst.w	r0, #1
 80024a4:	d0cc      	beq.n	8002440 <HAL_PCD_IRQHandler+0x2aa>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80024a6:	f009 020f 	and.w	r2, r9, #15
 80024aa:	2101      	movs	r1, #1
 80024ac:	fa01 f202 	lsl.w	r2, r1, r2
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80024b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024b2:	ea23 0302 	bic.w	r3, r3, r2
 80024b6:	637b      	str	r3, [r7, #52]	@ 0x34
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80024b8:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80024bc:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
            if (hpcd->Init.dma_enable == 1U)
 80024c0:	79a3      	ldrb	r3, [r4, #6]
 80024c2:	428b      	cmp	r3, r1
 80024c4:	d1b8      	bne.n	8002438 <HAL_PCD_IRQHandler+0x2a2>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80024c6:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 80024ca:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80024ce:	6a1a      	ldr	r2, [r3, #32]
 80024d0:	69d9      	ldr	r1, [r3, #28]
 80024d2:	440a      	add	r2, r1
 80024d4:	621a      	str	r2, [r3, #32]
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80024d6:	f1b9 0f00 	cmp.w	r9, #0
 80024da:	d1ad      	bne.n	8002438 <HAL_PCD_IRQHandler+0x2a2>
 80024dc:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 80024e0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80024e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d1a6      	bne.n	8002438 <HAL_PCD_IRQHandler+0x2a2>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80024ea:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 80024ee:	2101      	movs	r1, #1
 80024f0:	6820      	ldr	r0, [r4, #0]
 80024f2:	f005 fb17 	bl	8007b24 <USB_EP0_OutStart>
 80024f6:	e79f      	b.n	8002438 <HAL_PCD_IRQHandler+0x2a2>
            (void)USB_FlushTxFifo(USBx, epnum);
 80024f8:	4649      	mov	r1, r9
 80024fa:	4628      	mov	r0, r5
 80024fc:	f004 fe78 	bl	80071f0 <USB_FlushTxFifo>
            if (ep->is_iso_incomplete == 1U)
 8002500:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002504:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002508:	7ddb      	ldrb	r3, [r3, #23]
 800250a:	2b01      	cmp	r3, #1
 800250c:	d005      	beq.n	800251a <HAL_PCD_IRQHandler+0x384>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800250e:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002512:	2202      	movs	r2, #2
 8002514:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
 8002518:	e7ad      	b.n	8002476 <HAL_PCD_IRQHandler+0x2e0>
              ep->is_iso_incomplete = 0U;
 800251a:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 800251e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002522:	2200      	movs	r2, #0
 8002524:	75da      	strb	r2, [r3, #23]
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002526:	4659      	mov	r1, fp
 8002528:	4620      	mov	r0, r4
 800252a:	f005 ff9d 	bl	8008468 <HAL_PCD_ISOINIncompleteCallback>
 800252e:	e7ee      	b.n	800250e <HAL_PCD_IRQHandler+0x378>
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002530:	4649      	mov	r1, r9
 8002532:	4620      	mov	r0, r4
 8002534:	f7ff fafe 	bl	8001b34 <PCD_WriteEmptyTxFifo>
 8002538:	e7a0      	b.n	800247c <HAL_PCD_IRQHandler+0x2e6>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	f023 0301 	bic.w	r3, r3, #1
 8002540:	607b      	str	r3, [r7, #4]
      if (hpcd->LPM_State == LPM_L1)
 8002542:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 8002546:	2b01      	cmp	r3, #1
 8002548:	d008      	beq.n	800255c <HAL_PCD_IRQHandler+0x3c6>
        HAL_PCD_ResumeCallback(hpcd);
 800254a:	4620      	mov	r0, r4
 800254c:	f005 ff80 	bl	8008450 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002550:	6822      	ldr	r2, [r4, #0]
 8002552:	6953      	ldr	r3, [r2, #20]
 8002554:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002558:	6153      	str	r3, [r2, #20]
 800255a:	e671      	b.n	8002240 <HAL_PCD_IRQHandler+0xaa>
        hpcd->LPM_State = LPM_L0;
 800255c:	2100      	movs	r1, #0
 800255e:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002562:	4620      	mov	r0, r4
 8002564:	f000 f956 	bl	8002814 <HAL_PCDEx_LPM_Callback>
 8002568:	e7f2      	b.n	8002550 <HAL_PCD_IRQHandler+0x3ba>
        HAL_PCD_SuspendCallback(hpcd);
 800256a:	4620      	mov	r0, r4
 800256c:	f005 ff58 	bl	8008420 <HAL_PCD_SuspendCallback>
 8002570:	e671      	b.n	8002256 <HAL_PCD_IRQHandler+0xc0>
        HAL_PCD_SuspendCallback(hpcd);
 8002572:	4620      	mov	r0, r4
 8002574:	f005 ff54 	bl	8008420 <HAL_PCD_SuspendCallback>
 8002578:	e68e      	b.n	8002298 <HAL_PCD_IRQHandler+0x102>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f023 0301 	bic.w	r3, r3, #1
 8002580:	607b      	str	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002582:	2110      	movs	r1, #16
 8002584:	6820      	ldr	r0, [r4, #0]
 8002586:	f004 fe33 	bl	80071f0 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800258a:	e01a      	b.n	80025c2 <HAL_PCD_IRQHandler+0x42c>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800258c:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 8002590:	f64f 317f 	movw	r1, #64383	@ 0xfb7f
 8002594:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002598:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 800259c:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 80025a0:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80025a4:	f8c3 1b08 	str.w	r1, [r3, #2824]	@ 0xb08
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80025a8:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 80025ac:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 80025b0:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80025b4:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 80025b8:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 80025bc:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025c0:	3601      	adds	r6, #1
 80025c2:	7923      	ldrb	r3, [r4, #4]
 80025c4:	42b3      	cmp	r3, r6
 80025c6:	d8e1      	bhi.n	800258c <HAL_PCD_IRQHandler+0x3f6>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80025c8:	69fb      	ldr	r3, [r7, #28]
 80025ca:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80025ce:	61fb      	str	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80025d0:	7be3      	ldrb	r3, [r4, #15]
 80025d2:	b1db      	cbz	r3, 800260c <HAL_PCD_IRQHandler+0x476>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80025d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80025d8:	f043 030b 	orr.w	r3, r3, #11
 80025dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80025e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025e2:	f043 030b 	orr.w	r3, r3, #11
 80025e6:	647b      	str	r3, [r7, #68]	@ 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80025e8:	f8d5 3800 	ldr.w	r3, [r5, #2048]	@ 0x800
 80025ec:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80025f0:	f8c5 3800 	str.w	r3, [r5, #2048]	@ 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80025f4:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 80025f8:	79a1      	ldrb	r1, [r4, #6]
 80025fa:	6820      	ldr	r0, [r4, #0]
 80025fc:	f005 fa92 	bl	8007b24 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002600:	6822      	ldr	r2, [r4, #0]
 8002602:	6953      	ldr	r3, [r2, #20]
 8002604:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002608:	6153      	str	r3, [r2, #20]
 800260a:	e64c      	b.n	80022a6 <HAL_PCD_IRQHandler+0x110>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800260c:	697a      	ldr	r2, [r7, #20]
 800260e:	f242 032b 	movw	r3, #8235	@ 0x202b
 8002612:	4313      	orrs	r3, r2
 8002614:	617b      	str	r3, [r7, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	f043 030b 	orr.w	r3, r3, #11
 800261c:	613b      	str	r3, [r7, #16]
 800261e:	e7e3      	b.n	80025e8 <HAL_PCD_IRQHandler+0x452>
      (void)USB_ActivateSetup(hpcd->Instance);
 8002620:	6820      	ldr	r0, [r4, #0]
 8002622:	f005 fa71 	bl	8007b08 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002626:	6820      	ldr	r0, [r4, #0]
 8002628:	f004 fefa 	bl	8007420 <USB_GetDevSpeed>
 800262c:	71e0      	strb	r0, [r4, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800262e:	6826      	ldr	r6, [r4, #0]
 8002630:	f000 ff44 	bl	80034bc <HAL_RCC_GetHCLKFreq>
 8002634:	4601      	mov	r1, r0
 8002636:	79e2      	ldrb	r2, [r4, #7]
 8002638:	4630      	mov	r0, r6
 800263a:	f004 fd5b 	bl	80070f4 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 800263e:	4620      	mov	r0, r4
 8002640:	f005 fed9 	bl	80083f6 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002644:	6822      	ldr	r2, [r4, #0]
 8002646:	6953      	ldr	r3, [r2, #20]
 8002648:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800264c:	6153      	str	r3, [r2, #20]
 800264e:	e631      	b.n	80022b4 <HAL_PCD_IRQHandler+0x11e>
      HAL_PCD_SOFCallback(hpcd);
 8002650:	4620      	mov	r0, r4
 8002652:	f005 feca 	bl	80083ea <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002656:	6822      	ldr	r2, [r4, #0]
 8002658:	6953      	ldr	r3, [r2, #20]
 800265a:	f003 0308 	and.w	r3, r3, #8
 800265e:	6153      	str	r3, [r2, #20]
 8002660:	e62f      	b.n	80022c2 <HAL_PCD_IRQHandler+0x12c>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002662:	3601      	adds	r6, #1
 8002664:	7923      	ldrb	r3, [r4, #4]
 8002666:	42b3      	cmp	r3, r6
 8002668:	d90c      	bls.n	8002684 <HAL_PCD_IRQHandler+0x4ee>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800266a:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 800266e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002672:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 8002676:	2b01      	cmp	r3, #1
 8002678:	d1f3      	bne.n	8002662 <HAL_PCD_IRQHandler+0x4cc>
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800267a:	b2f1      	uxtb	r1, r6
 800267c:	4620      	mov	r0, r4
 800267e:	f7ff fd70 	bl	8002162 <HAL_PCD_EP_Abort>
 8002682:	e7ee      	b.n	8002662 <HAL_PCD_IRQHandler+0x4cc>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002684:	6820      	ldr	r0, [r4, #0]
 8002686:	f005 f9db 	bl	8007a40 <USB_ReadInterrupts>
 800268a:	f410 1f80 	tst.w	r0, #1048576	@ 0x100000
 800268e:	d125      	bne.n	80026dc <HAL_PCD_IRQHandler+0x546>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002690:	6820      	ldr	r0, [r4, #0]
 8002692:	f005 f9d5 	bl	8007a40 <USB_ReadInterrupts>
 8002696:	f410 1f00 	tst.w	r0, #2097152	@ 0x200000
 800269a:	d058      	beq.n	800274e <HAL_PCD_IRQHandler+0x5b8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800269c:	2301      	movs	r3, #1
 800269e:	e026      	b.n	80026ee <HAL_PCD_IRQHandler+0x558>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80026a0:	3601      	adds	r6, #1
 80026a2:	7923      	ldrb	r3, [r4, #4]
 80026a4:	42b3      	cmp	r3, r6
 80026a6:	d91b      	bls.n	80026e0 <HAL_PCD_IRQHandler+0x54a>
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80026a8:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 80026ac:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80026b0:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 80026b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80026b8:	7e1b      	ldrb	r3, [r3, #24]
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d1f0      	bne.n	80026a0 <HAL_PCD_IRQHandler+0x50a>
 80026be:	2a00      	cmp	r2, #0
 80026c0:	daee      	bge.n	80026a0 <HAL_PCD_IRQHandler+0x50a>
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80026c2:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 80026c6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80026ca:	2201      	movs	r2, #1
 80026cc:	75da      	strb	r2, [r3, #23]
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80026ce:	f066 017f 	orn	r1, r6, #127	@ 0x7f
 80026d2:	b2c9      	uxtb	r1, r1
 80026d4:	4620      	mov	r0, r4
 80026d6:	f7ff fd44 	bl	8002162 <HAL_PCD_EP_Abort>
 80026da:	e7e1      	b.n	80026a0 <HAL_PCD_IRQHandler+0x50a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80026dc:	2601      	movs	r6, #1
 80026de:	e7e0      	b.n	80026a2 <HAL_PCD_IRQHandler+0x50c>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80026e0:	6822      	ldr	r2, [r4, #0]
 80026e2:	6953      	ldr	r3, [r2, #20]
 80026e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026e8:	6153      	str	r3, [r2, #20]
 80026ea:	e7d1      	b.n	8002690 <HAL_PCD_IRQHandler+0x4fa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80026ec:	3301      	adds	r3, #1
 80026ee:	7922      	ldrb	r2, [r4, #4]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d927      	bls.n	8002744 <HAL_PCD_IRQHandler+0x5ae>
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80026f4:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 80026f8:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	@ 0xb00
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80026fc:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8002700:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8002704:	f892 2258 	ldrb.w	r2, [r2, #600]	@ 0x258
 8002708:	2a01      	cmp	r2, #1
 800270a:	d1ef      	bne.n	80026ec <HAL_PCD_IRQHandler+0x556>
 800270c:	2900      	cmp	r1, #0
 800270e:	daed      	bge.n	80026ec <HAL_PCD_IRQHandler+0x556>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002710:	f8d4 24d4 	ldr.w	r2, [r4, #1236]	@ 0x4d4
 8002714:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002718:	f012 0f01 	tst.w	r2, #1
 800271c:	d1e6      	bne.n	80026ec <HAL_PCD_IRQHandler+0x556>
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800271e:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8002722:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8002726:	2101      	movs	r1, #1
 8002728:	f882 1257 	strb.w	r1, [r2, #599]	@ 0x257
          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800272c:	69aa      	ldr	r2, [r5, #24]
 800272e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002732:	61aa      	str	r2, [r5, #24]
          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002734:	696a      	ldr	r2, [r5, #20]
 8002736:	f012 0f80 	tst.w	r2, #128	@ 0x80
 800273a:	d1d7      	bne.n	80026ec <HAL_PCD_IRQHandler+0x556>
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002742:	607b      	str	r3, [r7, #4]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002744:	6822      	ldr	r2, [r4, #0]
 8002746:	6953      	ldr	r3, [r2, #20]
 8002748:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800274c:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800274e:	6820      	ldr	r0, [r4, #0]
 8002750:	f005 f976 	bl	8007a40 <USB_ReadInterrupts>
 8002754:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 8002758:	d110      	bne.n	800277c <HAL_PCD_IRQHandler+0x5e6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800275a:	6820      	ldr	r0, [r4, #0]
 800275c:	f005 f970 	bl	8007a40 <USB_ReadInterrupts>
 8002760:	f010 0f04 	tst.w	r0, #4
 8002764:	f43f ad20 	beq.w	80021a8 <HAL_PCD_IRQHandler+0x12>
      RegVal = hpcd->Instance->GOTGINT;
 8002768:	6823      	ldr	r3, [r4, #0]
 800276a:	685d      	ldr	r5, [r3, #4]
      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800276c:	f015 0f04 	tst.w	r5, #4
 8002770:	d10d      	bne.n	800278e <HAL_PCD_IRQHandler+0x5f8>
      hpcd->Instance->GOTGINT |= RegVal;
 8002772:	6822      	ldr	r2, [r4, #0]
 8002774:	6853      	ldr	r3, [r2, #4]
 8002776:	432b      	orrs	r3, r5
 8002778:	6053      	str	r3, [r2, #4]
 800277a:	e515      	b.n	80021a8 <HAL_PCD_IRQHandler+0x12>
      HAL_PCD_ConnectCallback(hpcd);
 800277c:	4620      	mov	r0, r4
 800277e:	f005 fe79 	bl	8008474 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002782:	6822      	ldr	r2, [r4, #0]
 8002784:	6953      	ldr	r3, [r2, #20]
 8002786:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800278a:	6153      	str	r3, [r2, #20]
 800278c:	e7e5      	b.n	800275a <HAL_PCD_IRQHandler+0x5c4>
        HAL_PCD_DisconnectCallback(hpcd);
 800278e:	4620      	mov	r0, r4
 8002790:	f005 fe76 	bl	8008480 <HAL_PCD_DisconnectCallback>
 8002794:	e7ed      	b.n	8002772 <HAL_PCD_IRQHandler+0x5dc>

08002796 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002796:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002798:	6804      	ldr	r4, [r0, #0]
 800279a:	6a60      	ldr	r0, [r4, #36]	@ 0x24

  if (fifo == 0U)
 800279c:	b931      	cbnz	r1, 80027ac <HAL_PCDEx_SetTxFiFo+0x16>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800279e:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80027a2:	62a0      	str	r0, [r4, #40]	@ 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 80027a4:	2000      	movs	r0, #0
 80027a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80027aa:	4770      	bx	lr
 80027ac:	468c      	mov	ip, r1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80027ae:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80027b0:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 80027b4:	2300      	movs	r3, #0
 80027b6:	e008      	b.n	80027ca <HAL_PCDEx_SetTxFiFo+0x34>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80027b8:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 80027bc:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80027c0:	6849      	ldr	r1, [r1, #4]
 80027c2:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 80027c6:	3301      	adds	r3, #1
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	f10c 31ff 	add.w	r1, ip, #4294967295
 80027ce:	428b      	cmp	r3, r1
 80027d0:	d3f2      	bcc.n	80027b8 <HAL_PCDEx_SetTxFiFo+0x22>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80027d2:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80027d6:	f10c 013f 	add.w	r1, ip, #63	@ 0x3f
 80027da:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 80027de:	6060      	str	r0, [r4, #4]
 80027e0:	e7e0      	b.n	80027a4 <HAL_PCDEx_SetTxFiFo+0xe>

080027e2 <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 80027e2:	6803      	ldr	r3, [r0, #0]
 80027e4:	6259      	str	r1, [r3, #36]	@ 0x24

  return HAL_OK;
}
 80027e6:	2000      	movs	r0, #0
 80027e8:	4770      	bx	lr
	...

080027ec <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80027ec:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80027ee:	6802      	ldr	r2, [r0, #0]

  hpcd->lpm_active = 1U;
 80027f0:	2101      	movs	r1, #1
 80027f2:	f8c0 14d8 	str.w	r1, [r0, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80027f6:	2000      	movs	r0, #0
 80027f8:	f883 04cc 	strb.w	r0, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80027fc:	6993      	ldr	r3, [r2, #24]
 80027fe:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002802:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002804:	6d51      	ldr	r1, [r2, #84]	@ 0x54
 8002806:	4b02      	ldr	r3, [pc, #8]	@ (8002810 <HAL_PCDEx_ActivateLPM+0x24>)
 8002808:	430b      	orrs	r3, r1
 800280a:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
}
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	10000003 	.word	0x10000003

08002814 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002814:	4770      	bx	lr
	...

08002818 <HAL_PWREx_ConfigSupply>:
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002818:	4b13      	ldr	r3, [pc, #76]	@ (8002868 <HAL_PWREx_ConfigSupply+0x50>)
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	f013 0f04 	tst.w	r3, #4
 8002820:	d107      	bne.n	8002832 <HAL_PWREx_ConfigSupply+0x1a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002822:	4b11      	ldr	r3, [pc, #68]	@ (8002868 <HAL_PWREx_ConfigSupply+0x50>)
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	f003 0307 	and.w	r3, r3, #7
 800282a:	4283      	cmp	r3, r0
 800282c:	d01a      	beq.n	8002864 <HAL_PWREx_ConfigSupply+0x4c>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800282e:	2001      	movs	r0, #1
 8002830:	4770      	bx	lr
{
 8002832:	b510      	push	{r4, lr}
      return HAL_OK;
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002834:	4a0c      	ldr	r2, [pc, #48]	@ (8002868 <HAL_PWREx_ConfigSupply+0x50>)
 8002836:	68d3      	ldr	r3, [r2, #12]
 8002838:	f023 0307 	bic.w	r3, r3, #7
 800283c:	4303      	orrs	r3, r0
 800283e:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002840:	f7fe fa04 	bl	8000c4c <HAL_GetTick>
 8002844:	4604      	mov	r4, r0

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002846:	4b08      	ldr	r3, [pc, #32]	@ (8002868 <HAL_PWREx_ConfigSupply+0x50>)
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 800284e:	d107      	bne.n	8002860 <HAL_PWREx_ConfigSupply+0x48>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002850:	f7fe f9fc 	bl	8000c4c <HAL_GetTick>
 8002854:	1b00      	subs	r0, r0, r4
 8002856:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800285a:	d9f4      	bls.n	8002846 <HAL_PWREx_ConfigSupply+0x2e>
    {
      return HAL_ERROR;
 800285c:	2001      	movs	r0, #1
 800285e:	e000      	b.n	8002862 <HAL_PWREx_ConfigSupply+0x4a>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002860:	2000      	movs	r0, #0
}
 8002862:	bd10      	pop	{r4, pc}
      return HAL_OK;
 8002864:	2000      	movs	r0, #0
}
 8002866:	4770      	bx	lr
 8002868:	58024800 	.word	0x58024800

0800286c <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800286c:	4a02      	ldr	r2, [pc, #8]	@ (8002878 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 800286e:	68d3      	ldr	r3, [r2, #12]
 8002870:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002874:	60d3      	str	r3, [r2, #12]
}
 8002876:	4770      	bx	lr
 8002878:	58024800 	.word	0x58024800

0800287c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800287c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002880:	4605      	mov	r5, r0
 8002882:	460f      	mov	r7, r1
 8002884:	4616      	mov	r6, r2
 8002886:	4699      	mov	r9, r3
 8002888:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800288c:	682b      	ldr	r3, [r5, #0]
 800288e:	689c      	ldr	r4, [r3, #8]
 8002890:	ea04 0c07 	and.w	ip, r4, r7
 8002894:	f1bc 0c00 	subs.w	ip, ip, #0
 8002898:	bf18      	it	ne
 800289a:	f04f 0c01 	movne.w	ip, #1
 800289e:	45b4      	cmp	ip, r6
 80028a0:	d014      	beq.n	80028cc <QSPI_WaitFlagStateUntilTimeout+0x50>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028a2:	f1b8 3fff 	cmp.w	r8, #4294967295
 80028a6:	d0f1      	beq.n	800288c <QSPI_WaitFlagStateUntilTimeout+0x10>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028a8:	f7fe f9d0 	bl	8000c4c <HAL_GetTick>
 80028ac:	eba0 0009 	sub.w	r0, r0, r9
 80028b0:	4540      	cmp	r0, r8
 80028b2:	d802      	bhi.n	80028ba <QSPI_WaitFlagStateUntilTimeout+0x3e>
 80028b4:	f1b8 0f00 	cmp.w	r8, #0
 80028b8:	d1e8      	bne.n	800288c <QSPI_WaitFlagStateUntilTimeout+0x10>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80028ba:	2304      	movs	r3, #4
 80028bc:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80028c0:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 80028c2:	f043 0301 	orr.w	r3, r3, #1
 80028c6:	646b      	str	r3, [r5, #68]	@ 0x44

        return HAL_ERROR;
 80028c8:	2001      	movs	r0, #1
 80028ca:	e000      	b.n	80028ce <QSPI_WaitFlagStateUntilTimeout+0x52>
      }
    }
  }
  return HAL_OK;
 80028cc:	2000      	movs	r0, #0
}
 80028ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080028d2 <HAL_QSPI_SetTimeout>:
  hqspi->Timeout = Timeout;
 80028d2:	6481      	str	r1, [r0, #72]	@ 0x48
}
 80028d4:	4770      	bx	lr
	...

080028d8 <HAL_QSPI_Init>:
{
 80028d8:	b570      	push	{r4, r5, r6, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80028de:	f7fe f9b5 	bl	8000c4c <HAL_GetTick>
  if(hqspi == NULL)
 80028e2:	2c00      	cmp	r4, #0
 80028e4:	d045      	beq.n	8002972 <HAL_QSPI_Init+0x9a>
 80028e6:	4606      	mov	r6, r0
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80028e8:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d037      	beq.n	8002960 <HAL_QSPI_Init+0x88>
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80028f0:	6825      	ldr	r5, [r4, #0]
 80028f2:	682a      	ldr	r2, [r5, #0]
 80028f4:	f422 52f8 	bic.w	r2, r2, #7936	@ 0x1f00
 80028f8:	68a1      	ldr	r1, [r4, #8]
 80028fa:	3901      	subs	r1, #1
 80028fc:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002900:	602a      	str	r2, [r5, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8002902:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8002904:	9300      	str	r3, [sp, #0]
 8002906:	4633      	mov	r3, r6
 8002908:	2200      	movs	r2, #0
 800290a:	2120      	movs	r1, #32
 800290c:	4620      	mov	r0, r4
 800290e:	f7ff ffb5 	bl	800287c <QSPI_WaitFlagStateUntilTimeout>
  if(status == HAL_OK)
 8002912:	bb18      	cbnz	r0, 800295c <HAL_QSPI_Init+0x84>
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8002914:	6821      	ldr	r1, [r4, #0]
 8002916:	680b      	ldr	r3, [r1, #0]
 8002918:	4a17      	ldr	r2, [pc, #92]	@ (8002978 <HAL_QSPI_Init+0xa0>)
 800291a:	401a      	ands	r2, r3
 800291c:	6865      	ldr	r5, [r4, #4]
 800291e:	68e3      	ldr	r3, [r4, #12]
 8002920:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8002924:	69e5      	ldr	r5, [r4, #28]
 8002926:	432b      	orrs	r3, r5
 8002928:	6a25      	ldr	r5, [r4, #32]
 800292a:	432b      	orrs	r3, r5
 800292c:	431a      	orrs	r2, r3
 800292e:	600a      	str	r2, [r1, #0]
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8002930:	6821      	ldr	r1, [r4, #0]
 8002932:	684a      	ldr	r2, [r1, #4]
 8002934:	4b11      	ldr	r3, [pc, #68]	@ (800297c <HAL_QSPI_Init+0xa4>)
 8002936:	4013      	ands	r3, r2
 8002938:	6925      	ldr	r5, [r4, #16]
 800293a:	6962      	ldr	r2, [r4, #20]
 800293c:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 8002940:	69a5      	ldr	r5, [r4, #24]
 8002942:	432a      	orrs	r2, r5
 8002944:	4313      	orrs	r3, r2
 8002946:	604b      	str	r3, [r1, #4]
    __HAL_QSPI_ENABLE(hqspi);
 8002948:	6822      	ldr	r2, [r4, #0]
 800294a:	6813      	ldr	r3, [r2, #0]
 800294c:	f043 0301 	orr.w	r3, r3, #1
 8002950:	6013      	str	r3, [r2, #0]
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8002952:	2300      	movs	r3, #0
 8002954:	6463      	str	r3, [r4, #68]	@ 0x44
    hqspi->State = HAL_QSPI_STATE_READY;
 8002956:	2301      	movs	r3, #1
 8002958:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
}
 800295c:	b002      	add	sp, #8
 800295e:	bd70      	pop	{r4, r5, r6, pc}
    HAL_QSPI_MspInit(hqspi);
 8002960:	4620      	mov	r0, r4
 8002962:	f7fe fe0d 	bl	8001580 <HAL_QSPI_MspInit>
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8002966:	f241 3188 	movw	r1, #5000	@ 0x1388
 800296a:	4620      	mov	r0, r4
 800296c:	f7ff ffb1 	bl	80028d2 <HAL_QSPI_SetTimeout>
 8002970:	e7be      	b.n	80028f0 <HAL_QSPI_Init+0x18>
    return HAL_ERROR;
 8002972:	2001      	movs	r0, #1
 8002974:	e7f2      	b.n	800295c <HAL_QSPI_Init+0x84>
 8002976:	bf00      	nop
 8002978:	00ffff2f 	.word	0x00ffff2f
 800297c:	ffe0f8fe 	.word	0xffe0f8fe

08002980 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002980:	2800      	cmp	r0, #0
 8002982:	f000 8339 	beq.w	8002ff8 <HAL_RCC_OscConfig+0x678>
{
 8002986:	b538      	push	{r3, r4, r5, lr}
 8002988:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800298a:	6803      	ldr	r3, [r0, #0]
 800298c:	f013 0f01 	tst.w	r3, #1
 8002990:	d025      	beq.n	80029de <HAL_RCC_OscConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002992:	4a94      	ldr	r2, [pc, #592]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002994:	6913      	ldr	r3, [r2, #16]
 8002996:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800299a:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800299c:	2b10      	cmp	r3, #16
 800299e:	d015      	beq.n	80029cc <HAL_RCC_OscConfig+0x4c>
 80029a0:	2b18      	cmp	r3, #24
 80029a2:	d00f      	beq.n	80029c4 <HAL_RCC_OscConfig+0x44>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029a4:	6863      	ldr	r3, [r4, #4]
 80029a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029aa:	d03f      	beq.n	8002a2c <HAL_RCC_OscConfig+0xac>
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d153      	bne.n	8002a58 <HAL_RCC_OscConfig+0xd8>
 80029b0:	4b8c      	ldr	r3, [pc, #560]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80029b8:	601a      	str	r2, [r3, #0]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80029c0:	601a      	str	r2, [r3, #0]
 80029c2:	e038      	b.n	8002a36 <HAL_RCC_OscConfig+0xb6>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80029c4:	f002 0203 	and.w	r2, r2, #3
 80029c8:	2a02      	cmp	r2, #2
 80029ca:	d1eb      	bne.n	80029a4 <HAL_RCC_OscConfig+0x24>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029cc:	4b85      	ldr	r3, [pc, #532]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80029d4:	d003      	beq.n	80029de <HAL_RCC_OscConfig+0x5e>
 80029d6:	6863      	ldr	r3, [r4, #4]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	f000 830f 	beq.w	8002ffc <HAL_RCC_OscConfig+0x67c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029de:	6823      	ldr	r3, [r4, #0]
 80029e0:	f013 0f02 	tst.w	r3, #2
 80029e4:	f000 80a1 	beq.w	8002b2a <HAL_RCC_OscConfig+0x1aa>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029e8:	4a7e      	ldr	r2, [pc, #504]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 80029ea:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80029ec:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80029ee:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 80029f2:	d05a      	beq.n	8002aaa <HAL_RCC_OscConfig+0x12a>
 80029f4:	2b18      	cmp	r3, #24
 80029f6:	d055      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x124>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80029f8:	68e3      	ldr	r3, [r4, #12]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	f000 80de 	beq.w	8002bbc <HAL_RCC_OscConfig+0x23c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002a00:	4978      	ldr	r1, [pc, #480]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002a02:	680a      	ldr	r2, [r1, #0]
 8002a04:	f022 0219 	bic.w	r2, r2, #25
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a0c:	f7fe f91e 	bl	8000c4c <HAL_GetTick>
 8002a10:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a12:	4b74      	ldr	r3, [pc, #464]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f013 0f04 	tst.w	r3, #4
 8002a1a:	f040 80ad 	bne.w	8002b78 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a1e:	f7fe f915 	bl	8000c4c <HAL_GetTick>
 8002a22:	1b40      	subs	r0, r0, r5
 8002a24:	2802      	cmp	r0, #2
 8002a26:	d9f4      	bls.n	8002a12 <HAL_RCC_OscConfig+0x92>
          {
            return HAL_TIMEOUT;
 8002a28:	2003      	movs	r0, #3
 8002a2a:	e2ee      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a2c:	4a6d      	ldr	r2, [pc, #436]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002a2e:	6813      	ldr	r3, [r2, #0]
 8002a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a34:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a36:	6863      	ldr	r3, [r4, #4]
 8002a38:	b32b      	cbz	r3, 8002a86 <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 8002a3a:	f7fe f907 	bl	8000c4c <HAL_GetTick>
 8002a3e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002a40:	4b68      	ldr	r3, [pc, #416]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002a48:	d1c9      	bne.n	80029de <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a4a:	f7fe f8ff 	bl	8000c4c <HAL_GetTick>
 8002a4e:	1b40      	subs	r0, r0, r5
 8002a50:	2864      	cmp	r0, #100	@ 0x64
 8002a52:	d9f5      	bls.n	8002a40 <HAL_RCC_OscConfig+0xc0>
            return HAL_TIMEOUT;
 8002a54:	2003      	movs	r0, #3
 8002a56:	e2d8      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a5c:	d009      	beq.n	8002a72 <HAL_RCC_OscConfig+0xf2>
 8002a5e:	4b61      	ldr	r3, [pc, #388]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002a66:	601a      	str	r2, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002a6e:	601a      	str	r2, [r3, #0]
 8002a70:	e7e1      	b.n	8002a36 <HAL_RCC_OscConfig+0xb6>
 8002a72:	4b5c      	ldr	r3, [pc, #368]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002a7a:	601a      	str	r2, [r3, #0]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002a82:	601a      	str	r2, [r3, #0]
 8002a84:	e7d7      	b.n	8002a36 <HAL_RCC_OscConfig+0xb6>
        tickstart = HAL_GetTick();
 8002a86:	f7fe f8e1 	bl	8000c4c <HAL_GetTick>
 8002a8a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002a8c:	4b55      	ldr	r3, [pc, #340]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002a94:	d0a3      	beq.n	80029de <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a96:	f7fe f8d9 	bl	8000c4c <HAL_GetTick>
 8002a9a:	1b40      	subs	r0, r0, r5
 8002a9c:	2864      	cmp	r0, #100	@ 0x64
 8002a9e:	d9f5      	bls.n	8002a8c <HAL_RCC_OscConfig+0x10c>
            return HAL_TIMEOUT;
 8002aa0:	2003      	movs	r0, #3
 8002aa2:	e2b2      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002aa4:	f012 0f03 	tst.w	r2, #3
 8002aa8:	d1a6      	bne.n	80029f8 <HAL_RCC_OscConfig+0x78>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002aaa:	4b4e      	ldr	r3, [pc, #312]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f013 0f04 	tst.w	r3, #4
 8002ab2:	d003      	beq.n	8002abc <HAL_RCC_OscConfig+0x13c>
 8002ab4:	68e3      	ldr	r3, [r4, #12]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	f000 82a2 	beq.w	8003000 <HAL_RCC_OscConfig+0x680>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002abc:	4a49      	ldr	r2, [pc, #292]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002abe:	6813      	ldr	r3, [r2, #0]
 8002ac0:	f023 0319 	bic.w	r3, r3, #25
 8002ac4:	68e1      	ldr	r1, [r4, #12]
 8002ac6:	430b      	orrs	r3, r1
 8002ac8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002aca:	f7fe f8bf 	bl	8000c4c <HAL_GetTick>
 8002ace:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ad0:	4b44      	ldr	r3, [pc, #272]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f013 0f04 	tst.w	r3, #4
 8002ad8:	d106      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x168>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ada:	f7fe f8b7 	bl	8000c4c <HAL_GetTick>
 8002ade:	1b40      	subs	r0, r0, r5
 8002ae0:	2802      	cmp	r0, #2
 8002ae2:	d9f5      	bls.n	8002ad0 <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 8002ae4:	2003      	movs	r0, #3
 8002ae6:	e290      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ae8:	f7fe f8ca 	bl	8000c80 <HAL_GetREVID>
 8002aec:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002af0:	4298      	cmp	r0, r3
 8002af2:	d812      	bhi.n	8002b1a <HAL_RCC_OscConfig+0x19a>
 8002af4:	6922      	ldr	r2, [r4, #16]
 8002af6:	2a40      	cmp	r2, #64	@ 0x40
 8002af8:	d007      	beq.n	8002b0a <HAL_RCC_OscConfig+0x18a>
 8002afa:	493a      	ldr	r1, [pc, #232]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002afc:	684b      	ldr	r3, [r1, #4]
 8002afe:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002b02:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8002b06:	604b      	str	r3, [r1, #4]
 8002b08:	e00f      	b.n	8002b2a <HAL_RCC_OscConfig+0x1aa>
 8002b0a:	4a36      	ldr	r2, [pc, #216]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002b0c:	6853      	ldr	r3, [r2, #4]
 8002b0e:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002b12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b16:	6053      	str	r3, [r2, #4]
 8002b18:	e007      	b.n	8002b2a <HAL_RCC_OscConfig+0x1aa>
 8002b1a:	4a32      	ldr	r2, [pc, #200]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002b1c:	6853      	ldr	r3, [r2, #4]
 8002b1e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002b22:	6921      	ldr	r1, [r4, #16]
 8002b24:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002b28:	6053      	str	r3, [r2, #4]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002b2a:	6823      	ldr	r3, [r4, #0]
 8002b2c:	f013 0f10 	tst.w	r3, #16
 8002b30:	f000 8088 	beq.w	8002c44 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b34:	4a2b      	ldr	r2, [pc, #172]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002b36:	6913      	ldr	r3, [r2, #16]
 8002b38:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002b3c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002b3e:	2b08      	cmp	r3, #8
 8002b40:	d056      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x270>
 8002b42:	2b18      	cmp	r3, #24
 8002b44:	d050      	beq.n	8002be8 <HAL_RCC_OscConfig+0x268>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002b46:	69e3      	ldr	r3, [r4, #28]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	f000 80b8 	beq.w	8002cbe <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002b4e:	4a25      	ldr	r2, [pc, #148]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002b50:	6813      	ldr	r3, [r2, #0]
 8002b52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b58:	f7fe f878 	bl	8000c4c <HAL_GetTick>
 8002b5c:	4605      	mov	r5, r0

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b5e:	4b21      	ldr	r3, [pc, #132]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002b66:	f040 8088 	bne.w	8002c7a <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002b6a:	f7fe f86f 	bl	8000c4c <HAL_GetTick>
 8002b6e:	1b40      	subs	r0, r0, r5
 8002b70:	2802      	cmp	r0, #2
 8002b72:	d9f4      	bls.n	8002b5e <HAL_RCC_OscConfig+0x1de>
          {
            return HAL_TIMEOUT;
 8002b74:	2003      	movs	r0, #3
 8002b76:	e248      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b78:	f7fe f882 	bl	8000c80 <HAL_GetREVID>
 8002b7c:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002b80:	4298      	cmp	r0, r3
 8002b82:	d812      	bhi.n	8002baa <HAL_RCC_OscConfig+0x22a>
 8002b84:	6922      	ldr	r2, [r4, #16]
 8002b86:	2a40      	cmp	r2, #64	@ 0x40
 8002b88:	d007      	beq.n	8002b9a <HAL_RCC_OscConfig+0x21a>
 8002b8a:	4916      	ldr	r1, [pc, #88]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002b8c:	684b      	ldr	r3, [r1, #4]
 8002b8e:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002b92:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8002b96:	604b      	str	r3, [r1, #4]
 8002b98:	e7c7      	b.n	8002b2a <HAL_RCC_OscConfig+0x1aa>
 8002b9a:	4a12      	ldr	r2, [pc, #72]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002b9c:	6853      	ldr	r3, [r2, #4]
 8002b9e:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002ba2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ba6:	6053      	str	r3, [r2, #4]
 8002ba8:	e7bf      	b.n	8002b2a <HAL_RCC_OscConfig+0x1aa>
 8002baa:	4a0e      	ldr	r2, [pc, #56]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002bac:	6853      	ldr	r3, [r2, #4]
 8002bae:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002bb2:	6921      	ldr	r1, [r4, #16]
 8002bb4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002bb8:	6053      	str	r3, [r2, #4]
 8002bba:	e7b6      	b.n	8002b2a <HAL_RCC_OscConfig+0x1aa>
        __HAL_RCC_HSI_DISABLE();
 8002bbc:	4a09      	ldr	r2, [pc, #36]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002bbe:	6813      	ldr	r3, [r2, #0]
 8002bc0:	f023 0301 	bic.w	r3, r3, #1
 8002bc4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002bc6:	f7fe f841 	bl	8000c4c <HAL_GetTick>
 8002bca:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002bcc:	4b05      	ldr	r3, [pc, #20]	@ (8002be4 <HAL_RCC_OscConfig+0x264>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f013 0f04 	tst.w	r3, #4
 8002bd4:	d0a9      	beq.n	8002b2a <HAL_RCC_OscConfig+0x1aa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bd6:	f7fe f839 	bl	8000c4c <HAL_GetTick>
 8002bda:	1b40      	subs	r0, r0, r5
 8002bdc:	2802      	cmp	r0, #2
 8002bde:	d9f5      	bls.n	8002bcc <HAL_RCC_OscConfig+0x24c>
            return HAL_TIMEOUT;
 8002be0:	2003      	movs	r0, #3
 8002be2:	e212      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
 8002be4:	58024400 	.word	0x58024400
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002be8:	f002 0203 	and.w	r2, r2, #3
 8002bec:	2a01      	cmp	r2, #1
 8002bee:	d1aa      	bne.n	8002b46 <HAL_RCC_OscConfig+0x1c6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002bf0:	4ba1      	ldr	r3, [pc, #644]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002bf8:	d003      	beq.n	8002c02 <HAL_RCC_OscConfig+0x282>
 8002bfa:	69e3      	ldr	r3, [r4, #28]
 8002bfc:	2b80      	cmp	r3, #128	@ 0x80
 8002bfe:	f040 8201 	bne.w	8003004 <HAL_RCC_OscConfig+0x684>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002c02:	f7fe f83d 	bl	8000c80 <HAL_GetREVID>
 8002c06:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002c0a:	4298      	cmp	r0, r3
 8002c0c:	d812      	bhi.n	8002c34 <HAL_RCC_OscConfig+0x2b4>
 8002c0e:	6a22      	ldr	r2, [r4, #32]
 8002c10:	2a20      	cmp	r2, #32
 8002c12:	d007      	beq.n	8002c24 <HAL_RCC_OscConfig+0x2a4>
 8002c14:	4998      	ldr	r1, [pc, #608]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002c16:	684b      	ldr	r3, [r1, #4]
 8002c18:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002c1c:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8002c20:	604b      	str	r3, [r1, #4]
 8002c22:	e00f      	b.n	8002c44 <HAL_RCC_OscConfig+0x2c4>
 8002c24:	4a94      	ldr	r2, [pc, #592]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002c26:	6853      	ldr	r3, [r2, #4]
 8002c28:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002c2c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002c30:	6053      	str	r3, [r2, #4]
 8002c32:	e007      	b.n	8002c44 <HAL_RCC_OscConfig+0x2c4>
 8002c34:	4a90      	ldr	r2, [pc, #576]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002c36:	68d3      	ldr	r3, [r2, #12]
 8002c38:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8002c3c:	6a21      	ldr	r1, [r4, #32]
 8002c3e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002c42:	60d3      	str	r3, [r2, #12]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c44:	6823      	ldr	r3, [r4, #0]
 8002c46:	f013 0f08 	tst.w	r3, #8
 8002c4a:	d060      	beq.n	8002d0e <HAL_RCC_OscConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c4c:	6963      	ldr	r3, [r4, #20]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d049      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x366>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c52:	4a89      	ldr	r2, [pc, #548]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002c54:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8002c56:	f043 0301 	orr.w	r3, r3, #1
 8002c5a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c5c:	f7fd fff6 	bl	8000c4c <HAL_GetTick>
 8002c60:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c62:	4b85      	ldr	r3, [pc, #532]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002c64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c66:	f013 0f02 	tst.w	r3, #2
 8002c6a:	d150      	bne.n	8002d0e <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c6c:	f7fd ffee 	bl	8000c4c <HAL_GetTick>
 8002c70:	1b40      	subs	r0, r0, r5
 8002c72:	2802      	cmp	r0, #2
 8002c74:	d9f5      	bls.n	8002c62 <HAL_RCC_OscConfig+0x2e2>
        {
          return HAL_TIMEOUT;
 8002c76:	2003      	movs	r0, #3
 8002c78:	e1c7      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002c7a:	f7fe f801 	bl	8000c80 <HAL_GetREVID>
 8002c7e:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002c82:	4298      	cmp	r0, r3
 8002c84:	d812      	bhi.n	8002cac <HAL_RCC_OscConfig+0x32c>
 8002c86:	6a22      	ldr	r2, [r4, #32]
 8002c88:	2a20      	cmp	r2, #32
 8002c8a:	d007      	beq.n	8002c9c <HAL_RCC_OscConfig+0x31c>
 8002c8c:	497a      	ldr	r1, [pc, #488]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002c8e:	684b      	ldr	r3, [r1, #4]
 8002c90:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002c94:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8002c98:	604b      	str	r3, [r1, #4]
 8002c9a:	e7d3      	b.n	8002c44 <HAL_RCC_OscConfig+0x2c4>
 8002c9c:	4a76      	ldr	r2, [pc, #472]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002c9e:	6853      	ldr	r3, [r2, #4]
 8002ca0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002ca4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002ca8:	6053      	str	r3, [r2, #4]
 8002caa:	e7cb      	b.n	8002c44 <HAL_RCC_OscConfig+0x2c4>
 8002cac:	4a72      	ldr	r2, [pc, #456]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002cae:	68d3      	ldr	r3, [r2, #12]
 8002cb0:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8002cb4:	6a21      	ldr	r1, [r4, #32]
 8002cb6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002cba:	60d3      	str	r3, [r2, #12]
 8002cbc:	e7c2      	b.n	8002c44 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_CSI_DISABLE();
 8002cbe:	4a6e      	ldr	r2, [pc, #440]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002cc0:	6813      	ldr	r3, [r2, #0]
 8002cc2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002cc6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002cc8:	f7fd ffc0 	bl	8000c4c <HAL_GetTick>
 8002ccc:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002cce:	4b6a      	ldr	r3, [pc, #424]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002cd6:	d0b5      	beq.n	8002c44 <HAL_RCC_OscConfig+0x2c4>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002cd8:	f7fd ffb8 	bl	8000c4c <HAL_GetTick>
 8002cdc:	1b40      	subs	r0, r0, r5
 8002cde:	2802      	cmp	r0, #2
 8002ce0:	d9f5      	bls.n	8002cce <HAL_RCC_OscConfig+0x34e>
            return HAL_TIMEOUT;
 8002ce2:	2003      	movs	r0, #3
 8002ce4:	e191      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ce6:	4a64      	ldr	r2, [pc, #400]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002ce8:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8002cea:	f023 0301 	bic.w	r3, r3, #1
 8002cee:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cf0:	f7fd ffac 	bl	8000c4c <HAL_GetTick>
 8002cf4:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002cf6:	4b60      	ldr	r3, [pc, #384]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002cf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cfa:	f013 0f02 	tst.w	r3, #2
 8002cfe:	d006      	beq.n	8002d0e <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d00:	f7fd ffa4 	bl	8000c4c <HAL_GetTick>
 8002d04:	1b40      	subs	r0, r0, r5
 8002d06:	2802      	cmp	r0, #2
 8002d08:	d9f5      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002d0a:	2003      	movs	r0, #3
 8002d0c:	e17d      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d0e:	6823      	ldr	r3, [r4, #0]
 8002d10:	f013 0f20 	tst.w	r3, #32
 8002d14:	d029      	beq.n	8002d6a <HAL_RCC_OscConfig+0x3ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002d16:	69a3      	ldr	r3, [r4, #24]
 8002d18:	b19b      	cbz	r3, 8002d42 <HAL_RCC_OscConfig+0x3c2>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d1a:	4a57      	ldr	r2, [pc, #348]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002d1c:	6813      	ldr	r3, [r2, #0]
 8002d1e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d22:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002d24:	f7fd ff92 	bl	8000c4c <HAL_GetTick>
 8002d28:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002d2a:	4b53      	ldr	r3, [pc, #332]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8002d32:	d11a      	bne.n	8002d6a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d34:	f7fd ff8a 	bl	8000c4c <HAL_GetTick>
 8002d38:	1b40      	subs	r0, r0, r5
 8002d3a:	2802      	cmp	r0, #2
 8002d3c:	d9f5      	bls.n	8002d2a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002d3e:	2003      	movs	r0, #3
 8002d40:	e163      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002d42:	4a4d      	ldr	r2, [pc, #308]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002d44:	6813      	ldr	r3, [r2, #0]
 8002d46:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002d4a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002d4c:	f7fd ff7e 	bl	8000c4c <HAL_GetTick>
 8002d50:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002d52:	4b49      	ldr	r3, [pc, #292]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8002d5a:	d006      	beq.n	8002d6a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d5c:	f7fd ff76 	bl	8000c4c <HAL_GetTick>
 8002d60:	1b40      	subs	r0, r0, r5
 8002d62:	2802      	cmp	r0, #2
 8002d64:	d9f5      	bls.n	8002d52 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8002d66:	2003      	movs	r0, #3
 8002d68:	e14f      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d6a:	6823      	ldr	r3, [r4, #0]
 8002d6c:	f013 0f04 	tst.w	r3, #4
 8002d70:	d121      	bne.n	8002db6 <HAL_RCC_OscConfig+0x436>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d72:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	f000 8147 	beq.w	8003008 <HAL_RCC_OscConfig+0x688>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002d7a:	4a3f      	ldr	r2, [pc, #252]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002d7c:	6912      	ldr	r2, [r2, #16]
 8002d7e:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8002d82:	2a18      	cmp	r2, #24
 8002d84:	f000 80ee 	beq.w	8002f64 <HAL_RCC_OscConfig+0x5e4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d88:	2b02      	cmp	r3, #2
 8002d8a:	d079      	beq.n	8002e80 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d8c:	4a3a      	ldr	r2, [pc, #232]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002d8e:	6813      	ldr	r3, [r2, #0]
 8002d90:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d96:	f7fd ff59 	bl	8000c4c <HAL_GetTick>
 8002d9a:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d9c:	4b36      	ldr	r3, [pc, #216]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002da4:	f000 80dc 	beq.w	8002f60 <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002da8:	f7fd ff50 	bl	8000c4c <HAL_GetTick>
 8002dac:	1b00      	subs	r0, r0, r4
 8002dae:	2802      	cmp	r0, #2
 8002db0:	d9f4      	bls.n	8002d9c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002db2:	2003      	movs	r0, #3
 8002db4:	e129      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
    PWR->CR1 |= PWR_CR1_DBP;
 8002db6:	4a31      	ldr	r2, [pc, #196]	@ (8002e7c <HAL_RCC_OscConfig+0x4fc>)
 8002db8:	6813      	ldr	r3, [r2, #0]
 8002dba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dbe:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002dc0:	f7fd ff44 	bl	8000c4c <HAL_GetTick>
 8002dc4:	4605      	mov	r5, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002dc6:	4b2d      	ldr	r3, [pc, #180]	@ (8002e7c <HAL_RCC_OscConfig+0x4fc>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002dce:	d106      	bne.n	8002dde <HAL_RCC_OscConfig+0x45e>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dd0:	f7fd ff3c 	bl	8000c4c <HAL_GetTick>
 8002dd4:	1b40      	subs	r0, r0, r5
 8002dd6:	2864      	cmp	r0, #100	@ 0x64
 8002dd8:	d9f5      	bls.n	8002dc6 <HAL_RCC_OscConfig+0x446>
        return HAL_TIMEOUT;
 8002dda:	2003      	movs	r0, #3
 8002ddc:	e115      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dde:	68a3      	ldr	r3, [r4, #8]
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d00a      	beq.n	8002dfa <HAL_RCC_OscConfig+0x47a>
 8002de4:	bb0b      	cbnz	r3, 8002e2a <HAL_RCC_OscConfig+0x4aa>
 8002de6:	4b24      	ldr	r3, [pc, #144]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002de8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002dea:	f022 0201 	bic.w	r2, r2, #1
 8002dee:	671a      	str	r2, [r3, #112]	@ 0x70
 8002df0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002df2:	f022 0204 	bic.w	r2, r2, #4
 8002df6:	671a      	str	r2, [r3, #112]	@ 0x70
 8002df8:	e004      	b.n	8002e04 <HAL_RCC_OscConfig+0x484>
 8002dfa:	4a1f      	ldr	r2, [pc, #124]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002dfc:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8002dfe:	f043 0301 	orr.w	r3, r3, #1
 8002e02:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e04:	68a3      	ldr	r3, [r4, #8]
 8002e06:	b333      	cbz	r3, 8002e56 <HAL_RCC_OscConfig+0x4d6>
      tickstart = HAL_GetTick();
 8002e08:	f7fd ff20 	bl	8000c4c <HAL_GetTick>
 8002e0c:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e0e:	4b1a      	ldr	r3, [pc, #104]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002e10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e12:	f013 0f02 	tst.w	r3, #2
 8002e16:	d1ac      	bne.n	8002d72 <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e18:	f7fd ff18 	bl	8000c4c <HAL_GetTick>
 8002e1c:	1b40      	subs	r0, r0, r5
 8002e1e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002e22:	4298      	cmp	r0, r3
 8002e24:	d9f3      	bls.n	8002e0e <HAL_RCC_OscConfig+0x48e>
          return HAL_TIMEOUT;
 8002e26:	2003      	movs	r0, #3
 8002e28:	e0ef      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e2a:	2b05      	cmp	r3, #5
 8002e2c:	d009      	beq.n	8002e42 <HAL_RCC_OscConfig+0x4c2>
 8002e2e:	4b12      	ldr	r3, [pc, #72]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002e30:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e32:	f022 0201 	bic.w	r2, r2, #1
 8002e36:	671a      	str	r2, [r3, #112]	@ 0x70
 8002e38:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e3a:	f022 0204 	bic.w	r2, r2, #4
 8002e3e:	671a      	str	r2, [r3, #112]	@ 0x70
 8002e40:	e7e0      	b.n	8002e04 <HAL_RCC_OscConfig+0x484>
 8002e42:	4b0d      	ldr	r3, [pc, #52]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002e44:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e46:	f042 0204 	orr.w	r2, r2, #4
 8002e4a:	671a      	str	r2, [r3, #112]	@ 0x70
 8002e4c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e4e:	f042 0201 	orr.w	r2, r2, #1
 8002e52:	671a      	str	r2, [r3, #112]	@ 0x70
 8002e54:	e7d6      	b.n	8002e04 <HAL_RCC_OscConfig+0x484>
      tickstart = HAL_GetTick();
 8002e56:	f7fd fef9 	bl	8000c4c <HAL_GetTick>
 8002e5a:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e5c:	4b06      	ldr	r3, [pc, #24]	@ (8002e78 <HAL_RCC_OscConfig+0x4f8>)
 8002e5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e60:	f013 0f02 	tst.w	r3, #2
 8002e64:	d085      	beq.n	8002d72 <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e66:	f7fd fef1 	bl	8000c4c <HAL_GetTick>
 8002e6a:	1b40      	subs	r0, r0, r5
 8002e6c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002e70:	4298      	cmp	r0, r3
 8002e72:	d9f3      	bls.n	8002e5c <HAL_RCC_OscConfig+0x4dc>
          return HAL_TIMEOUT;
 8002e74:	2003      	movs	r0, #3
 8002e76:	e0c8      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
 8002e78:	58024400 	.word	0x58024400
 8002e7c:	58024800 	.word	0x58024800
        __HAL_RCC_PLL_DISABLE();
 8002e80:	4a69      	ldr	r2, [pc, #420]	@ (8003028 <HAL_RCC_OscConfig+0x6a8>)
 8002e82:	6813      	ldr	r3, [r2, #0]
 8002e84:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e88:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002e8a:	f7fd fedf 	bl	8000c4c <HAL_GetTick>
 8002e8e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e90:	4b65      	ldr	r3, [pc, #404]	@ (8003028 <HAL_RCC_OscConfig+0x6a8>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002e98:	d006      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x528>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e9a:	f7fd fed7 	bl	8000c4c <HAL_GetTick>
 8002e9e:	1b40      	subs	r0, r0, r5
 8002ea0:	2802      	cmp	r0, #2
 8002ea2:	d9f5      	bls.n	8002e90 <HAL_RCC_OscConfig+0x510>
            return HAL_TIMEOUT;
 8002ea4:	2003      	movs	r0, #3
 8002ea6:	e0b0      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ea8:	4b5f      	ldr	r3, [pc, #380]	@ (8003028 <HAL_RCC_OscConfig+0x6a8>)
 8002eaa:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002eac:	4a5f      	ldr	r2, [pc, #380]	@ (800302c <HAL_RCC_OscConfig+0x6ac>)
 8002eae:	400a      	ands	r2, r1
 8002eb0:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002eb2:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8002eb4:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ebc:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8002ebe:	3a01      	subs	r2, #1
 8002ec0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ec4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002ec6:	3901      	subs	r1, #1
 8002ec8:	0249      	lsls	r1, r1, #9
 8002eca:	b289      	uxth	r1, r1
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8002ed0:	3901      	subs	r1, #1
 8002ed2:	0409      	lsls	r1, r1, #16
 8002ed4:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8002edc:	3901      	subs	r1, #1
 8002ede:	0609      	lsls	r1, r1, #24
 8002ee0:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	631a      	str	r2, [r3, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 8002ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002eea:	f022 0201 	bic.w	r2, r2, #1
 8002eee:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002ef0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ef2:	f36f 02cf 	bfc	r2, #3, #13
 8002ef6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002ef8:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002efc:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002efe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f00:	f022 020c 	bic.w	r2, r2, #12
 8002f04:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002f06:	430a      	orrs	r2, r1
 8002f08:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002f0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f0c:	f022 0202 	bic.w	r2, r2, #2
 8002f10:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002f12:	430a      	orrs	r2, r1
 8002f14:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002f16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f18:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002f1c:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f20:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8002f24:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002f26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f28:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002f2c:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 8002f2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f30:	f042 0201 	orr.w	r2, r2, #1
 8002f34:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8002f3c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002f3e:	f7fd fe85 	bl	8000c4c <HAL_GetTick>
 8002f42:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f44:	4b38      	ldr	r3, [pc, #224]	@ (8003028 <HAL_RCC_OscConfig+0x6a8>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002f4c:	d106      	bne.n	8002f5c <HAL_RCC_OscConfig+0x5dc>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f4e:	f7fd fe7d 	bl	8000c4c <HAL_GetTick>
 8002f52:	1b00      	subs	r0, r0, r4
 8002f54:	2802      	cmp	r0, #2
 8002f56:	d9f5      	bls.n	8002f44 <HAL_RCC_OscConfig+0x5c4>
            return HAL_TIMEOUT;
 8002f58:	2003      	movs	r0, #3
 8002f5a:	e056      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 8002f5c:	2000      	movs	r0, #0
 8002f5e:	e054      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
 8002f60:	2000      	movs	r0, #0
 8002f62:	e052      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002f64:	4a30      	ldr	r2, [pc, #192]	@ (8003028 <HAL_RCC_OscConfig+0x6a8>)
 8002f66:	6a91      	ldr	r1, [r2, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002f68:	6b10      	ldr	r0, [r2, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f6a:	2b01      	cmp	r3, #1
 8002f6c:	d04e      	beq.n	800300c <HAL_RCC_OscConfig+0x68c>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f6e:	f001 0303 	and.w	r3, r1, #3
 8002f72:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d14b      	bne.n	8003010 <HAL_RCC_OscConfig+0x690>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f78:	f3c1 1105 	ubfx	r1, r1, #4, #6
 8002f7c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f7e:	4299      	cmp	r1, r3
 8002f80:	d148      	bne.n	8003014 <HAL_RCC_OscConfig+0x694>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002f82:	f3c0 0208 	ubfx	r2, r0, #0, #9
 8002f86:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002f88:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d144      	bne.n	8003018 <HAL_RCC_OscConfig+0x698>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002f8e:	f3c0 2246 	ubfx	r2, r0, #9, #7
 8002f92:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002f94:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002f96:	429a      	cmp	r2, r3
 8002f98:	d140      	bne.n	800301c <HAL_RCC_OscConfig+0x69c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002f9a:	f3c0 4206 	ubfx	r2, r0, #16, #7
 8002f9e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002fa0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d13c      	bne.n	8003020 <HAL_RCC_OscConfig+0x6a0>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002fa6:	f3c0 6006 	ubfx	r0, r0, #24, #7
 8002faa:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002fac:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002fae:	4298      	cmp	r0, r3
 8002fb0:	d138      	bne.n	8003024 <HAL_RCC_OscConfig+0x6a4>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002fb2:	4b1d      	ldr	r3, [pc, #116]	@ (8003028 <HAL_RCC_OscConfig+0x6a8>)
 8002fb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fb6:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002fba:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d101      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x644>
  return HAL_OK;
 8002fc0:	2000      	movs	r0, #0
 8002fc2:	e022      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_DISABLE();
 8002fc4:	4a18      	ldr	r2, [pc, #96]	@ (8003028 <HAL_RCC_OscConfig+0x6a8>)
 8002fc6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002fc8:	f023 0301 	bic.w	r3, r3, #1
 8002fcc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 8002fce:	f7fd fe3d 	bl	8000c4c <HAL_GetTick>
 8002fd2:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002fd4:	f7fd fe3a 	bl	8000c4c <HAL_GetTick>
 8002fd8:	42a8      	cmp	r0, r5
 8002fda:	d0fb      	beq.n	8002fd4 <HAL_RCC_OscConfig+0x654>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002fdc:	4a12      	ldr	r2, [pc, #72]	@ (8003028 <HAL_RCC_OscConfig+0x6a8>)
 8002fde:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8002fe0:	f36f 03cf 	bfc	r3, #3, #13
 8002fe4:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002fe6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002fea:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8002fec:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002fee:	f043 0301 	orr.w	r3, r3, #1
 8002ff2:	62d3      	str	r3, [r2, #44]	@ 0x2c
  return HAL_OK;
 8002ff4:	2000      	movs	r0, #0
 8002ff6:	e008      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
    return HAL_ERROR;
 8002ff8:	2001      	movs	r0, #1
}
 8002ffa:	4770      	bx	lr
        return HAL_ERROR;
 8002ffc:	2001      	movs	r0, #1
 8002ffe:	e004      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 8003000:	2001      	movs	r0, #1
 8003002:	e002      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 8003004:	2001      	movs	r0, #1
 8003006:	e000      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
  return HAL_OK;
 8003008:	2000      	movs	r0, #0
}
 800300a:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_ERROR;
 800300c:	2001      	movs	r0, #1
 800300e:	e7fc      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
 8003010:	2001      	movs	r0, #1
 8003012:	e7fa      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
 8003014:	2001      	movs	r0, #1
 8003016:	e7f8      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
 8003018:	2001      	movs	r0, #1
 800301a:	e7f6      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
 800301c:	2001      	movs	r0, #1
 800301e:	e7f4      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
 8003020:	2001      	movs	r0, #1
 8003022:	e7f2      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
 8003024:	2001      	movs	r0, #1
 8003026:	e7f0      	b.n	800300a <HAL_RCC_OscConfig+0x68a>
 8003028:	58024400 	.word	0x58024400
 800302c:	fffffc0c 	.word	0xfffffc0c

08003030 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003030:	4b75      	ldr	r3, [pc, #468]	@ (8003208 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8003032:	691b      	ldr	r3, [r3, #16]
 8003034:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003038:	2b10      	cmp	r3, #16
 800303a:	f000 80de 	beq.w	80031fa <HAL_RCC_GetSysClockFreq+0x1ca>
 800303e:	2b18      	cmp	r3, #24
 8003040:	d00f      	beq.n	8003062 <HAL_RCC_GetSysClockFreq+0x32>
 8003042:	2b00      	cmp	r3, #0
 8003044:	f040 80db 	bne.w	80031fe <HAL_RCC_GetSysClockFreq+0x1ce>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003048:	4b6f      	ldr	r3, [pc, #444]	@ (8003208 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f013 0f20 	tst.w	r3, #32
 8003050:	f000 80d7 	beq.w	8003202 <HAL_RCC_GetSysClockFreq+0x1d2>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003054:	4b6c      	ldr	r3, [pc, #432]	@ (8003208 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800305c:	486b      	ldr	r0, [pc, #428]	@ (800320c <HAL_RCC_GetSysClockFreq+0x1dc>)
 800305e:	40d8      	lsrs	r0, r3
 8003060:	4770      	bx	lr
{
 8003062:	b410      	push	{r4}
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003064:	4b68      	ldr	r3, [pc, #416]	@ (8003208 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8003066:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003068:	f002 0203 	and.w	r2, r2, #3
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800306c:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 800306e:	f3c4 1005 	ubfx	r0, r4, #4, #6
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003072:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003074:	f001 0101 	and.w	r1, r1, #1
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003078:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800307a:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 800307e:	fb01 f303 	mul.w	r3, r1, r3
 8003082:	ee07 3a90 	vmov	s15, r3
 8003086:	eef8 7a67 	vcvt.f32.u32	s15, s15

      if (pllm != 0U)
 800308a:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
 800308e:	d077      	beq.n	8003180 <HAL_RCC_GetSysClockFreq+0x150>
      {
        switch (pllsource)
 8003090:	2a01      	cmp	r2, #1
 8003092:	d04a      	beq.n	800312a <HAL_RCC_GetSysClockFreq+0xfa>
 8003094:	2a02      	cmp	r2, #2
 8003096:	d076      	beq.n	8003186 <HAL_RCC_GetSysClockFreq+0x156>
 8003098:	2a00      	cmp	r2, #0
 800309a:	f040 8091 	bne.w	80031c0 <HAL_RCC_GetSysClockFreq+0x190>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800309e:	4b5a      	ldr	r3, [pc, #360]	@ (8003208 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f013 0f20 	tst.w	r3, #32
 80030a6:	d023      	beq.n	80030f0 <HAL_RCC_GetSysClockFreq+0xc0>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80030a8:	4957      	ldr	r1, [pc, #348]	@ (8003208 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80030aa:	680a      	ldr	r2, [r1, #0]
 80030ac:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80030b0:	4b56      	ldr	r3, [pc, #344]	@ (800320c <HAL_RCC_GetSysClockFreq+0x1dc>)
 80030b2:	40d3      	lsrs	r3, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80030b4:	ee07 3a10 	vmov	s14, r3
 80030b8:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80030bc:	ee07 0a10 	vmov	s14, r0
 80030c0:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 80030c4:	ee86 7a86 	vdiv.f32	s14, s13, s12
 80030c8:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 80030ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030ce:	ee06 3a90 	vmov	s13, r3
 80030d2:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80030d6:	ed9f 6a4e 	vldr	s12, [pc, #312]	@ 8003210 <HAL_RCC_GetSysClockFreq+0x1e0>
 80030da:	ee67 7a86 	vmul.f32	s15, s15, s12
 80030de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80030e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030ee:	e038      	b.n	8003162 <HAL_RCC_GetSysClockFreq+0x132>
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80030f0:	ee07 0a10 	vmov	s14, r0
 80030f4:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80030f8:	ed9f 6a46 	vldr	s12, [pc, #280]	@ 8003214 <HAL_RCC_GetSysClockFreq+0x1e4>
 80030fc:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003100:	4b41      	ldr	r3, [pc, #260]	@ (8003208 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8003102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003104:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003108:	ee06 3a90 	vmov	s13, r3
 800310c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003110:	ed9f 6a3f 	vldr	s12, [pc, #252]	@ 8003210 <HAL_RCC_GetSysClockFreq+0x1e0>
 8003114:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003118:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800311c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003120:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003124:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003128:	e01b      	b.n	8003162 <HAL_RCC_GetSysClockFreq+0x132>
            }
            break;

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800312a:	ee07 0a10 	vmov	s14, r0
 800312e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003132:	ed9f 6a39 	vldr	s12, [pc, #228]	@ 8003218 <HAL_RCC_GetSysClockFreq+0x1e8>
 8003136:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800313a:	4b33      	ldr	r3, [pc, #204]	@ (8003208 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800313c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800313e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003142:	ee06 3a90 	vmov	s13, r3
 8003146:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800314a:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 8003210 <HAL_RCC_GetSysClockFreq+0x1e0>
 800314e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003152:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003156:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800315a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800315e:	ee27 7a27 	vmul.f32	s14, s14, s15

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003162:	4b29      	ldr	r3, [pc, #164]	@ (8003208 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8003164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003166:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800316a:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800316c:	ee07 3a90 	vmov	s15, r3
 8003170:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003174:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003178:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 800317c:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8003180:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003184:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003186:	ee07 0a10 	vmov	s14, r0
 800318a:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800318e:	ed9f 6a23 	vldr	s12, [pc, #140]	@ 800321c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003192:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003196:	4b1c      	ldr	r3, [pc, #112]	@ (8003208 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8003198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800319a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800319e:	ee06 3a90 	vmov	s13, r3
 80031a2:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80031a6:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8003210 <HAL_RCC_GetSysClockFreq+0x1e0>
 80031aa:	ee67 7a86 	vmul.f32	s15, s15, s12
 80031ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80031b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80031b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031ba:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 80031be:	e7d0      	b.n	8003162 <HAL_RCC_GetSysClockFreq+0x132>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80031c0:	ee07 0a10 	vmov	s14, r0
 80031c4:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80031c8:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8003218 <HAL_RCC_GetSysClockFreq+0x1e8>
 80031cc:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80031d0:	4b0d      	ldr	r3, [pc, #52]	@ (8003208 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80031d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031d8:	ee06 3a90 	vmov	s13, r3
 80031dc:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80031e0:	ed9f 6a0b 	vldr	s12, [pc, #44]	@ 8003210 <HAL_RCC_GetSysClockFreq+0x1e0>
 80031e4:	ee67 7a86 	vmul.f32	s15, s15, s12
 80031e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80031ec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80031f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031f4:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 80031f8:	e7b3      	b.n	8003162 <HAL_RCC_GetSysClockFreq+0x132>
      sysclockfreq = HSE_VALUE;
 80031fa:	4809      	ldr	r0, [pc, #36]	@ (8003220 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80031fc:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031fe:	4809      	ldr	r0, [pc, #36]	@ (8003224 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8003200:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003202:	4802      	ldr	r0, [pc, #8]	@ (800320c <HAL_RCC_GetSysClockFreq+0x1dc>)
}
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop
 8003208:	58024400 	.word	0x58024400
 800320c:	03d09000 	.word	0x03d09000
 8003210:	39000000 	.word	0x39000000
 8003214:	4c742400 	.word	0x4c742400
 8003218:	4a742400 	.word	0x4a742400
 800321c:	4bbebc20 	.word	0x4bbebc20
 8003220:	017d7840 	.word	0x017d7840
 8003224:	003d0900 	.word	0x003d0900

08003228 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8003228:	2800      	cmp	r0, #0
 800322a:	f000 8132 	beq.w	8003492 <HAL_RCC_ClockConfig+0x26a>
{
 800322e:	b570      	push	{r4, r5, r6, lr}
 8003230:	460d      	mov	r5, r1
 8003232:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003234:	4b9b      	ldr	r3, [pc, #620]	@ (80034a4 <HAL_RCC_ClockConfig+0x27c>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 030f 	and.w	r3, r3, #15
 800323c:	428b      	cmp	r3, r1
 800323e:	d20b      	bcs.n	8003258 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003240:	4a98      	ldr	r2, [pc, #608]	@ (80034a4 <HAL_RCC_ClockConfig+0x27c>)
 8003242:	6813      	ldr	r3, [r2, #0]
 8003244:	f023 030f 	bic.w	r3, r3, #15
 8003248:	430b      	orrs	r3, r1
 800324a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800324c:	6813      	ldr	r3, [r2, #0]
 800324e:	f003 030f 	and.w	r3, r3, #15
 8003252:	428b      	cmp	r3, r1
 8003254:	f040 811f 	bne.w	8003496 <HAL_RCC_ClockConfig+0x26e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003258:	6823      	ldr	r3, [r4, #0]
 800325a:	f013 0f04 	tst.w	r3, #4
 800325e:	d00c      	beq.n	800327a <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003260:	6922      	ldr	r2, [r4, #16]
 8003262:	4b91      	ldr	r3, [pc, #580]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 8003264:	699b      	ldr	r3, [r3, #24]
 8003266:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800326a:	429a      	cmp	r2, r3
 800326c:	d905      	bls.n	800327a <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800326e:	498e      	ldr	r1, [pc, #568]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 8003270:	698b      	ldr	r3, [r1, #24]
 8003272:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003276:	431a      	orrs	r2, r3
 8003278:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800327a:	6823      	ldr	r3, [r4, #0]
 800327c:	f013 0f08 	tst.w	r3, #8
 8003280:	d00c      	beq.n	800329c <HAL_RCC_ClockConfig+0x74>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003282:	6962      	ldr	r2, [r4, #20]
 8003284:	4b88      	ldr	r3, [pc, #544]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 8003286:	69db      	ldr	r3, [r3, #28]
 8003288:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800328c:	429a      	cmp	r2, r3
 800328e:	d905      	bls.n	800329c <HAL_RCC_ClockConfig+0x74>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003290:	4985      	ldr	r1, [pc, #532]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 8003292:	69cb      	ldr	r3, [r1, #28]
 8003294:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003298:	431a      	orrs	r2, r3
 800329a:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800329c:	6823      	ldr	r3, [r4, #0]
 800329e:	f013 0f10 	tst.w	r3, #16
 80032a2:	d00c      	beq.n	80032be <HAL_RCC_ClockConfig+0x96>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80032a4:	69a2      	ldr	r2, [r4, #24]
 80032a6:	4b80      	ldr	r3, [pc, #512]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 80032a8:	69db      	ldr	r3, [r3, #28]
 80032aa:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d905      	bls.n	80032be <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80032b2:	497d      	ldr	r1, [pc, #500]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 80032b4:	69cb      	ldr	r3, [r1, #28]
 80032b6:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80032ba:	431a      	orrs	r2, r3
 80032bc:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80032be:	6823      	ldr	r3, [r4, #0]
 80032c0:	f013 0f20 	tst.w	r3, #32
 80032c4:	d00c      	beq.n	80032e0 <HAL_RCC_ClockConfig+0xb8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80032c6:	69e2      	ldr	r2, [r4, #28]
 80032c8:	4b77      	ldr	r3, [pc, #476]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 80032ca:	6a1b      	ldr	r3, [r3, #32]
 80032cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d905      	bls.n	80032e0 <HAL_RCC_ClockConfig+0xb8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80032d4:	4974      	ldr	r1, [pc, #464]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 80032d6:	6a0b      	ldr	r3, [r1, #32]
 80032d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032dc:	431a      	orrs	r2, r3
 80032de:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032e0:	6823      	ldr	r3, [r4, #0]
 80032e2:	f013 0f02 	tst.w	r3, #2
 80032e6:	d00c      	beq.n	8003302 <HAL_RCC_ClockConfig+0xda>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80032e8:	68e2      	ldr	r2, [r4, #12]
 80032ea:	4b6f      	ldr	r3, [pc, #444]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 80032ec:	699b      	ldr	r3, [r3, #24]
 80032ee:	f003 030f 	and.w	r3, r3, #15
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d905      	bls.n	8003302 <HAL_RCC_ClockConfig+0xda>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032f6:	496c      	ldr	r1, [pc, #432]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 80032f8:	698b      	ldr	r3, [r1, #24]
 80032fa:	f023 030f 	bic.w	r3, r3, #15
 80032fe:	431a      	orrs	r2, r3
 8003300:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003302:	6823      	ldr	r3, [r4, #0]
 8003304:	f013 0f01 	tst.w	r3, #1
 8003308:	d041      	beq.n	800338e <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800330a:	4a67      	ldr	r2, [pc, #412]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 800330c:	6993      	ldr	r3, [r2, #24]
 800330e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003312:	68a1      	ldr	r1, [r4, #8]
 8003314:	430b      	orrs	r3, r1
 8003316:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003318:	6863      	ldr	r3, [r4, #4]
 800331a:	2b02      	cmp	r3, #2
 800331c:	d00a      	beq.n	8003334 <HAL_RCC_ClockConfig+0x10c>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800331e:	2b03      	cmp	r3, #3
 8003320:	d027      	beq.n	8003372 <HAL_RCC_ClockConfig+0x14a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003322:	2b01      	cmp	r3, #1
 8003324:	d02c      	beq.n	8003380 <HAL_RCC_ClockConfig+0x158>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003326:	4a60      	ldr	r2, [pc, #384]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 8003328:	6812      	ldr	r2, [r2, #0]
 800332a:	f012 0f04 	tst.w	r2, #4
 800332e:	d106      	bne.n	800333e <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8003330:	2001      	movs	r0, #1
 8003332:	e0ad      	b.n	8003490 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003334:	6812      	ldr	r2, [r2, #0]
 8003336:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800333a:	f000 80ae 	beq.w	800349a <HAL_RCC_ClockConfig+0x272>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800333e:	495a      	ldr	r1, [pc, #360]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 8003340:	690a      	ldr	r2, [r1, #16]
 8003342:	f022 0207 	bic.w	r2, r2, #7
 8003346:	4313      	orrs	r3, r2
 8003348:	610b      	str	r3, [r1, #16]
    tickstart = HAL_GetTick();
 800334a:	f7fd fc7f 	bl	8000c4c <HAL_GetTick>
 800334e:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003350:	4b55      	ldr	r3, [pc, #340]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 8003352:	691b      	ldr	r3, [r3, #16]
 8003354:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003358:	6862      	ldr	r2, [r4, #4]
 800335a:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 800335e:	d016      	beq.n	800338e <HAL_RCC_ClockConfig+0x166>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003360:	f7fd fc74 	bl	8000c4c <HAL_GetTick>
 8003364:	1b80      	subs	r0, r0, r6
 8003366:	f241 3388 	movw	r3, #5000	@ 0x1388
 800336a:	4298      	cmp	r0, r3
 800336c:	d9f0      	bls.n	8003350 <HAL_RCC_ClockConfig+0x128>
        return HAL_TIMEOUT;
 800336e:	2003      	movs	r0, #3
 8003370:	e08e      	b.n	8003490 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003372:	4a4d      	ldr	r2, [pc, #308]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 8003374:	6812      	ldr	r2, [r2, #0]
 8003376:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 800337a:	d1e0      	bne.n	800333e <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 800337c:	2001      	movs	r0, #1
 800337e:	e087      	b.n	8003490 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003380:	4a49      	ldr	r2, [pc, #292]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 8003382:	6812      	ldr	r2, [r2, #0]
 8003384:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8003388:	d1d9      	bne.n	800333e <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 800338a:	2001      	movs	r0, #1
 800338c:	e080      	b.n	8003490 <HAL_RCC_ClockConfig+0x268>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800338e:	6823      	ldr	r3, [r4, #0]
 8003390:	f013 0f02 	tst.w	r3, #2
 8003394:	d00c      	beq.n	80033b0 <HAL_RCC_ClockConfig+0x188>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003396:	68e2      	ldr	r2, [r4, #12]
 8003398:	4b43      	ldr	r3, [pc, #268]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 800339a:	699b      	ldr	r3, [r3, #24]
 800339c:	f003 030f 	and.w	r3, r3, #15
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d205      	bcs.n	80033b0 <HAL_RCC_ClockConfig+0x188>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033a4:	4940      	ldr	r1, [pc, #256]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 80033a6:	698b      	ldr	r3, [r1, #24]
 80033a8:	f023 030f 	bic.w	r3, r3, #15
 80033ac:	431a      	orrs	r2, r3
 80033ae:	618a      	str	r2, [r1, #24]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033b0:	4b3c      	ldr	r3, [pc, #240]	@ (80034a4 <HAL_RCC_ClockConfig+0x27c>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 030f 	and.w	r3, r3, #15
 80033b8:	42ab      	cmp	r3, r5
 80033ba:	d90a      	bls.n	80033d2 <HAL_RCC_ClockConfig+0x1aa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033bc:	4a39      	ldr	r2, [pc, #228]	@ (80034a4 <HAL_RCC_ClockConfig+0x27c>)
 80033be:	6813      	ldr	r3, [r2, #0]
 80033c0:	f023 030f 	bic.w	r3, r3, #15
 80033c4:	432b      	orrs	r3, r5
 80033c6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033c8:	6813      	ldr	r3, [r2, #0]
 80033ca:	f003 030f 	and.w	r3, r3, #15
 80033ce:	42ab      	cmp	r3, r5
 80033d0:	d165      	bne.n	800349e <HAL_RCC_ClockConfig+0x276>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80033d2:	6823      	ldr	r3, [r4, #0]
 80033d4:	f013 0f04 	tst.w	r3, #4
 80033d8:	d00c      	beq.n	80033f4 <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80033da:	6922      	ldr	r2, [r4, #16]
 80033dc:	4b32      	ldr	r3, [pc, #200]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 80033de:	699b      	ldr	r3, [r3, #24]
 80033e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d205      	bcs.n	80033f4 <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80033e8:	492f      	ldr	r1, [pc, #188]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 80033ea:	698b      	ldr	r3, [r1, #24]
 80033ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033f0:	431a      	orrs	r2, r3
 80033f2:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033f4:	6823      	ldr	r3, [r4, #0]
 80033f6:	f013 0f08 	tst.w	r3, #8
 80033fa:	d00c      	beq.n	8003416 <HAL_RCC_ClockConfig+0x1ee>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80033fc:	6962      	ldr	r2, [r4, #20]
 80033fe:	4b2a      	ldr	r3, [pc, #168]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 8003400:	69db      	ldr	r3, [r3, #28]
 8003402:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003406:	429a      	cmp	r2, r3
 8003408:	d205      	bcs.n	8003416 <HAL_RCC_ClockConfig+0x1ee>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800340a:	4927      	ldr	r1, [pc, #156]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 800340c:	69cb      	ldr	r3, [r1, #28]
 800340e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003412:	431a      	orrs	r2, r3
 8003414:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003416:	6823      	ldr	r3, [r4, #0]
 8003418:	f013 0f10 	tst.w	r3, #16
 800341c:	d00c      	beq.n	8003438 <HAL_RCC_ClockConfig+0x210>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800341e:	69a2      	ldr	r2, [r4, #24]
 8003420:	4b21      	ldr	r3, [pc, #132]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 8003422:	69db      	ldr	r3, [r3, #28]
 8003424:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003428:	429a      	cmp	r2, r3
 800342a:	d205      	bcs.n	8003438 <HAL_RCC_ClockConfig+0x210>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800342c:	491e      	ldr	r1, [pc, #120]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 800342e:	69cb      	ldr	r3, [r1, #28]
 8003430:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003434:	431a      	orrs	r2, r3
 8003436:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003438:	6823      	ldr	r3, [r4, #0]
 800343a:	f013 0f20 	tst.w	r3, #32
 800343e:	d00c      	beq.n	800345a <HAL_RCC_ClockConfig+0x232>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003440:	69e2      	ldr	r2, [r4, #28]
 8003442:	4b19      	ldr	r3, [pc, #100]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 8003444:	6a1b      	ldr	r3, [r3, #32]
 8003446:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800344a:	429a      	cmp	r2, r3
 800344c:	d205      	bcs.n	800345a <HAL_RCC_ClockConfig+0x232>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800344e:	4916      	ldr	r1, [pc, #88]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 8003450:	6a0b      	ldr	r3, [r1, #32]
 8003452:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003456:	431a      	orrs	r2, r3
 8003458:	620a      	str	r2, [r1, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800345a:	f7ff fde9 	bl	8003030 <HAL_RCC_GetSysClockFreq>
 800345e:	4912      	ldr	r1, [pc, #72]	@ (80034a8 <HAL_RCC_ClockConfig+0x280>)
 8003460:	698b      	ldr	r3, [r1, #24]
 8003462:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8003466:	4a11      	ldr	r2, [pc, #68]	@ (80034ac <HAL_RCC_ClockConfig+0x284>)
 8003468:	5cd3      	ldrb	r3, [r2, r3]
 800346a:	f003 031f 	and.w	r3, r3, #31
 800346e:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003470:	698b      	ldr	r3, [r1, #24]
 8003472:	f003 030f 	and.w	r3, r3, #15
 8003476:	5cd3      	ldrb	r3, [r2, r3]
 8003478:	f003 031f 	and.w	r3, r3, #31
 800347c:	fa20 f303 	lsr.w	r3, r0, r3
 8003480:	4a0b      	ldr	r2, [pc, #44]	@ (80034b0 <HAL_RCC_ClockConfig+0x288>)
 8003482:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8003484:	4b0b      	ldr	r3, [pc, #44]	@ (80034b4 <HAL_RCC_ClockConfig+0x28c>)
 8003486:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 8003488:	4b0b      	ldr	r3, [pc, #44]	@ (80034b8 <HAL_RCC_ClockConfig+0x290>)
 800348a:	6818      	ldr	r0, [r3, #0]
 800348c:	f7fd fb7c 	bl	8000b88 <HAL_InitTick>
}
 8003490:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8003492:	2001      	movs	r0, #1
}
 8003494:	4770      	bx	lr
      return HAL_ERROR;
 8003496:	2001      	movs	r0, #1
 8003498:	e7fa      	b.n	8003490 <HAL_RCC_ClockConfig+0x268>
        return HAL_ERROR;
 800349a:	2001      	movs	r0, #1
 800349c:	e7f8      	b.n	8003490 <HAL_RCC_ClockConfig+0x268>
      return HAL_ERROR;
 800349e:	2001      	movs	r0, #1
 80034a0:	e7f6      	b.n	8003490 <HAL_RCC_ClockConfig+0x268>
 80034a2:	bf00      	nop
 80034a4:	52002000 	.word	0x52002000
 80034a8:	58024400 	.word	0x58024400
 80034ac:	0800a688 	.word	0x0800a688
 80034b0:	20000008 	.word	0x20000008
 80034b4:	2000000c 	.word	0x2000000c
 80034b8:	20000004 	.word	0x20000004

080034bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034bc:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80034be:	f7ff fdb7 	bl	8003030 <HAL_RCC_GetSysClockFreq>
 80034c2:	4a0b      	ldr	r2, [pc, #44]	@ (80034f0 <HAL_RCC_GetHCLKFreq+0x34>)
 80034c4:	6993      	ldr	r3, [r2, #24]
 80034c6:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80034ca:	490a      	ldr	r1, [pc, #40]	@ (80034f4 <HAL_RCC_GetHCLKFreq+0x38>)
 80034cc:	5ccb      	ldrb	r3, [r1, r3]
 80034ce:	f003 031f 	and.w	r3, r3, #31
 80034d2:	fa20 f303 	lsr.w	r3, r0, r3
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80034d6:	6992      	ldr	r2, [r2, #24]
 80034d8:	f002 020f 	and.w	r2, r2, #15
 80034dc:	5c88      	ldrb	r0, [r1, r2]
 80034de:	f000 001f 	and.w	r0, r0, #31
 80034e2:	fa23 f000 	lsr.w	r0, r3, r0
 80034e6:	4a04      	ldr	r2, [pc, #16]	@ (80034f8 <HAL_RCC_GetHCLKFreq+0x3c>)
 80034e8:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80034ea:	4a04      	ldr	r2, [pc, #16]	@ (80034fc <HAL_RCC_GetHCLKFreq+0x40>)
 80034ec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 80034ee:	bd08      	pop	{r3, pc}
 80034f0:	58024400 	.word	0x58024400
 80034f4:	0800a688 	.word	0x0800a688
 80034f8:	20000008 	.word	0x20000008
 80034fc:	2000000c 	.word	0x2000000c

08003500 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003500:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003502:	f7ff ffdb 	bl	80034bc <HAL_RCC_GetHCLKFreq>
 8003506:	4b05      	ldr	r3, [pc, #20]	@ (800351c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003508:	69db      	ldr	r3, [r3, #28]
 800350a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800350e:	4a04      	ldr	r2, [pc, #16]	@ (8003520 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003510:	5cd3      	ldrb	r3, [r2, r3]
 8003512:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003516:	40d8      	lsrs	r0, r3
 8003518:	bd08      	pop	{r3, pc}
 800351a:	bf00      	nop
 800351c:	58024400 	.word	0x58024400
 8003520:	0800a688 	.word	0x0800a688

08003524 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003524:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003526:	f7ff ffc9 	bl	80034bc <HAL_RCC_GetHCLKFreq>
 800352a:	4b05      	ldr	r3, [pc, #20]	@ (8003540 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800352c:	69db      	ldr	r3, [r3, #28]
 800352e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8003532:	4a04      	ldr	r2, [pc, #16]	@ (8003544 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003534:	5cd3      	ldrb	r3, [r2, r3]
 8003536:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800353a:	40d8      	lsrs	r0, r3
 800353c:	bd08      	pop	{r3, pc}
 800353e:	bf00      	nop
 8003540:	58024400 	.word	0x58024400
 8003544:	0800a688 	.word	0x0800a688

08003548 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003548:	4b40      	ldr	r3, [pc, #256]	@ (800364c <RCCEx_PLL2_Config+0x104>)
 800354a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800354c:	f003 0303 	and.w	r3, r3, #3
 8003550:	2b03      	cmp	r3, #3
 8003552:	d079      	beq.n	8003648 <RCCEx_PLL2_Config+0x100>
{
 8003554:	b570      	push	{r4, r5, r6, lr}
 8003556:	4605      	mov	r5, r0
 8003558:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800355a:	4a3c      	ldr	r2, [pc, #240]	@ (800364c <RCCEx_PLL2_Config+0x104>)
 800355c:	6813      	ldr	r3, [r2, #0]
 800355e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003562:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003564:	f7fd fb72 	bl	8000c4c <HAL_GetTick>
 8003568:	4604      	mov	r4, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800356a:	4b38      	ldr	r3, [pc, #224]	@ (800364c <RCCEx_PLL2_Config+0x104>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8003572:	d006      	beq.n	8003582 <RCCEx_PLL2_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003574:	f7fd fb6a 	bl	8000c4c <HAL_GetTick>
 8003578:	1b03      	subs	r3, r0, r4
 800357a:	2b02      	cmp	r3, #2
 800357c:	d9f5      	bls.n	800356a <RCCEx_PLL2_Config+0x22>
      {
        return HAL_TIMEOUT;
 800357e:	2003      	movs	r0, #3

  }


  return status;
}
 8003580:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003582:	4b32      	ldr	r3, [pc, #200]	@ (800364c <RCCEx_PLL2_Config+0x104>)
 8003584:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003586:	f422 327c 	bic.w	r2, r2, #258048	@ 0x3f000
 800358a:	6829      	ldr	r1, [r5, #0]
 800358c:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 8003590:	629a      	str	r2, [r3, #40]	@ 0x28
 8003592:	686a      	ldr	r2, [r5, #4]
 8003594:	3a01      	subs	r2, #1
 8003596:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800359a:	68a9      	ldr	r1, [r5, #8]
 800359c:	3901      	subs	r1, #1
 800359e:	0249      	lsls	r1, r1, #9
 80035a0:	b289      	uxth	r1, r1
 80035a2:	430a      	orrs	r2, r1
 80035a4:	68e9      	ldr	r1, [r5, #12]
 80035a6:	3901      	subs	r1, #1
 80035a8:	0409      	lsls	r1, r1, #16
 80035aa:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 80035ae:	430a      	orrs	r2, r1
 80035b0:	6929      	ldr	r1, [r5, #16]
 80035b2:	3901      	subs	r1, #1
 80035b4:	0609      	lsls	r1, r1, #24
 80035b6:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 80035ba:	430a      	orrs	r2, r1
 80035bc:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80035be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035c0:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80035c4:	6969      	ldr	r1, [r5, #20]
 80035c6:	430a      	orrs	r2, r1
 80035c8:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80035ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035cc:	f022 0220 	bic.w	r2, r2, #32
 80035d0:	69a9      	ldr	r1, [r5, #24]
 80035d2:	430a      	orrs	r2, r1
 80035d4:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 80035d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035d8:	f022 0210 	bic.w	r2, r2, #16
 80035dc:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80035de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80035e0:	f36f 02cf 	bfc	r2, #3, #13
 80035e4:	69e9      	ldr	r1, [r5, #28]
 80035e6:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80035ea:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_RCC_PLL2FRACN_ENABLE();
 80035ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035ee:	f042 0210 	orr.w	r2, r2, #16
 80035f2:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 80035f4:	b9c6      	cbnz	r6, 8003628 <RCCEx_PLL2_Config+0xe0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80035f6:	461a      	mov	r2, r3
 80035f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035fa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80035fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL2_ENABLE();
 8003600:	4a12      	ldr	r2, [pc, #72]	@ (800364c <RCCEx_PLL2_Config+0x104>)
 8003602:	6813      	ldr	r3, [r2, #0]
 8003604:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003608:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800360a:	f7fd fb1f 	bl	8000c4c <HAL_GetTick>
 800360e:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003610:	4b0e      	ldr	r3, [pc, #56]	@ (800364c <RCCEx_PLL2_Config+0x104>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8003618:	d114      	bne.n	8003644 <RCCEx_PLL2_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800361a:	f7fd fb17 	bl	8000c4c <HAL_GetTick>
 800361e:	1b00      	subs	r0, r0, r4
 8003620:	2802      	cmp	r0, #2
 8003622:	d9f5      	bls.n	8003610 <RCCEx_PLL2_Config+0xc8>
        return HAL_TIMEOUT;
 8003624:	2003      	movs	r0, #3
 8003626:	e7ab      	b.n	8003580 <RCCEx_PLL2_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 8003628:	2e01      	cmp	r6, #1
 800362a:	d005      	beq.n	8003638 <RCCEx_PLL2_Config+0xf0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800362c:	4a07      	ldr	r2, [pc, #28]	@ (800364c <RCCEx_PLL2_Config+0x104>)
 800362e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003630:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003634:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003636:	e7e3      	b.n	8003600 <RCCEx_PLL2_Config+0xb8>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003638:	4a04      	ldr	r2, [pc, #16]	@ (800364c <RCCEx_PLL2_Config+0x104>)
 800363a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800363c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003640:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003642:	e7dd      	b.n	8003600 <RCCEx_PLL2_Config+0xb8>
  return status;
 8003644:	2000      	movs	r0, #0
 8003646:	e79b      	b.n	8003580 <RCCEx_PLL2_Config+0x38>
    return HAL_ERROR;
 8003648:	2001      	movs	r0, #1
}
 800364a:	4770      	bx	lr
 800364c:	58024400 	.word	0x58024400

08003650 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003650:	4b40      	ldr	r3, [pc, #256]	@ (8003754 <RCCEx_PLL3_Config+0x104>)
 8003652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003654:	f003 0303 	and.w	r3, r3, #3
 8003658:	2b03      	cmp	r3, #3
 800365a:	d079      	beq.n	8003750 <RCCEx_PLL3_Config+0x100>
{
 800365c:	b570      	push	{r4, r5, r6, lr}
 800365e:	4605      	mov	r5, r0
 8003660:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003662:	4a3c      	ldr	r2, [pc, #240]	@ (8003754 <RCCEx_PLL3_Config+0x104>)
 8003664:	6813      	ldr	r3, [r2, #0]
 8003666:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800366a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800366c:	f7fd faee 	bl	8000c4c <HAL_GetTick>
 8003670:	4604      	mov	r4, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003672:	4b38      	ldr	r3, [pc, #224]	@ (8003754 <RCCEx_PLL3_Config+0x104>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 800367a:	d006      	beq.n	800368a <RCCEx_PLL3_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800367c:	f7fd fae6 	bl	8000c4c <HAL_GetTick>
 8003680:	1b03      	subs	r3, r0, r4
 8003682:	2b02      	cmp	r3, #2
 8003684:	d9f5      	bls.n	8003672 <RCCEx_PLL3_Config+0x22>
      {
        return HAL_TIMEOUT;
 8003686:	2003      	movs	r0, #3

  }


  return status;
}
 8003688:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800368a:	4b32      	ldr	r3, [pc, #200]	@ (8003754 <RCCEx_PLL3_Config+0x104>)
 800368c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800368e:	f022 727c 	bic.w	r2, r2, #66060288	@ 0x3f00000
 8003692:	6829      	ldr	r1, [r5, #0]
 8003694:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8003698:	629a      	str	r2, [r3, #40]	@ 0x28
 800369a:	686a      	ldr	r2, [r5, #4]
 800369c:	3a01      	subs	r2, #1
 800369e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036a2:	68a9      	ldr	r1, [r5, #8]
 80036a4:	3901      	subs	r1, #1
 80036a6:	0249      	lsls	r1, r1, #9
 80036a8:	b289      	uxth	r1, r1
 80036aa:	430a      	orrs	r2, r1
 80036ac:	68e9      	ldr	r1, [r5, #12]
 80036ae:	3901      	subs	r1, #1
 80036b0:	0409      	lsls	r1, r1, #16
 80036b2:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 80036b6:	430a      	orrs	r2, r1
 80036b8:	6929      	ldr	r1, [r5, #16]
 80036ba:	3901      	subs	r1, #1
 80036bc:	0609      	lsls	r1, r1, #24
 80036be:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 80036c2:	430a      	orrs	r2, r1
 80036c4:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80036c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036c8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80036cc:	6969      	ldr	r1, [r5, #20]
 80036ce:	430a      	orrs	r2, r1
 80036d0:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80036d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036d4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80036d8:	69a9      	ldr	r1, [r5, #24]
 80036da:	430a      	orrs	r2, r1
 80036dc:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 80036de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80036e4:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80036e6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036e8:	f36f 02cf 	bfc	r2, #3, #13
 80036ec:	69e9      	ldr	r1, [r5, #28]
 80036ee:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80036f2:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_RCC_PLL3FRACN_ENABLE();
 80036f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036fa:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 80036fc:	b9c6      	cbnz	r6, 8003730 <RCCEx_PLL3_Config+0xe0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80036fe:	461a      	mov	r2, r3
 8003700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003702:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003706:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL3_ENABLE();
 8003708:	4a12      	ldr	r2, [pc, #72]	@ (8003754 <RCCEx_PLL3_Config+0x104>)
 800370a:	6813      	ldr	r3, [r2, #0]
 800370c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003710:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003712:	f7fd fa9b 	bl	8000c4c <HAL_GetTick>
 8003716:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003718:	4b0e      	ldr	r3, [pc, #56]	@ (8003754 <RCCEx_PLL3_Config+0x104>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8003720:	d114      	bne.n	800374c <RCCEx_PLL3_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003722:	f7fd fa93 	bl	8000c4c <HAL_GetTick>
 8003726:	1b00      	subs	r0, r0, r4
 8003728:	2802      	cmp	r0, #2
 800372a:	d9f5      	bls.n	8003718 <RCCEx_PLL3_Config+0xc8>
        return HAL_TIMEOUT;
 800372c:	2003      	movs	r0, #3
 800372e:	e7ab      	b.n	8003688 <RCCEx_PLL3_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 8003730:	2e01      	cmp	r6, #1
 8003732:	d005      	beq.n	8003740 <RCCEx_PLL3_Config+0xf0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8003734:	4a07      	ldr	r2, [pc, #28]	@ (8003754 <RCCEx_PLL3_Config+0x104>)
 8003736:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003738:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800373c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800373e:	e7e3      	b.n	8003708 <RCCEx_PLL3_Config+0xb8>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003740:	4a04      	ldr	r2, [pc, #16]	@ (8003754 <RCCEx_PLL3_Config+0x104>)
 8003742:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003744:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003748:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800374a:	e7dd      	b.n	8003708 <RCCEx_PLL3_Config+0xb8>
  return status;
 800374c:	2000      	movs	r0, #0
 800374e:	e79b      	b.n	8003688 <RCCEx_PLL3_Config+0x38>
    return HAL_ERROR;
 8003750:	2001      	movs	r0, #1
}
 8003752:	4770      	bx	lr
 8003754:	58024400 	.word	0x58024400

08003758 <HAL_RCCEx_PeriphCLKConfig>:
{
 8003758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800375a:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800375c:	6803      	ldr	r3, [r0, #0]
 800375e:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8003762:	d030      	beq.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8003764:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8003766:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800376a:	d026      	beq.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x62>
 800376c:	d80e      	bhi.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x34>
 800376e:	b1ab      	cbz	r3, 800379c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003770:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003774:	d107      	bne.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x2e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003776:	2102      	movs	r1, #2
 8003778:	3008      	adds	r0, #8
 800377a:	f7ff fee5 	bl	8003548 <RCCEx_PLL2_Config>
 800377e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003780:	b195      	cbz	r5, 80037a8 <HAL_RCCEx_PeriphCLKConfig+0x50>
      status = ret;
 8003782:	462e      	mov	r6, r5
 8003784:	e021      	b.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0x72>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8003786:	2601      	movs	r6, #1
 8003788:	4635      	mov	r5, r6
 800378a:	e01e      	b.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0x72>
 800378c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003790:	d101      	bne.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 8003792:	2500      	movs	r5, #0
 8003794:	e008      	b.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003796:	2601      	movs	r6, #1
 8003798:	4635      	mov	r5, r6
 800379a:	e016      	b.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0x72>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800379c:	4a9a      	ldr	r2, [pc, #616]	@ (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800379e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80037a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80037a6:	2500      	movs	r5, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80037a8:	4a97      	ldr	r2, [pc, #604]	@ (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80037aa:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80037ac:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80037b0:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 80037b2:	430b      	orrs	r3, r1
 80037b4:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80037b6:	2600      	movs	r6, #0
 80037b8:	e007      	b.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0x72>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80037ba:	2102      	movs	r1, #2
 80037bc:	3028      	adds	r0, #40	@ 0x28
 80037be:	f7ff ff47 	bl	8003650 <RCCEx_PLL3_Config>
 80037c2:	4605      	mov	r5, r0
        break;
 80037c4:	e7dc      	b.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x28>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80037c6:	2600      	movs	r6, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80037c8:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80037ca:	6823      	ldr	r3, [r4, #0]
 80037cc:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80037d0:	d014      	beq.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch (PeriphClkInit->Sai1ClockSelection)
 80037d2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80037d4:	2b04      	cmp	r3, #4
 80037d6:	d831      	bhi.n	800383c <HAL_RCCEx_PeriphCLKConfig+0xe4>
 80037d8:	e8df f003 	tbb	[pc, r3]
 80037dc:	08292203 	.word	0x08292203
 80037e0:	08          	.byte	0x08
 80037e1:	00          	.byte	0x00
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037e2:	4a89      	ldr	r2, [pc, #548]	@ (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80037e4:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80037e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037ea:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80037ec:	bb4d      	cbnz	r5, 8003842 <HAL_RCCEx_PeriphCLKConfig+0xea>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80037ee:	4a86      	ldr	r2, [pc, #536]	@ (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80037f0:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80037f2:	f023 0307 	bic.w	r3, r3, #7
 80037f6:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80037f8:	430b      	orrs	r3, r1
 80037fa:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80037fc:	6823      	ldr	r3, [r4, #0]
 80037fe:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8003802:	d03f      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    switch (PeriphClkInit->Sai23ClockSelection)
 8003804:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003806:	2b80      	cmp	r3, #128	@ 0x80
 8003808:	d02e      	beq.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800380a:	d81f      	bhi.n	800384c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800380c:	b333      	cbz	r3, 800385c <HAL_RCCEx_PeriphCLKConfig+0x104>
 800380e:	2b40      	cmp	r3, #64	@ 0x40
 8003810:	d119      	bne.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0xee>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003812:	2100      	movs	r1, #0
 8003814:	f104 0008 	add.w	r0, r4, #8
 8003818:	f7ff fe96 	bl	8003548 <RCCEx_PLL2_Config>
 800381c:	4605      	mov	r5, r0
        break;
 800381e:	e029      	b.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003820:	2100      	movs	r1, #0
 8003822:	f104 0008 	add.w	r0, r4, #8
 8003826:	f7ff fe8f 	bl	8003548 <RCCEx_PLL2_Config>
 800382a:	4605      	mov	r5, r0
        break;
 800382c:	e7de      	b.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x94>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800382e:	2100      	movs	r1, #0
 8003830:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003834:	f7ff ff0c 	bl	8003650 <RCCEx_PLL3_Config>
 8003838:	4605      	mov	r5, r0
        break;
 800383a:	e7d7      	b.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai1ClockSelection)
 800383c:	2601      	movs	r6, #1
 800383e:	4635      	mov	r5, r6
 8003840:	e7dc      	b.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0xa4>
      status = ret;
 8003842:	462e      	mov	r6, r5
 8003844:	e7da      	b.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch (PeriphClkInit->Sai23ClockSelection)
 8003846:	2601      	movs	r6, #1
 8003848:	4635      	mov	r5, r6
 800384a:	e01b      	b.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 800384c:	2bc0      	cmp	r3, #192	@ 0xc0
 800384e:	d011      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003850:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003854:	d00e      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8003856:	2601      	movs	r6, #1
 8003858:	4635      	mov	r5, r6
 800385a:	e013      	b.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800385c:	4a6a      	ldr	r2, [pc, #424]	@ (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800385e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003860:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003864:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8003866:	e005      	b.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003868:	2100      	movs	r1, #0
 800386a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800386e:	f7ff feef 	bl	8003650 <RCCEx_PLL3_Config>
 8003872:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003874:	b9dd      	cbnz	r5, 80038ae <HAL_RCCEx_PeriphCLKConfig+0x156>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003876:	4a64      	ldr	r2, [pc, #400]	@ (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003878:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800387a:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 800387e:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8003880:	430b      	orrs	r3, r1
 8003882:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003884:	6823      	ldr	r3, [r4, #0]
 8003886:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800388a:	d033      	beq.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    switch (PeriphClkInit->Sai4AClockSelection)
 800388c:	f8d4 30a8 	ldr.w	r3, [r4, #168]	@ 0xa8
 8003890:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003894:	d01f      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
 8003896:	d80f      	bhi.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003898:	b1bb      	cbz	r3, 80038ca <HAL_RCCEx_PeriphCLKConfig+0x172>
 800389a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800389e:	d108      	bne.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038a0:	2100      	movs	r1, #0
 80038a2:	f104 0008 	add.w	r0, r4, #8
 80038a6:	f7ff fe4f 	bl	8003548 <RCCEx_PLL2_Config>
 80038aa:	4605      	mov	r5, r0
        break;
 80038ac:	e019      	b.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
      status = ret;
 80038ae:	462e      	mov	r6, r5
 80038b0:	e7e8      	b.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    switch (PeriphClkInit->Sai4AClockSelection)
 80038b2:	2601      	movs	r6, #1
 80038b4:	4635      	mov	r5, r6
 80038b6:	e01d      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80038b8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80038bc:	d011      	beq.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80038be:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80038c2:	d00e      	beq.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80038c4:	2601      	movs	r6, #1
 80038c6:	4635      	mov	r5, r6
 80038c8:	e014      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038ca:	4a4f      	ldr	r2, [pc, #316]	@ (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80038cc:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80038ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038d2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 80038d4:	e005      	b.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038d6:	2100      	movs	r1, #0
 80038d8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80038dc:	f7ff feb8 	bl	8003650 <RCCEx_PLL3_Config>
 80038e0:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80038e2:	b9e5      	cbnz	r5, 800391e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80038e4:	4a48      	ldr	r2, [pc, #288]	@ (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80038e6:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80038e8:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 80038ec:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 80038f0:	430b      	orrs	r3, r1
 80038f2:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80038f4:	6823      	ldr	r3, [r4, #0]
 80038f6:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 80038fa:	d034      	beq.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    switch (PeriphClkInit->Sai4BClockSelection)
 80038fc:	f8d4 30ac 	ldr.w	r3, [r4, #172]	@ 0xac
 8003900:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003904:	d01f      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003906:	d80f      	bhi.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8003908:	b1bb      	cbz	r3, 800393a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800390a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800390e:	d108      	bne.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003910:	2100      	movs	r1, #0
 8003912:	f104 0008 	add.w	r0, r4, #8
 8003916:	f7ff fe17 	bl	8003548 <RCCEx_PLL2_Config>
 800391a:	4605      	mov	r5, r0
        break;
 800391c:	e019      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      status = ret;
 800391e:	462e      	mov	r6, r5
 8003920:	e7e8      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    switch (PeriphClkInit->Sai4BClockSelection)
 8003922:	2601      	movs	r6, #1
 8003924:	4635      	mov	r5, r6
 8003926:	e01e      	b.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x20e>
 8003928:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800392c:	d011      	beq.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800392e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003932:	d00e      	beq.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003934:	2601      	movs	r6, #1
 8003936:	4635      	mov	r5, r6
 8003938:	e015      	b.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x20e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800393a:	4a33      	ldr	r2, [pc, #204]	@ (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800393c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800393e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003942:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8003944:	e005      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003946:	2100      	movs	r1, #0
 8003948:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800394c:	f7ff fe80 	bl	8003650 <RCCEx_PLL3_Config>
 8003950:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003952:	2d00      	cmp	r5, #0
 8003954:	d133      	bne.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x266>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003956:	4a2c      	ldr	r2, [pc, #176]	@ (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003958:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800395a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800395e:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 8003962:	430b      	orrs	r3, r1
 8003964:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003966:	6823      	ldr	r3, [r4, #0]
 8003968:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800396c:	d013      	beq.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x23e>
    switch (PeriphClkInit->QspiClockSelection)
 800396e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8003970:	2b20      	cmp	r3, #32
 8003972:	d02e      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8003974:	d828      	bhi.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x270>
 8003976:	b133      	cbz	r3, 8003986 <HAL_RCCEx_PeriphCLKConfig+0x22e>
 8003978:	2b10      	cmp	r3, #16
 800397a:	d122      	bne.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x26a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800397c:	4a22      	ldr	r2, [pc, #136]	@ (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800397e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003980:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003984:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003986:	bb5d      	cbnz	r5, 80039e0 <HAL_RCCEx_PeriphCLKConfig+0x288>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003988:	4a1f      	ldr	r2, [pc, #124]	@ (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800398a:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800398c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003990:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8003992:	430b      	orrs	r3, r1
 8003994:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003996:	6823      	ldr	r3, [r4, #0]
 8003998:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800399c:	d046      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    switch (PeriphClkInit->Spi123ClockSelection)
 800399e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80039a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039a4:	d032      	beq.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80039a6:	d820      	bhi.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x292>
 80039a8:	b343      	cbz	r3, 80039fc <HAL_RCCEx_PeriphCLKConfig+0x2a4>
 80039aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039ae:	d119      	bne.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80039b0:	2100      	movs	r1, #0
 80039b2:	f104 0008 	add.w	r0, r4, #8
 80039b6:	f7ff fdc7 	bl	8003548 <RCCEx_PLL2_Config>
 80039ba:	4605      	mov	r5, r0
        break;
 80039bc:	e02c      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      status = ret;
 80039be:	462e      	mov	r6, r5
 80039c0:	e7d1      	b.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    switch (PeriphClkInit->QspiClockSelection)
 80039c2:	2601      	movs	r6, #1
 80039c4:	4635      	mov	r5, r6
 80039c6:	e7e6      	b.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x23e>
 80039c8:	2b30      	cmp	r3, #48	@ 0x30
 80039ca:	d0dc      	beq.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x22e>
 80039cc:	2601      	movs	r6, #1
 80039ce:	4635      	mov	r5, r6
 80039d0:	e7e1      	b.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x23e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80039d2:	2102      	movs	r1, #2
 80039d4:	f104 0008 	add.w	r0, r4, #8
 80039d8:	f7ff fdb6 	bl	8003548 <RCCEx_PLL2_Config>
 80039dc:	4605      	mov	r5, r0
        break;
 80039de:	e7d2      	b.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      status = ret;
 80039e0:	462e      	mov	r6, r5
 80039e2:	e7d8      	b.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x23e>
    switch (PeriphClkInit->Spi123ClockSelection)
 80039e4:	2601      	movs	r6, #1
 80039e6:	4635      	mov	r5, r6
 80039e8:	e020      	b.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 80039ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80039ee:	d013      	beq.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 80039f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039f4:	d010      	beq.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 80039f6:	2601      	movs	r6, #1
 80039f8:	4635      	mov	r5, r6
 80039fa:	e017      	b.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039fc:	4a02      	ldr	r2, [pc, #8]	@ (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80039fe:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003a00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a04:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8003a06:	e007      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8003a08:	58024400 	.word	0x58024400
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a0c:	2100      	movs	r1, #0
 8003a0e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003a12:	f7ff fe1d 	bl	8003650 <RCCEx_PLL3_Config>
 8003a16:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003a18:	b93d      	cbnz	r5, 8003a2a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003a1a:	4a70      	ldr	r2, [pc, #448]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003a1c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003a1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a22:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8003a24:	430b      	orrs	r3, r1
 8003a26:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a28:	e000      	b.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
      status = ret;
 8003a2a:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003a2c:	6823      	ldr	r3, [r4, #0]
 8003a2e:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8003a32:	d017      	beq.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    switch (PeriphClkInit->Spi45ClockSelection)
 8003a34:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003a36:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a3a:	d04f      	beq.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x384>
 8003a3c:	d842      	bhi.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8003a3e:	b143      	cbz	r3, 8003a52 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8003a40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a44:	d13b      	bne.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x366>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a46:	2101      	movs	r1, #1
 8003a48:	f104 0008 	add.w	r0, r4, #8
 8003a4c:	f7ff fd7c 	bl	8003548 <RCCEx_PLL2_Config>
 8003a50:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003a52:	2d00      	cmp	r5, #0
 8003a54:	d149      	bne.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x392>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003a56:	4a61      	ldr	r2, [pc, #388]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003a58:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003a5a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8003a5e:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8003a60:	430b      	orrs	r3, r1
 8003a62:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003a64:	6823      	ldr	r3, [r4, #0]
 8003a66:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8003a6a:	d019      	beq.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x348>
    switch (PeriphClkInit->Spi6ClockSelection)
 8003a6c:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
 8003a70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a74:	d04a      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x3b4>
 8003a76:	d83d      	bhi.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x39c>
 8003a78:	b143      	cbz	r3, 8003a8c <HAL_RCCEx_PeriphCLKConfig+0x334>
 8003a7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a7e:	d136      	bne.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x396>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a80:	2101      	movs	r1, #1
 8003a82:	f104 0008 	add.w	r0, r4, #8
 8003a86:	f7ff fd5f 	bl	8003548 <RCCEx_PLL2_Config>
 8003a8a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003a8c:	2d00      	cmp	r5, #0
 8003a8e:	d144      	bne.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003a90:	4a52      	ldr	r2, [pc, #328]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003a92:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003a94:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8003a98:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8003a9c:	430b      	orrs	r3, r1
 8003a9e:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003aa0:	6823      	ldr	r3, [r4, #0]
 8003aa2:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8003aa6:	d047      	beq.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch (PeriphClkInit->FdcanClockSelection)
 8003aa8:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8003aaa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003aae:	d036      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x3c6>
 8003ab0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ab4:	d04b      	beq.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 8003ab6:	b3bb      	cbz	r3, 8003b28 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8003ab8:	2601      	movs	r6, #1
 8003aba:	4635      	mov	r5, r6
 8003abc:	e03c      	b.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch (PeriphClkInit->Spi45ClockSelection)
 8003abe:	2601      	movs	r6, #1
 8003ac0:	4635      	mov	r5, r6
 8003ac2:	e7cf      	b.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8003ac4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ac8:	d0c3      	beq.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8003aca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ace:	d0c0      	beq.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8003ad0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003ad4:	d0bd      	beq.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8003ad6:	2601      	movs	r6, #1
 8003ad8:	4635      	mov	r5, r6
 8003ada:	e7c3      	b.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x30c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003adc:	2101      	movs	r1, #1
 8003ade:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003ae2:	f7ff fdb5 	bl	8003650 <RCCEx_PLL3_Config>
 8003ae6:	4605      	mov	r5, r0
        break;
 8003ae8:	e7b3      	b.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      status = ret;
 8003aea:	462e      	mov	r6, r5
 8003aec:	e7ba      	b.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    switch (PeriphClkInit->Spi6ClockSelection)
 8003aee:	2601      	movs	r6, #1
 8003af0:	4635      	mov	r5, r6
 8003af2:	e7d5      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8003af4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003af8:	d0c8      	beq.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x334>
 8003afa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003afe:	d0c5      	beq.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x334>
 8003b00:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003b04:	d0c2      	beq.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x334>
 8003b06:	2601      	movs	r6, #1
 8003b08:	4635      	mov	r5, r6
 8003b0a:	e7c9      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x348>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b0c:	2101      	movs	r1, #1
 8003b0e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003b12:	f7ff fd9d 	bl	8003650 <RCCEx_PLL3_Config>
 8003b16:	4605      	mov	r5, r0
        break;
 8003b18:	e7b8      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x334>
      status = ret;
 8003b1a:	462e      	mov	r6, r5
 8003b1c:	e7c0      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x348>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b1e:	4a2f      	ldr	r2, [pc, #188]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003b20:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003b22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b26:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003b28:	b9c5      	cbnz	r5, 8003b5c <HAL_RCCEx_PeriphCLKConfig+0x404>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003b2a:	4a2c      	ldr	r2, [pc, #176]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003b2c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003b2e:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8003b32:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8003b34:	430b      	orrs	r3, r1
 8003b36:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003b38:	6823      	ldr	r3, [r4, #0]
 8003b3a:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8003b3e:	d01c      	beq.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x422>
    switch (PeriphClkInit->FmcClockSelection)
 8003b40:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8003b42:	2b03      	cmp	r3, #3
 8003b44:	d844      	bhi.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003b46:	e8df f003 	tbb	[pc, r3]
 8003b4a:	0b10      	.short	0x0b10
 8003b4c:	103c      	.short	0x103c
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b4e:	2101      	movs	r1, #1
 8003b50:	f104 0008 	add.w	r0, r4, #8
 8003b54:	f7ff fcf8 	bl	8003548 <RCCEx_PLL2_Config>
 8003b58:	4605      	mov	r5, r0
        break;
 8003b5a:	e7e5      	b.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
      status = ret;
 8003b5c:	462e      	mov	r6, r5
 8003b5e:	e7eb      	b.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b60:	4a1e      	ldr	r2, [pc, #120]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003b62:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003b64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b68:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003b6a:	bba5      	cbnz	r5, 8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x47e>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003b6c:	4a1b      	ldr	r2, [pc, #108]	@ (8003bdc <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003b6e:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8003b70:	f023 0303 	bic.w	r3, r3, #3
 8003b74:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8003b76:	430b      	orrs	r3, r1
 8003b78:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b7a:	6823      	ldr	r3, [r4, #0]
 8003b7c:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8003b80:	d12e      	bne.n	8003be0 <HAL_RCCEx_PeriphCLKConfig+0x488>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003b82:	6823      	ldr	r3, [r4, #0]
 8003b84:	f013 0f01 	tst.w	r3, #1
 8003b88:	f000 80a6 	beq.w	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    switch (PeriphClkInit->Usart16ClockSelection)
 8003b8c:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8003b8e:	2b28      	cmp	r3, #40	@ 0x28
 8003b90:	f200 80a0 	bhi.w	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003b94:	e8df f003 	tbb	[pc, r3]
 8003b98:	9e9e9e8e 	.word	0x9e9e9e8e
 8003b9c:	9e9e9e9e 	.word	0x9e9e9e9e
 8003ba0:	9e9e9e88 	.word	0x9e9e9e88
 8003ba4:	9e9e9e9e 	.word	0x9e9e9e9e
 8003ba8:	9e9e9e97 	.word	0x9e9e9e97
 8003bac:	9e9e9e9e 	.word	0x9e9e9e9e
 8003bb0:	9e9e9e8e 	.word	0x9e9e9e8e
 8003bb4:	9e9e9e9e 	.word	0x9e9e9e9e
 8003bb8:	9e9e9e8e 	.word	0x9e9e9e8e
 8003bbc:	9e9e9e9e 	.word	0x9e9e9e9e
 8003bc0:	8e          	.byte	0x8e
 8003bc1:	00          	.byte	0x00
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003bc2:	2102      	movs	r1, #2
 8003bc4:	f104 0008 	add.w	r0, r4, #8
 8003bc8:	f7ff fcbe 	bl	8003548 <RCCEx_PLL2_Config>
 8003bcc:	4605      	mov	r5, r0
        break;
 8003bce:	e7cc      	b.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x412>
    switch (PeriphClkInit->FmcClockSelection)
 8003bd0:	2601      	movs	r6, #1
 8003bd2:	4635      	mov	r5, r6
 8003bd4:	e7d1      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x422>
      status = ret;
 8003bd6:	462e      	mov	r6, r5
 8003bd8:	e7cf      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x422>
 8003bda:	bf00      	nop
 8003bdc:	58024400 	.word	0x58024400
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003be0:	4a5a      	ldr	r2, [pc, #360]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003be2:	6813      	ldr	r3, [r2, #0]
 8003be4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003be8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003bea:	f7fd f82f 	bl	8000c4c <HAL_GetTick>
 8003bee:	4607      	mov	r7, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003bf0:	4b56      	ldr	r3, [pc, #344]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8003bf8:	d105      	bne.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bfa:	f7fd f827 	bl	8000c4c <HAL_GetTick>
 8003bfe:	1bc0      	subs	r0, r0, r7
 8003c00:	2864      	cmp	r0, #100	@ 0x64
 8003c02:	d9f5      	bls.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x498>
        ret = HAL_TIMEOUT;
 8003c04:	2503      	movs	r5, #3
    if (ret == HAL_OK)
 8003c06:	2d00      	cmp	r5, #0
 8003c08:	d14a      	bne.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x548>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003c0a:	4b51      	ldr	r3, [pc, #324]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003c0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c0e:	f8d4 20b4 	ldr.w	r2, [r4, #180]	@ 0xb4
 8003c12:	4053      	eors	r3, r2
 8003c14:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8003c18:	d00c      	beq.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c1a:	4b4d      	ldr	r3, [pc, #308]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003c1c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003c1e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8003c22:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003c24:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8003c28:	6719      	str	r1, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c2a:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003c2c:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8003c30:	6719      	str	r1, [r3, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 8003c32:	671a      	str	r2, [r3, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003c34:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8003c38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c3c:	d015      	beq.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x512>
      if (ret == HAL_OK)
 8003c3e:	bb8d      	cbnz	r5, 8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x54c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c40:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8003c44:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8003c48:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8003c4c:	d01e      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x534>
 8003c4e:	4a40      	ldr	r2, [pc, #256]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003c50:	6913      	ldr	r3, [r2, #16]
 8003c52:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003c56:	6113      	str	r3, [r2, #16]
 8003c58:	493d      	ldr	r1, [pc, #244]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003c5a:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 8003c5c:	f8d4 20b4 	ldr.w	r2, [r4, #180]	@ 0xb4
 8003c60:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8003c64:	4313      	orrs	r3, r2
 8003c66:	670b      	str	r3, [r1, #112]	@ 0x70
 8003c68:	e78b      	b.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x42a>
        tickstart = HAL_GetTick();
 8003c6a:	f7fc ffef 	bl	8000c4c <HAL_GetTick>
 8003c6e:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c70:	4b37      	ldr	r3, [pc, #220]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003c72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c74:	f013 0f02 	tst.w	r3, #2
 8003c78:	d1e1      	bne.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c7a:	f7fc ffe7 	bl	8000c4c <HAL_GetTick>
 8003c7e:	1bc0      	subs	r0, r0, r7
 8003c80:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003c84:	4298      	cmp	r0, r3
 8003c86:	d9f3      	bls.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x518>
            ret = HAL_TIMEOUT;
 8003c88:	2503      	movs	r5, #3
 8003c8a:	e7d8      	b.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c8c:	4830      	ldr	r0, [pc, #192]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003c8e:	6902      	ldr	r2, [r0, #16]
 8003c90:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8003c94:	492f      	ldr	r1, [pc, #188]	@ (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8003c96:	ea01 1313 	and.w	r3, r1, r3, lsr #4
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	6103      	str	r3, [r0, #16]
 8003c9e:	e7db      	b.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x500>
      status = ret;
 8003ca0:	462e      	mov	r6, r5
 8003ca2:	e76e      	b.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x42a>
        status = ret;
 8003ca4:	462e      	mov	r6, r5
 8003ca6:	e76c      	b.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x42a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ca8:	2101      	movs	r1, #1
 8003caa:	f104 0008 	add.w	r0, r4, #8
 8003cae:	f7ff fc4b 	bl	8003548 <RCCEx_PLL2_Config>
 8003cb2:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003cb4:	b9e5      	cbnz	r5, 8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x598>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003cb6:	4a26      	ldr	r2, [pc, #152]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003cb8:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003cba:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8003cbe:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8003cc0:	430b      	orrs	r3, r1
 8003cc2:	6553      	str	r3, [r2, #84]	@ 0x54
 8003cc4:	e008      	b.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x580>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003cc6:	2101      	movs	r1, #1
 8003cc8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003ccc:	f7ff fcc0 	bl	8003650 <RCCEx_PLL3_Config>
 8003cd0:	4605      	mov	r5, r0
        break;
 8003cd2:	e7ef      	b.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    switch (PeriphClkInit->Usart16ClockSelection)
 8003cd4:	2601      	movs	r6, #1
 8003cd6:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003cd8:	6823      	ldr	r3, [r4, #0]
 8003cda:	f013 0f02 	tst.w	r3, #2
 8003cde:	d017      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003ce0:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8003ce2:	2b05      	cmp	r3, #5
 8003ce4:	d82c      	bhi.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 8003ce6:	e8df f003 	tbb	[pc, r3]
 8003cea:	050b      	.short	0x050b
 8003cec:	0b0b0b24 	.word	0x0b0b0b24
      status = ret;
 8003cf0:	462e      	mov	r6, r5
 8003cf2:	e7f1      	b.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x580>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003cf4:	2101      	movs	r1, #1
 8003cf6:	f104 0008 	add.w	r0, r4, #8
 8003cfa:	f7ff fc25 	bl	8003548 <RCCEx_PLL2_Config>
 8003cfe:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003d00:	bb0d      	cbnz	r5, 8003d46 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003d02:	4a13      	ldr	r2, [pc, #76]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003d04:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003d06:	f023 0307 	bic.w	r3, r3, #7
 8003d0a:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 8003d0c:	430b      	orrs	r3, r1
 8003d0e:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d10:	6823      	ldr	r3, [r4, #0]
 8003d12:	f013 0f04 	tst.w	r3, #4
 8003d16:	d030      	beq.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x622>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003d18:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 8003d1c:	2b05      	cmp	r3, #5
 8003d1e:	f200 810f 	bhi.w	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x7e8>
 8003d22:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003d26:	001f      	.short	0x001f
 8003d28:	01060019 	.word	0x01060019
 8003d2c:	001f001f 	.word	0x001f001f
 8003d30:	001f      	.short	0x001f
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d32:	2101      	movs	r1, #1
 8003d34:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003d38:	f7ff fc8a 	bl	8003650 <RCCEx_PLL3_Config>
 8003d3c:	4605      	mov	r5, r0
        break;
 8003d3e:	e7df      	b.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003d40:	2601      	movs	r6, #1
 8003d42:	4635      	mov	r5, r6
 8003d44:	e7e4      	b.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
      status = ret;
 8003d46:	462e      	mov	r6, r5
 8003d48:	e7e2      	b.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8003d4a:	bf00      	nop
 8003d4c:	58024800 	.word	0x58024800
 8003d50:	58024400 	.word	0x58024400
 8003d54:	00ffffcf 	.word	0x00ffffcf
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d58:	2101      	movs	r1, #1
 8003d5a:	f104 0008 	add.w	r0, r4, #8
 8003d5e:	f7ff fbf3 	bl	8003548 <RCCEx_PLL2_Config>
 8003d62:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003d64:	2d00      	cmp	r5, #0
 8003d66:	f040 80ee 	bne.w	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x7ee>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d6a:	4ab6      	ldr	r2, [pc, #728]	@ (8004044 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003d6c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003d6e:	f023 0307 	bic.w	r3, r3, #7
 8003d72:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8003d76:	430b      	orrs	r3, r1
 8003d78:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003d7a:	6823      	ldr	r3, [r4, #0]
 8003d7c:	f013 0f20 	tst.w	r3, #32
 8003d80:	d01d      	beq.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x666>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003d82:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8003d86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d8a:	f000 80f0 	beq.w	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x816>
 8003d8e:	f200 80df 	bhi.w	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x7f8>
 8003d92:	b14b      	cbz	r3, 8003da8 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003d94:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d98:	f040 80d7 	bne.w	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x7f2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d9c:	2100      	movs	r1, #0
 8003d9e:	f104 0008 	add.w	r0, r4, #8
 8003da2:	f7ff fbd1 	bl	8003548 <RCCEx_PLL2_Config>
 8003da6:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003da8:	2d00      	cmp	r5, #0
 8003daa:	f040 80e7 	bne.w	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x824>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003dae:	4aa5      	ldr	r2, [pc, #660]	@ (8004044 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003db0:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003db2:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8003db6:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 8003dba:	430b      	orrs	r3, r1
 8003dbc:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003dbe:	6823      	ldr	r3, [r4, #0]
 8003dc0:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8003dc4:	d01d      	beq.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003dc6:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8003dca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003dce:	f000 80e9 	beq.w	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 8003dd2:	f200 80d8 	bhi.w	8003f86 <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8003dd6:	b14b      	cbz	r3, 8003dec <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003dd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ddc:	f040 80d0 	bne.w	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x828>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003de0:	2100      	movs	r1, #0
 8003de2:	f104 0008 	add.w	r0, r4, #8
 8003de6:	f7ff fbaf 	bl	8003548 <RCCEx_PLL2_Config>
 8003dea:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003dec:	2d00      	cmp	r5, #0
 8003dee:	f040 80e0 	bne.w	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x85a>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003df2:	4a94      	ldr	r2, [pc, #592]	@ (8004044 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003df4:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003df6:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8003dfa:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 8003dfe:	430b      	orrs	r3, r1
 8003e00:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003e02:	6823      	ldr	r3, [r4, #0]
 8003e04:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003e08:	d01d      	beq.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003e0a:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
 8003e0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e12:	f000 80e2 	beq.w	8003fda <HAL_RCCEx_PeriphCLKConfig+0x882>
 8003e16:	f200 80d1 	bhi.w	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x864>
 8003e1a:	b14b      	cbz	r3, 8003e30 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8003e1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e20:	f040 80c9 	bne.w	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x85e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e24:	2100      	movs	r1, #0
 8003e26:	f104 0008 	add.w	r0, r4, #8
 8003e2a:	f7ff fb8d 	bl	8003548 <RCCEx_PLL2_Config>
 8003e2e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003e30:	2d00      	cmp	r5, #0
 8003e32:	f040 80d9 	bne.w	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x890>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003e36:	4a83      	ldr	r2, [pc, #524]	@ (8004044 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003e38:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003e3a:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8003e3e:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8003e42:	430b      	orrs	r3, r1
 8003e44:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003e46:	6823      	ldr	r3, [r4, #0]
 8003e48:	f013 0f08 	tst.w	r3, #8
 8003e4c:	d00d      	beq.n	8003e6a <HAL_RCCEx_PeriphCLKConfig+0x712>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003e4e:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8003e52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e56:	f000 80c9 	beq.w	8003fec <HAL_RCCEx_PeriphCLKConfig+0x894>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003e5a:	4a7a      	ldr	r2, [pc, #488]	@ (8004044 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003e5c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003e5e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003e62:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 8003e66:	430b      	orrs	r3, r1
 8003e68:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003e6a:	6823      	ldr	r3, [r4, #0]
 8003e6c:	f013 0f10 	tst.w	r3, #16
 8003e70:	d00d      	beq.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x736>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003e72:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
 8003e76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e7a:	f000 80c1 	beq.w	8004000 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003e7e:	4a71      	ldr	r2, [pc, #452]	@ (8004044 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003e80:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003e82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e86:	f8d4 1098 	ldr.w	r1, [r4, #152]	@ 0x98
 8003e8a:	430b      	orrs	r3, r1
 8003e8c:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003e8e:	6823      	ldr	r3, [r4, #0]
 8003e90:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8003e94:	d01c      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x778>
    switch (PeriphClkInit->AdcClockSelection)
 8003e96:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 8003e9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e9e:	f000 80b9 	beq.w	8004014 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8003ea2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ea6:	d008      	beq.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x762>
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f040 80ba 	bne.w	8004022 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003eae:	2100      	movs	r1, #0
 8003eb0:	f104 0008 	add.w	r0, r4, #8
 8003eb4:	f7ff fb48 	bl	8003548 <RCCEx_PLL2_Config>
 8003eb8:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003eba:	2d00      	cmp	r5, #0
 8003ebc:	f040 80b4 	bne.w	8004028 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ec0:	4a60      	ldr	r2, [pc, #384]	@ (8004044 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003ec2:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003ec4:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003ec8:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 8003ecc:	430b      	orrs	r3, r1
 8003ece:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003ed0:	6823      	ldr	r3, [r4, #0]
 8003ed2:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8003ed6:	d01c      	beq.n	8003f12 <HAL_RCCEx_PeriphCLKConfig+0x7ba>
    switch (PeriphClkInit->UsbClockSelection)
 8003ed8:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 8003edc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ee0:	f000 80a4 	beq.w	800402c <HAL_RCCEx_PeriphCLKConfig+0x8d4>
 8003ee4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003ee8:	d008      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x7a4>
 8003eea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003eee:	f040 80a4 	bne.w	800403a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ef2:	4a54      	ldr	r2, [pc, #336]	@ (8004044 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003ef4:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003ef6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003efa:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003efc:	2d00      	cmp	r5, #0
 8003efe:	f040 809f 	bne.w	8004040 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f02:	4a50      	ldr	r2, [pc, #320]	@ (8004044 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003f04:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003f06:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003f0a:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8003f0e:	430b      	orrs	r3, r1
 8003f10:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003f12:	6823      	ldr	r3, [r4, #0]
 8003f14:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8003f18:	f000 80ac 	beq.w	8004074 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    switch (PeriphClkInit->SdmmcClockSelection)
 8003f1c:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	f000 8092 	beq.w	8004048 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8003f24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f28:	f000 809c 	beq.w	8004064 <HAL_RCCEx_PeriphCLKConfig+0x90c>
 8003f2c:	2601      	movs	r6, #1
 8003f2e:	4635      	mov	r5, r6
 8003f30:	e0a0      	b.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x91c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f32:	2101      	movs	r1, #1
 8003f34:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003f38:	f7ff fb8a 	bl	8003650 <RCCEx_PLL3_Config>
 8003f3c:	4605      	mov	r5, r0
        break;
 8003f3e:	e711      	b.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003f40:	2601      	movs	r6, #1
 8003f42:	4635      	mov	r5, r6
 8003f44:	e719      	b.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x622>
      status = ret;
 8003f46:	462e      	mov	r6, r5
 8003f48:	e717      	b.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x622>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003f4a:	2601      	movs	r6, #1
 8003f4c:	4635      	mov	r5, r6
 8003f4e:	e736      	b.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x666>
 8003f50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f54:	f43f af28 	beq.w	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003f58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f5c:	f43f af24 	beq.w	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003f60:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003f64:	f43f af20 	beq.w	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003f68:	2601      	movs	r6, #1
 8003f6a:	4635      	mov	r5, r6
 8003f6c:	e727      	b.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x666>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f6e:	2102      	movs	r1, #2
 8003f70:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003f74:	f7ff fb6c 	bl	8003650 <RCCEx_PLL3_Config>
 8003f78:	4605      	mov	r5, r0
        break;
 8003f7a:	e715      	b.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x650>
      status = ret;
 8003f7c:	462e      	mov	r6, r5
 8003f7e:	e71e      	b.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x666>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003f80:	2601      	movs	r6, #1
 8003f82:	4635      	mov	r5, r6
 8003f84:	e73d      	b.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8003f86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f8a:	f43f af2f 	beq.w	8003dec <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003f8e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003f92:	f43f af2b 	beq.w	8003dec <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003f96:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f9a:	f43f af27 	beq.w	8003dec <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003f9e:	2601      	movs	r6, #1
 8003fa0:	4635      	mov	r5, r6
 8003fa2:	e72e      	b.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003fa4:	2102      	movs	r1, #2
 8003fa6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003faa:	f7ff fb51 	bl	8003650 <RCCEx_PLL3_Config>
 8003fae:	4605      	mov	r5, r0
        break;
 8003fb0:	e71c      	b.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x694>
      status = ret;
 8003fb2:	462e      	mov	r6, r5
 8003fb4:	e725      	b.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003fb6:	2601      	movs	r6, #1
 8003fb8:	4635      	mov	r5, r6
 8003fba:	e744      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8003fbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fc0:	f43f af36 	beq.w	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8003fc4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003fc8:	f43f af32 	beq.w	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8003fcc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003fd0:	f43f af2e 	beq.w	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8003fd4:	2601      	movs	r6, #1
 8003fd6:	4635      	mov	r5, r6
 8003fd8:	e735      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003fda:	2102      	movs	r1, #2
 8003fdc:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003fe0:	f7ff fb36 	bl	8003650 <RCCEx_PLL3_Config>
 8003fe4:	4605      	mov	r5, r0
        break;
 8003fe6:	e723      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      status = ret;
 8003fe8:	462e      	mov	r6, r5
 8003fea:	e72c      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003fec:	2102      	movs	r1, #2
 8003fee:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003ff2:	f7ff fb2d 	bl	8003650 <RCCEx_PLL3_Config>
 8003ff6:	2800      	cmp	r0, #0
 8003ff8:	f43f af2f 	beq.w	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x702>
        status = HAL_ERROR;
 8003ffc:	2601      	movs	r6, #1
 8003ffe:	e72c      	b.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x702>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004000:	2102      	movs	r1, #2
 8004002:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004006:	f7ff fb23 	bl	8003650 <RCCEx_PLL3_Config>
 800400a:	2800      	cmp	r0, #0
 800400c:	f43f af37 	beq.w	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x726>
        status = HAL_ERROR;
 8004010:	2601      	movs	r6, #1
 8004012:	e734      	b.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x726>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004014:	2102      	movs	r1, #2
 8004016:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800401a:	f7ff fb19 	bl	8003650 <RCCEx_PLL3_Config>
 800401e:	4605      	mov	r5, r0
        break;
 8004020:	e74b      	b.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x762>
    switch (PeriphClkInit->AdcClockSelection)
 8004022:	2601      	movs	r6, #1
 8004024:	4635      	mov	r5, r6
 8004026:	e753      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x778>
      status = ret;
 8004028:	462e      	mov	r6, r5
 800402a:	e751      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x778>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800402c:	2101      	movs	r1, #1
 800402e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004032:	f7ff fb0d 	bl	8003650 <RCCEx_PLL3_Config>
 8004036:	4605      	mov	r5, r0
        break;
 8004038:	e760      	b.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x7a4>
    switch (PeriphClkInit->UsbClockSelection)
 800403a:	2601      	movs	r6, #1
 800403c:	4635      	mov	r5, r6
 800403e:	e768      	b.n	8003f12 <HAL_RCCEx_PeriphCLKConfig+0x7ba>
      status = ret;
 8004040:	462e      	mov	r6, r5
 8004042:	e766      	b.n	8003f12 <HAL_RCCEx_PeriphCLKConfig+0x7ba>
 8004044:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004048:	4a70      	ldr	r2, [pc, #448]	@ (800420c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 800404a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800404c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004050:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8004052:	b975      	cbnz	r5, 8004072 <HAL_RCCEx_PeriphCLKConfig+0x91a>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004054:	4a6d      	ldr	r2, [pc, #436]	@ (800420c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8004056:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8004058:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800405c:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 800405e:	430b      	orrs	r3, r1
 8004060:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004062:	e007      	b.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x91c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004064:	2102      	movs	r1, #2
 8004066:	f104 0008 	add.w	r0, r4, #8
 800406a:	f7ff fa6d 	bl	8003548 <RCCEx_PLL2_Config>
 800406e:	4605      	mov	r5, r0
        break;
 8004070:	e7ef      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x8fa>
      status = ret;
 8004072:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004074:	6823      	ldr	r3, [r4, #0]
 8004076:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 800407a:	d111      	bne.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x948>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800407c:	6823      	ldr	r3, [r4, #0]
 800407e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8004082:	d028      	beq.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x97e>
    switch (PeriphClkInit->RngClockSelection)
 8004084:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8004088:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800408c:	d014      	beq.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800408e:	d910      	bls.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8004090:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004094:	d015      	beq.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8004096:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800409a:	d012      	beq.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 800409c:	2601      	movs	r6, #1
 800409e:	e01a      	b.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x97e>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80040a0:	2102      	movs	r1, #2
 80040a2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80040a6:	f7ff fad3 	bl	8003650 <RCCEx_PLL3_Config>
 80040aa:	2800      	cmp	r0, #0
 80040ac:	d0e6      	beq.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x924>
      status = HAL_ERROR;
 80040ae:	2601      	movs	r6, #1
 80040b0:	e7e4      	b.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x924>
    switch (PeriphClkInit->RngClockSelection)
 80040b2:	b133      	cbz	r3, 80040c2 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 80040b4:	2601      	movs	r6, #1
 80040b6:	e00e      	b.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x97e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040b8:	4a54      	ldr	r2, [pc, #336]	@ (800420c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 80040ba:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80040bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80040c2:	2d00      	cmp	r5, #0
 80040c4:	d169      	bne.n	800419a <HAL_RCCEx_PeriphCLKConfig+0xa42>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80040c6:	4a51      	ldr	r2, [pc, #324]	@ (800420c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 80040c8:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80040ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040ce:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 80040d2:	430b      	orrs	r3, r1
 80040d4:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80040d6:	6823      	ldr	r3, [r4, #0]
 80040d8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80040dc:	d006      	beq.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x994>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80040de:	4a4b      	ldr	r2, [pc, #300]	@ (800420c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 80040e0:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80040e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80040e6:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 80040e8:	430b      	orrs	r3, r1
 80040ea:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80040ec:	6823      	ldr	r3, [r4, #0]
 80040ee:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80040f2:	d007      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x9ac>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80040f4:	4a45      	ldr	r2, [pc, #276]	@ (800420c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 80040f6:	6913      	ldr	r3, [r2, #16]
 80040f8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80040fc:	f8d4 10b8 	ldr.w	r1, [r4, #184]	@ 0xb8
 8004100:	430b      	orrs	r3, r1
 8004102:	6113      	str	r3, [r2, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004104:	6823      	ldr	r3, [r4, #0]
 8004106:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 800410a:	d006      	beq.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x9c2>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800410c:	4a3f      	ldr	r2, [pc, #252]	@ (800420c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 800410e:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8004110:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004114:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8004116:	430b      	orrs	r3, r1
 8004118:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800411a:	6823      	ldr	r3, [r4, #0]
 800411c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004120:	d009      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x9de>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004122:	4b3a      	ldr	r3, [pc, #232]	@ (800420c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8004124:	691a      	ldr	r2, [r3, #16]
 8004126:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800412a:	611a      	str	r2, [r3, #16]
 800412c:	691a      	ldr	r2, [r3, #16]
 800412e:	f8d4 10bc 	ldr.w	r1, [r4, #188]	@ 0xbc
 8004132:	430a      	orrs	r2, r1
 8004134:	611a      	str	r2, [r3, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004136:	6823      	ldr	r3, [r4, #0]
 8004138:	2b00      	cmp	r3, #0
 800413a:	da06      	bge.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x9f2>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800413c:	4a33      	ldr	r2, [pc, #204]	@ (800420c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 800413e:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8004140:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8004144:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8004146:	430b      	orrs	r3, r1
 8004148:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800414a:	6823      	ldr	r3, [r4, #0]
 800414c:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8004150:	d007      	beq.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004152:	4a2e      	ldr	r2, [pc, #184]	@ (800420c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8004154:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004156:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800415a:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
 800415e:	430b      	orrs	r3, r1
 8004160:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004162:	6863      	ldr	r3, [r4, #4]
 8004164:	f013 0f01 	tst.w	r3, #1
 8004168:	d119      	bne.n	800419e <HAL_RCCEx_PeriphCLKConfig+0xa46>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800416a:	6863      	ldr	r3, [r4, #4]
 800416c:	f013 0f02 	tst.w	r3, #2
 8004170:	d11e      	bne.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004172:	6863      	ldr	r3, [r4, #4]
 8004174:	f013 0f04 	tst.w	r3, #4
 8004178:	d123      	bne.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0xa6a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800417a:	6863      	ldr	r3, [r4, #4]
 800417c:	f013 0f08 	tst.w	r3, #8
 8004180:	d128      	bne.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004182:	6863      	ldr	r3, [r4, #4]
 8004184:	f013 0f10 	tst.w	r3, #16
 8004188:	d12d      	bne.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0xa8e>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800418a:	6863      	ldr	r3, [r4, #4]
 800418c:	f013 0f20 	tst.w	r3, #32
 8004190:	d132      	bne.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
  if (status == HAL_OK)
 8004192:	b106      	cbz	r6, 8004196 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
  return HAL_ERROR;
 8004194:	2601      	movs	r6, #1
}
 8004196:	4630      	mov	r0, r6
 8004198:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      status = ret;
 800419a:	462e      	mov	r6, r5
 800419c:	e79b      	b.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x97e>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800419e:	2100      	movs	r1, #0
 80041a0:	f104 0008 	add.w	r0, r4, #8
 80041a4:	f7ff f9d0 	bl	8003548 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 80041a8:	2800      	cmp	r0, #0
 80041aa:	d0de      	beq.n	800416a <HAL_RCCEx_PeriphCLKConfig+0xa12>
      status = ret;
 80041ac:	4606      	mov	r6, r0
 80041ae:	e7dc      	b.n	800416a <HAL_RCCEx_PeriphCLKConfig+0xa12>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80041b0:	2101      	movs	r1, #1
 80041b2:	f104 0008 	add.w	r0, r4, #8
 80041b6:	f7ff f9c7 	bl	8003548 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 80041ba:	2800      	cmp	r0, #0
 80041bc:	d0d9      	beq.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
      status = ret;
 80041be:	4606      	mov	r6, r0
 80041c0:	e7d7      	b.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80041c2:	2102      	movs	r1, #2
 80041c4:	f104 0008 	add.w	r0, r4, #8
 80041c8:	f7ff f9be 	bl	8003548 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 80041cc:	2800      	cmp	r0, #0
 80041ce:	d0d4      	beq.n	800417a <HAL_RCCEx_PeriphCLKConfig+0xa22>
      status = ret;
 80041d0:	4606      	mov	r6, r0
 80041d2:	e7d2      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0xa22>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80041d4:	2100      	movs	r1, #0
 80041d6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80041da:	f7ff fa39 	bl	8003650 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 80041de:	2800      	cmp	r0, #0
 80041e0:	d0cf      	beq.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0xa2a>
      status = ret;
 80041e2:	4606      	mov	r6, r0
 80041e4:	e7cd      	b.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80041e6:	2101      	movs	r1, #1
 80041e8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80041ec:	f7ff fa30 	bl	8003650 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 80041f0:	2800      	cmp	r0, #0
 80041f2:	d0ca      	beq.n	800418a <HAL_RCCEx_PeriphCLKConfig+0xa32>
      status = ret;
 80041f4:	4606      	mov	r6, r0
 80041f6:	e7c8      	b.n	800418a <HAL_RCCEx_PeriphCLKConfig+0xa32>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80041f8:	2102      	movs	r1, #2
 80041fa:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80041fe:	f7ff fa27 	bl	8003650 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8004202:	2800      	cmp	r0, #0
 8004204:	d0c5      	beq.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
  return HAL_ERROR;
 8004206:	2601      	movs	r6, #1
 8004208:	e7c5      	b.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
 800420a:	bf00      	nop
 800420c:	58024400 	.word	0x58024400

08004210 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8004210:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004212:	f7ff f953 	bl	80034bc <HAL_RCC_GetHCLKFreq>
 8004216:	4b05      	ldr	r3, [pc, #20]	@ (800422c <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8004218:	6a1b      	ldr	r3, [r3, #32]
 800421a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800421e:	4a04      	ldr	r2, [pc, #16]	@ (8004230 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8004220:	5cd3      	ldrb	r3, [r2, r3]
 8004222:	f003 031f 	and.w	r3, r3, #31
}
 8004226:	40d8      	lsrs	r0, r3
 8004228:	bd08      	pop	{r3, pc}
 800422a:	bf00      	nop
 800422c:	58024400 	.word	0x58024400
 8004230:	0800a688 	.word	0x0800a688

08004234 <HAL_RCCEx_GetPLL2ClockFreq>:
{
 8004234:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004236:	4b79      	ldr	r3, [pc, #484]	@ (800441c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8004238:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800423a:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 800423c:	f3c4 3c05 	ubfx	ip, r4, #12, #6
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004240:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004242:	f3c1 1100 	ubfx	r1, r1, #4, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004246:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004248:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 800424c:	fb01 f303 	mul.w	r3, r1, r3
  if (pll2m != 0U)
 8004250:	f414 3f7c 	tst.w	r4, #258048	@ 0x3f000
 8004254:	f000 80dd 	beq.w	8004412 <HAL_RCCEx_GetPLL2ClockFreq+0x1de>
 8004258:	f002 0203 	and.w	r2, r2, #3
 800425c:	ee07 3a90 	vmov	s15, r3
 8004260:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8004264:	2a01      	cmp	r2, #1
 8004266:	d04b      	beq.n	8004300 <HAL_RCCEx_GetPLL2ClockFreq+0xcc>
 8004268:	2a02      	cmp	r2, #2
 800426a:	f000 8098 	beq.w	800439e <HAL_RCCEx_GetPLL2ClockFreq+0x16a>
 800426e:	2a00      	cmp	r2, #0
 8004270:	f040 80b2 	bne.w	80043d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004274:	4b69      	ldr	r3, [pc, #420]	@ (800441c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f013 0f20 	tst.w	r3, #32
 800427c:	d023      	beq.n	80042c6 <HAL_RCCEx_GetPLL2ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800427e:	4967      	ldr	r1, [pc, #412]	@ (800441c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8004280:	680a      	ldr	r2, [r1, #0]
 8004282:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004286:	4b66      	ldr	r3, [pc, #408]	@ (8004420 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>)
 8004288:	40d3      	lsrs	r3, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800428a:	ee07 3a10 	vmov	s14, r3
 800428e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004292:	ee07 ca10 	vmov	s14, ip
 8004296:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 800429a:	ee86 7a86 	vdiv.f32	s14, s13, s12
 800429e:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 80042a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042a4:	ee06 3a90 	vmov	s13, r3
 80042a8:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80042ac:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 80042b0:	ee67 7a86 	vmul.f32	s15, s15, s12
 80042b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80042c4:	e038      	b.n	8004338 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80042c6:	ee07 ca10 	vmov	s14, ip
 80042ca:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80042ce:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 8004428 <HAL_RCCEx_GetPLL2ClockFreq+0x1f4>
 80042d2:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80042d6:	4b51      	ldr	r3, [pc, #324]	@ (800441c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80042d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042de:	ee06 3a90 	vmov	s13, r3
 80042e2:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80042e6:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 80042ea:	ee67 7a86 	vmul.f32	s15, s15, s12
 80042ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80042fe:	e01b      	b.n	8004338 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004300:	ee07 ca10 	vmov	s14, ip
 8004304:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004308:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 800442c <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 800430c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004310:	4b42      	ldr	r3, [pc, #264]	@ (800441c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8004312:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004314:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004318:	ee06 3a90 	vmov	s13, r3
 800431c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004320:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8004324:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004328:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800432c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004330:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004334:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004338:	4a38      	ldr	r2, [pc, #224]	@ (800441c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800433a:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800433c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004340:	ee07 3a90 	vmov	s15, r3
 8004344:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004348:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800434c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004350:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004354:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8004358:	ed80 6a00 	vstr	s12, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800435c:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800435e:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8004362:	ee07 3a90 	vmov	s15, r3
 8004366:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800436a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800436e:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004372:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8004376:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800437a:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800437c:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8004380:	ee07 3a90 	vmov	s15, r3
 8004384:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004388:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800438c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004390:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8004394:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8004398:	f85d 4b04 	ldr.w	r4, [sp], #4
 800439c:	4770      	bx	lr
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800439e:	ee07 ca10 	vmov	s14, ip
 80043a2:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80043a6:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8004430 <HAL_RCCEx_GetPLL2ClockFreq+0x1fc>
 80043aa:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80043ae:	4b1b      	ldr	r3, [pc, #108]	@ (800441c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80043b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043b6:	ee06 3a90 	vmov	s13, r3
 80043ba:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80043be:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 80043c2:	ee67 7a86 	vmul.f32	s15, s15, s12
 80043c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043d2:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 80043d6:	e7af      	b.n	8004338 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80043d8:	ee07 ca10 	vmov	s14, ip
 80043dc:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80043e0:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 800442c <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 80043e4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80043e8:	4b0c      	ldr	r3, [pc, #48]	@ (800441c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80043ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043f0:	ee06 3a90 	vmov	s13, r3
 80043f4:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80043f8:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 80043fc:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004400:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004404:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004408:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800440c:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8004410:	e792      	b.n	8004338 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004412:	2300      	movs	r3, #0
 8004414:	6003      	str	r3, [r0, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004416:	6043      	str	r3, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004418:	6083      	str	r3, [r0, #8]
}
 800441a:	e7bd      	b.n	8004398 <HAL_RCCEx_GetPLL2ClockFreq+0x164>
 800441c:	58024400 	.word	0x58024400
 8004420:	03d09000 	.word	0x03d09000
 8004424:	39000000 	.word	0x39000000
 8004428:	4c742400 	.word	0x4c742400
 800442c:	4a742400 	.word	0x4a742400
 8004430:	4bbebc20 	.word	0x4bbebc20

08004434 <HAL_RCCEx_GetPLL3ClockFreq>:
{
 8004434:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004436:	4b79      	ldr	r3, [pc, #484]	@ (800461c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004438:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800443a:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 800443c:	f3c4 5c05 	ubfx	ip, r4, #20, #6
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004440:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004442:	f3c1 2100 	ubfx	r1, r1, #8, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004446:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004448:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 800444c:	fb01 f303 	mul.w	r3, r1, r3
  if (pll3m != 0U)
 8004450:	f014 7f7c 	tst.w	r4, #66060288	@ 0x3f00000
 8004454:	f000 80dd 	beq.w	8004612 <HAL_RCCEx_GetPLL3ClockFreq+0x1de>
 8004458:	f002 0203 	and.w	r2, r2, #3
 800445c:	ee07 3a90 	vmov	s15, r3
 8004460:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8004464:	2a01      	cmp	r2, #1
 8004466:	d04b      	beq.n	8004500 <HAL_RCCEx_GetPLL3ClockFreq+0xcc>
 8004468:	2a02      	cmp	r2, #2
 800446a:	f000 8098 	beq.w	800459e <HAL_RCCEx_GetPLL3ClockFreq+0x16a>
 800446e:	2a00      	cmp	r2, #0
 8004470:	f040 80b2 	bne.w	80045d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004474:	4b69      	ldr	r3, [pc, #420]	@ (800461c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f013 0f20 	tst.w	r3, #32
 800447c:	d023      	beq.n	80044c6 <HAL_RCCEx_GetPLL3ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800447e:	4967      	ldr	r1, [pc, #412]	@ (800461c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004480:	680a      	ldr	r2, [r1, #0]
 8004482:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004486:	4b66      	ldr	r3, [pc, #408]	@ (8004620 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>)
 8004488:	40d3      	lsrs	r3, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800448a:	ee07 3a10 	vmov	s14, r3
 800448e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004492:	ee07 ca10 	vmov	s14, ip
 8004496:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 800449a:	ee86 7a86 	vdiv.f32	s14, s13, s12
 800449e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80044a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044a4:	ee06 3a90 	vmov	s13, r3
 80044a8:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80044ac:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 8004624 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80044b0:	ee67 7a86 	vmul.f32	s15, s15, s12
 80044b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80044bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80044c4:	e038      	b.n	8004538 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80044c6:	ee07 ca10 	vmov	s14, ip
 80044ca:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80044ce:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 8004628 <HAL_RCCEx_GetPLL3ClockFreq+0x1f4>
 80044d2:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80044d6:	4b51      	ldr	r3, [pc, #324]	@ (800461c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80044d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044de:	ee06 3a90 	vmov	s13, r3
 80044e2:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80044e6:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 8004624 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80044ea:	ee67 7a86 	vmul.f32	s15, s15, s12
 80044ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80044f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80044fe:	e01b      	b.n	8004538 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004500:	ee07 ca10 	vmov	s14, ip
 8004504:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004508:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 800462c <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 800450c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004510:	4b42      	ldr	r3, [pc, #264]	@ (800461c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004514:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004518:	ee06 3a90 	vmov	s13, r3
 800451c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004520:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8004624 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8004524:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004528:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800452c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004530:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004534:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004538:	4a38      	ldr	r2, [pc, #224]	@ (800461c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800453a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800453c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004540:	ee07 3a90 	vmov	s15, r3
 8004544:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004548:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800454c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004550:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004554:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8004558:	ed80 6a00 	vstr	s12, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800455c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800455e:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8004562:	ee07 3a90 	vmov	s15, r3
 8004566:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800456a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800456e:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004572:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8004576:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800457a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800457c:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8004580:	ee07 3a90 	vmov	s15, r3
 8004584:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004588:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800458c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004590:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8004594:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8004598:	f85d 4b04 	ldr.w	r4, [sp], #4
 800459c:	4770      	bx	lr
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800459e:	ee07 ca10 	vmov	s14, ip
 80045a2:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80045a6:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8004630 <HAL_RCCEx_GetPLL3ClockFreq+0x1fc>
 80045aa:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80045ae:	4b1b      	ldr	r3, [pc, #108]	@ (800461c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80045b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045b6:	ee06 3a90 	vmov	s13, r3
 80045ba:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80045be:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8004624 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80045c2:	ee67 7a86 	vmul.f32	s15, s15, s12
 80045c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045d2:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 80045d6:	e7af      	b.n	8004538 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80045d8:	ee07 ca10 	vmov	s14, ip
 80045dc:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80045e0:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 800462c <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 80045e4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80045e8:	4b0c      	ldr	r3, [pc, #48]	@ (800461c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80045ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045f0:	ee06 3a90 	vmov	s13, r3
 80045f4:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80045f8:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 8004624 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80045fc:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004600:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004604:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004608:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800460c:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8004610:	e792      	b.n	8004538 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004612:	2300      	movs	r3, #0
 8004614:	6003      	str	r3, [r0, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004616:	6043      	str	r3, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004618:	6083      	str	r3, [r0, #8]
}
 800461a:	e7bd      	b.n	8004598 <HAL_RCCEx_GetPLL3ClockFreq+0x164>
 800461c:	58024400 	.word	0x58024400
 8004620:	03d09000 	.word	0x03d09000
 8004624:	39000000 	.word	0x39000000
 8004628:	4c742400 	.word	0x4c742400
 800462c:	4a742400 	.word	0x4a742400
 8004630:	4bbebc20 	.word	0x4bbebc20

08004634 <HAL_RCCEx_GetPLL1ClockFreq>:
{
 8004634:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004636:	4b79      	ldr	r3, [pc, #484]	@ (800481c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8004638:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800463a:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 800463c:	f3c4 1c05 	ubfx	ip, r4, #4, #6
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8004640:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004642:	f001 0101 	and.w	r1, r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004646:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004648:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 800464c:	fb01 f303 	mul.w	r3, r1, r3
  if (pll1m != 0U)
 8004650:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
 8004654:	f000 80dd 	beq.w	8004812 <HAL_RCCEx_GetPLL1ClockFreq+0x1de>
 8004658:	f002 0203 	and.w	r2, r2, #3
 800465c:	ee07 3a90 	vmov	s15, r3
 8004660:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8004664:	2a01      	cmp	r2, #1
 8004666:	d04b      	beq.n	8004700 <HAL_RCCEx_GetPLL1ClockFreq+0xcc>
 8004668:	2a02      	cmp	r2, #2
 800466a:	f000 8098 	beq.w	800479e <HAL_RCCEx_GetPLL1ClockFreq+0x16a>
 800466e:	2a00      	cmp	r2, #0
 8004670:	f040 80b2 	bne.w	80047d8 <HAL_RCCEx_GetPLL1ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004674:	4b69      	ldr	r3, [pc, #420]	@ (800481c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f013 0f20 	tst.w	r3, #32
 800467c:	d023      	beq.n	80046c6 <HAL_RCCEx_GetPLL1ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800467e:	4967      	ldr	r1, [pc, #412]	@ (800481c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8004680:	680a      	ldr	r2, [r1, #0]
 8004682:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004686:	4b66      	ldr	r3, [pc, #408]	@ (8004820 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>)
 8004688:	40d3      	lsrs	r3, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800468a:	ee07 3a10 	vmov	s14, r3
 800468e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004692:	ee07 ca10 	vmov	s14, ip
 8004696:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 800469a:	ee86 7a86 	vdiv.f32	s14, s13, s12
 800469e:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 80046a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046a4:	ee06 3a90 	vmov	s13, r3
 80046a8:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80046ac:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 8004824 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 80046b0:	ee67 7a86 	vmul.f32	s15, s15, s12
 80046b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80046c4:	e038      	b.n	8004738 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80046c6:	ee07 ca10 	vmov	s14, ip
 80046ca:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80046ce:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 8004828 <HAL_RCCEx_GetPLL1ClockFreq+0x1f4>
 80046d2:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80046d6:	4b51      	ldr	r3, [pc, #324]	@ (800481c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 80046d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046de:	ee06 3a90 	vmov	s13, r3
 80046e2:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80046e6:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 8004824 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 80046ea:	ee67 7a86 	vmul.f32	s15, s15, s12
 80046ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80046fe:	e01b      	b.n	8004738 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004700:	ee07 ca10 	vmov	s14, ip
 8004704:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004708:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 800482c <HAL_RCCEx_GetPLL1ClockFreq+0x1f8>
 800470c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004710:	4b42      	ldr	r3, [pc, #264]	@ (800481c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8004712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004714:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004718:	ee06 3a90 	vmov	s13, r3
 800471c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004720:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8004824 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 8004724:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004728:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800472c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004730:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004734:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8004738:	4a38      	ldr	r2, [pc, #224]	@ (800481c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 800473a:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800473c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004740:	ee07 3a90 	vmov	s15, r3
 8004744:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004748:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800474c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004750:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004754:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8004758:	ed80 6a00 	vstr	s12, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800475c:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800475e:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8004762:	ee07 3a90 	vmov	s15, r3
 8004766:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800476a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800476e:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004772:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8004776:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800477a:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800477c:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8004780:	ee07 3a90 	vmov	s15, r3
 8004784:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004788:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800478c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004790:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8004794:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8004798:	f85d 4b04 	ldr.w	r4, [sp], #4
 800479c:	4770      	bx	lr
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800479e:	ee07 ca10 	vmov	s14, ip
 80047a2:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80047a6:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8004830 <HAL_RCCEx_GetPLL1ClockFreq+0x1fc>
 80047aa:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80047ae:	4b1b      	ldr	r3, [pc, #108]	@ (800481c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 80047b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047b6:	ee06 3a90 	vmov	s13, r3
 80047ba:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80047be:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8004824 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 80047c2:	ee67 7a86 	vmul.f32	s15, s15, s12
 80047c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047d2:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 80047d6:	e7af      	b.n	8004738 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80047d8:	ee07 ca10 	vmov	s14, ip
 80047dc:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80047e0:	ed9f 6a11 	vldr	s12, [pc, #68]	@ 8004828 <HAL_RCCEx_GetPLL1ClockFreq+0x1f4>
 80047e4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80047e8:	4b0c      	ldr	r3, [pc, #48]	@ (800481c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 80047ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047f0:	ee06 3a90 	vmov	s13, r3
 80047f4:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80047f8:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 8004824 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 80047fc:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004800:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004804:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004808:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800480c:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8004810:	e792      	b.n	8004738 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8004812:	2300      	movs	r3, #0
 8004814:	6003      	str	r3, [r0, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004816:	6043      	str	r3, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8004818:	6083      	str	r3, [r0, #8]
}
 800481a:	e7bd      	b.n	8004798 <HAL_RCCEx_GetPLL1ClockFreq+0x164>
 800481c:	58024400 	.word	0x58024400
 8004820:	03d09000 	.word	0x03d09000
 8004824:	39000000 	.word	0x39000000
 8004828:	4c742400 	.word	0x4c742400
 800482c:	4a742400 	.word	0x4a742400
 8004830:	4bbebc20 	.word	0x4bbebc20

08004834 <HAL_RCCEx_GetPeriphCLKFreq>:
{
 8004834:	b500      	push	{lr}
 8004836:	b08b      	sub	sp, #44	@ 0x2c
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8004838:	f5a0 7380 	sub.w	r3, r0, #256	@ 0x100
 800483c:	430b      	orrs	r3, r1
 800483e:	d02d      	beq.n	800489c <HAL_RCCEx_GetPeriphCLKFreq+0x68>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8004840:	f5a0 7300 	sub.w	r3, r0, #512	@ 0x200
 8004844:	430b      	orrs	r3, r1
 8004846:	d07c      	beq.n	8004942 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8004848:	f5a0 6380 	sub.w	r3, r0, #1024	@ 0x400
 800484c:	430b      	orrs	r3, r1
 800484e:	f000 80d0 	beq.w	80049f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8004852:	f5a0 6300 	sub.w	r3, r0, #2048	@ 0x800
 8004856:	430b      	orrs	r3, r1
 8004858:	f000 8128 	beq.w	8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x278>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800485c:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 8004860:	430b      	orrs	r3, r1
 8004862:	f000 8187 	beq.w	8004b74 <HAL_RCCEx_GetPeriphCLKFreq+0x340>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8004866:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 800486a:	430b      	orrs	r3, r1
 800486c:	f000 81df 	beq.w	8004c2e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8004870:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 8004874:	430b      	orrs	r3, r1
 8004876:	f000 8228 	beq.w	8004cca <HAL_RCCEx_GetPeriphCLKFreq+0x496>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800487a:	f5a0 3380 	sub.w	r3, r0, #65536	@ 0x10000
 800487e:	430b      	orrs	r3, r1
 8004880:	f000 826b 	beq.w	8004d5a <HAL_RCCEx_GetPeriphCLKFreq+0x526>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8004884:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 8004888:	430b      	orrs	r3, r1
 800488a:	f000 828d 	beq.w	8004da8 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800488e:	f5a0 4000 	sub.w	r0, r0, #32768	@ 0x8000
 8004892:	4308      	orrs	r0, r1
 8004894:	f000 82d6 	beq.w	8004e44 <HAL_RCCEx_GetPeriphCLKFreq+0x610>
    frequency = 0;
 8004898:	2000      	movs	r0, #0
 800489a:	e00c      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800489c:	4b93      	ldr	r3, [pc, #588]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800489e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048a0:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 80048a4:	2b04      	cmp	r3, #4
 80048a6:	f200 82f7 	bhi.w	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 80048aa:	e8df f003 	tbb	[pc, r3]
 80048ae:	1107      	.short	0x1107
 80048b0:	031b      	.short	0x031b
 80048b2:	25          	.byte	0x25
 80048b3:	00          	.byte	0x00
 80048b4:	488e      	ldr	r0, [pc, #568]	@ (8004af0 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
}
 80048b6:	b00b      	add	sp, #44	@ 0x2c
 80048b8:	f85d fb04 	ldr.w	pc, [sp], #4
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80048bc:	4b8b      	ldr	r3, [pc, #556]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80048be:	6818      	ldr	r0, [r3, #0]
 80048c0:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 80048c4:	d0f7      	beq.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80048c6:	a807      	add	r0, sp, #28
 80048c8:	f7ff feb4 	bl	8004634 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80048cc:	9808      	ldr	r0, [sp, #32]
 80048ce:	e7f2      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80048d0:	4b86      	ldr	r3, [pc, #536]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80048d2:	6818      	ldr	r0, [r3, #0]
 80048d4:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80048d8:	d0ed      	beq.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80048da:	a804      	add	r0, sp, #16
 80048dc:	f7ff fcaa 	bl	8004234 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80048e0:	9804      	ldr	r0, [sp, #16]
 80048e2:	e7e8      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80048e4:	4b81      	ldr	r3, [pc, #516]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80048e6:	6818      	ldr	r0, [r3, #0]
 80048e8:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 80048ec:	d0e3      	beq.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80048ee:	a801      	add	r0, sp, #4
 80048f0:	f7ff fda0 	bl	8004434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80048f4:	9801      	ldr	r0, [sp, #4]
 80048f6:	e7de      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80048f8:	4a7c      	ldr	r2, [pc, #496]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80048fa:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80048fc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004900:	6812      	ldr	r2, [r2, #0]
 8004902:	f012 0f04 	tst.w	r2, #4
 8004906:	d007      	beq.n	8004918 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 8004908:	b933      	cbnz	r3, 8004918 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800490a:	4b78      	ldr	r3, [pc, #480]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004912:	4878      	ldr	r0, [pc, #480]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004914:	40d8      	lsrs	r0, r3
 8004916:	e7ce      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004918:	4a74      	ldr	r2, [pc, #464]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800491a:	6812      	ldr	r2, [r2, #0]
 800491c:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8004920:	d003      	beq.n	800492a <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004922:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004926:	f000 82b9 	beq.w	8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800492a:	4a70      	ldr	r2, [pc, #448]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800492c:	6812      	ldr	r2, [r2, #0]
 800492e:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8004932:	f000 82b5 	beq.w	8004ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8004936:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800493a:	f000 82b3 	beq.w	8004ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          frequency = 0;
 800493e:	2000      	movs	r0, #0
 8004940:	e7b9      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8004942:	4b6a      	ldr	r3, [pc, #424]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004944:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004946:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
    switch (saiclocksource)
 800494a:	2b80      	cmp	r3, #128	@ 0x80
 800494c:	d031      	beq.n	80049b2 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 800494e:	d915      	bls.n	800497c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8004950:	2bc0      	cmp	r3, #192	@ 0xc0
 8004952:	f000 82a9 	beq.w	8004ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
 8004956:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800495a:	d11e      	bne.n	800499a <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800495c:	4a63      	ldr	r2, [pc, #396]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800495e:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8004960:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004964:	6812      	ldr	r2, [r2, #0]
 8004966:	f012 0f04 	tst.w	r2, #4
 800496a:	d02d      	beq.n	80049c8 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 800496c:	bb63      	cbnz	r3, 80049c8 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800496e:	4b5f      	ldr	r3, [pc, #380]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004976:	485f      	ldr	r0, [pc, #380]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004978:	40d8      	lsrs	r0, r3
 800497a:	e79c      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (saiclocksource)
 800497c:	b17b      	cbz	r3, 800499e <HAL_RCCEx_GetPeriphCLKFreq+0x16a>
 800497e:	2b40      	cmp	r3, #64	@ 0x40
 8004980:	d109      	bne.n	8004996 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004982:	4b5a      	ldr	r3, [pc, #360]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004984:	6818      	ldr	r0, [r3, #0]
 8004986:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800498a:	d094      	beq.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800498c:	a804      	add	r0, sp, #16
 800498e:	f7ff fc51 	bl	8004234 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004992:	9804      	ldr	r0, [sp, #16]
 8004994:	e78f      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        frequency = 0;
 8004996:	2000      	movs	r0, #0
 8004998:	e78d      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 800499a:	2000      	movs	r0, #0
 800499c:	e78b      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800499e:	4b53      	ldr	r3, [pc, #332]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80049a0:	6818      	ldr	r0, [r3, #0]
 80049a2:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 80049a6:	d086      	beq.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80049a8:	a807      	add	r0, sp, #28
 80049aa:	f7ff fe43 	bl	8004634 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80049ae:	9808      	ldr	r0, [sp, #32]
 80049b0:	e781      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80049b2:	4b4e      	ldr	r3, [pc, #312]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80049b4:	6818      	ldr	r0, [r3, #0]
 80049b6:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 80049ba:	f43f af7c 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80049be:	a801      	add	r0, sp, #4
 80049c0:	f7ff fd38 	bl	8004434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80049c4:	9801      	ldr	r0, [sp, #4]
 80049c6:	e776      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80049c8:	4a48      	ldr	r2, [pc, #288]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80049ca:	6812      	ldr	r2, [r2, #0]
 80049cc:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80049d0:	d003      	beq.n	80049da <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 80049d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049d6:	f000 8269 	beq.w	8004eac <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80049da:	4a44      	ldr	r2, [pc, #272]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80049dc:	6812      	ldr	r2, [r2, #0]
 80049de:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80049e2:	f000 8265 	beq.w	8004eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 80049e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80049ea:	f000 8263 	beq.w	8004eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
          frequency = 0;
 80049ee:	2000      	movs	r0, #0
 80049f0:	e761      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80049f2:	4b3e      	ldr	r3, [pc, #248]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80049f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049f6:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
    switch (saiclocksource)
 80049fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80049fe:	d035      	beq.n	8004a6c <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 8004a00:	d916      	bls.n	8004a30 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 8004a02:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004a06:	f000 8257 	beq.w	8004eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8004a0a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004a0e:	d120      	bne.n	8004a52 <HAL_RCCEx_GetPeriphCLKFreq+0x21e>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004a10:	4a36      	ldr	r2, [pc, #216]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004a12:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8004a14:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004a18:	6812      	ldr	r2, [r2, #0]
 8004a1a:	f012 0f04 	tst.w	r2, #4
 8004a1e:	d030      	beq.n	8004a82 <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
 8004a20:	bb7b      	cbnz	r3, 8004a82 <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a22:	4b32      	ldr	r3, [pc, #200]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004a2a:	4832      	ldr	r0, [pc, #200]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004a2c:	40d8      	lsrs	r0, r3
 8004a2e:	e742      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (saiclocksource)
 8004a30:	b18b      	cbz	r3, 8004a56 <HAL_RCCEx_GetPeriphCLKFreq+0x222>
 8004a32:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a36:	d10a      	bne.n	8004a4e <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004a38:	4b2c      	ldr	r3, [pc, #176]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004a3a:	6818      	ldr	r0, [r3, #0]
 8004a3c:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004a40:	f43f af39 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a44:	a804      	add	r0, sp, #16
 8004a46:	f7ff fbf5 	bl	8004234 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004a4a:	9804      	ldr	r0, [sp, #16]
 8004a4c:	e733      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        frequency = 0;
 8004a4e:	2000      	movs	r0, #0
 8004a50:	e731      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8004a52:	2000      	movs	r0, #0
 8004a54:	e72f      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004a56:	4b25      	ldr	r3, [pc, #148]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004a58:	6818      	ldr	r0, [r3, #0]
 8004a5a:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8004a5e:	f43f af2a 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004a62:	a807      	add	r0, sp, #28
 8004a64:	f7ff fde6 	bl	8004634 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004a68:	9808      	ldr	r0, [sp, #32]
 8004a6a:	e724      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004a6c:	4b1f      	ldr	r3, [pc, #124]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004a6e:	6818      	ldr	r0, [r3, #0]
 8004a70:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8004a74:	f43f af1f 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004a78:	a801      	add	r0, sp, #4
 8004a7a:	f7ff fcdb 	bl	8004434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004a7e:	9801      	ldr	r0, [sp, #4]
 8004a80:	e719      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004a82:	4a1a      	ldr	r2, [pc, #104]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004a84:	6812      	ldr	r2, [r2, #0]
 8004a86:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8004a8a:	d003      	beq.n	8004a94 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 8004a8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a90:	f000 8214 	beq.w	8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0x688>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004a94:	4a15      	ldr	r2, [pc, #84]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004a96:	6812      	ldr	r2, [r2, #0]
 8004a98:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8004a9c:	f000 8210 	beq.w	8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8004aa0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004aa4:	f000 820e 	beq.w	8004ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
          frequency = 0;
 8004aa8:	2000      	movs	r0, #0
 8004aaa:	e704      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8004aac:	4b0f      	ldr	r3, [pc, #60]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004aae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ab0:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
    switch (saiclocksource)
 8004ab4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ab8:	d03c      	beq.n	8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
 8004aba:	d91d      	bls.n	8004af8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8004abc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004ac0:	f000 8202 	beq.w	8004ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x694>
 8004ac4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ac8:	d127      	bne.n	8004b1a <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004aca:	4a08      	ldr	r2, [pc, #32]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004acc:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8004ace:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004ad2:	6812      	ldr	r2, [r2, #0]
 8004ad4:	f012 0f04 	tst.w	r2, #4
 8004ad8:	d037      	beq.n	8004b4a <HAL_RCCEx_GetPeriphCLKFreq+0x316>
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d135      	bne.n	8004b4a <HAL_RCCEx_GetPeriphCLKFreq+0x316>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004ade:	4b03      	ldr	r3, [pc, #12]	@ (8004aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004ae6:	4803      	ldr	r0, [pc, #12]	@ (8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004ae8:	40d8      	lsrs	r0, r3
 8004aea:	e6e4      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8004aec:	58024400 	.word	0x58024400
 8004af0:	00bb8000 	.word	0x00bb8000
 8004af4:	03d09000 	.word	0x03d09000
    switch (saiclocksource)
 8004af8:	b18b      	cbz	r3, 8004b1e <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
 8004afa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004afe:	d10a      	bne.n	8004b16 <HAL_RCCEx_GetPeriphCLKFreq+0x2e2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004b00:	4b9a      	ldr	r3, [pc, #616]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004b02:	6818      	ldr	r0, [r3, #0]
 8004b04:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004b08:	f43f aed5 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004b0c:	a804      	add	r0, sp, #16
 8004b0e:	f7ff fb91 	bl	8004234 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004b12:	9804      	ldr	r0, [sp, #16]
 8004b14:	e6cf      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        frequency = 0;
 8004b16:	2000      	movs	r0, #0
 8004b18:	e6cd      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8004b1a:	2000      	movs	r0, #0
 8004b1c:	e6cb      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004b1e:	4b93      	ldr	r3, [pc, #588]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004b20:	6818      	ldr	r0, [r3, #0]
 8004b22:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8004b26:	f43f aec6 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004b2a:	a807      	add	r0, sp, #28
 8004b2c:	f7ff fd82 	bl	8004634 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004b30:	9808      	ldr	r0, [sp, #32]
 8004b32:	e6c0      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004b34:	4b8d      	ldr	r3, [pc, #564]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004b36:	6818      	ldr	r0, [r3, #0]
 8004b38:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8004b3c:	f43f aebb 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004b40:	a801      	add	r0, sp, #4
 8004b42:	f7ff fc77 	bl	8004434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004b46:	9801      	ldr	r0, [sp, #4]
 8004b48:	e6b5      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004b4a:	4a88      	ldr	r2, [pc, #544]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004b4c:	6812      	ldr	r2, [r2, #0]
 8004b4e:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8004b52:	d003      	beq.n	8004b5c <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 8004b54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b58:	f000 81b8 	beq.w	8004ecc <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004b5c:	4a83      	ldr	r2, [pc, #524]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004b5e:	6812      	ldr	r2, [r2, #0]
 8004b60:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8004b64:	f000 81b4 	beq.w	8004ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
 8004b68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b6c:	f000 81b2 	beq.w	8004ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = 0;
 8004b70:	2000      	movs	r0, #0
 8004b72:	e6a0      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8004b74:	4b7d      	ldr	r3, [pc, #500]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004b76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b78:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
    switch (srcclk)
 8004b7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b80:	d035      	beq.n	8004bee <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 8004b82:	d916      	bls.n	8004bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8004b84:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004b88:	f000 81a6 	beq.w	8004ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x6a4>
 8004b8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b90:	d120      	bne.n	8004bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004b92:	4a76      	ldr	r2, [pc, #472]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004b94:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8004b96:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004b9a:	6812      	ldr	r2, [r2, #0]
 8004b9c:	f012 0f04 	tst.w	r2, #4
 8004ba0:	d030      	beq.n	8004c04 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
 8004ba2:	bb7b      	cbnz	r3, 8004c04 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004ba4:	4b71      	ldr	r3, [pc, #452]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004bac:	4870      	ldr	r0, [pc, #448]	@ (8004d70 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8004bae:	40d8      	lsrs	r0, r3
 8004bb0:	e681      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004bb2:	b18b      	cbz	r3, 8004bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x3a4>
 8004bb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bb8:	d10a      	bne.n	8004bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004bba:	4b6c      	ldr	r3, [pc, #432]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004bbc:	6818      	ldr	r0, [r3, #0]
 8004bbe:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004bc2:	f43f ae78 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004bc6:	a804      	add	r0, sp, #16
 8004bc8:	f7ff fb34 	bl	8004234 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004bcc:	9804      	ldr	r0, [sp, #16]
 8004bce:	e672      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        frequency = 0;
 8004bd0:	2000      	movs	r0, #0
 8004bd2:	e670      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8004bd4:	2000      	movs	r0, #0
 8004bd6:	e66e      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004bd8:	4b64      	ldr	r3, [pc, #400]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004bda:	6818      	ldr	r0, [r3, #0]
 8004bdc:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8004be0:	f43f ae69 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004be4:	a807      	add	r0, sp, #28
 8004be6:	f7ff fd25 	bl	8004634 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004bea:	9808      	ldr	r0, [sp, #32]
 8004bec:	e663      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004bee:	4b5f      	ldr	r3, [pc, #380]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004bf0:	6818      	ldr	r0, [r3, #0]
 8004bf2:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8004bf6:	f43f ae5e 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004bfa:	a801      	add	r0, sp, #4
 8004bfc:	f7ff fc1a 	bl	8004434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004c00:	9801      	ldr	r0, [sp, #4]
 8004c02:	e658      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004c04:	4a59      	ldr	r2, [pc, #356]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004c06:	6812      	ldr	r2, [r2, #0]
 8004c08:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8004c0c:	d003      	beq.n	8004c16 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8004c0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c12:	f000 8163 	beq.w	8004edc <HAL_RCCEx_GetPeriphCLKFreq+0x6a8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004c16:	4a55      	ldr	r2, [pc, #340]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004c18:	6812      	ldr	r2, [r2, #0]
 8004c1a:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8004c1e:	f000 815f 	beq.w	8004ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 8004c22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c26:	f000 815d 	beq.w	8004ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          frequency = 0;
 8004c2a:	2000      	movs	r0, #0
 8004c2c:	e643      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8004c2e:	4b4f      	ldr	r3, [pc, #316]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004c30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c32:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
    switch (srcclk)
 8004c36:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004c3a:	d032      	beq.n	8004ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
 8004c3c:	d80b      	bhi.n	8004c56 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8004c3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c42:	d018      	beq.n	8004c76 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8004c44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c48:	d020      	beq.n	8004c8c <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 8004c4a:	b913      	cbnz	r3, 8004c52 <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004c4c:	f7fe fc58 	bl	8003500 <HAL_RCC_GetPCLK1Freq>
        break;
 8004c50:	e631      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004c52:	2000      	movs	r0, #0
 8004c54:	e62f      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8004c56:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004c5a:	d02e      	beq.n	8004cba <HAL_RCCEx_GetPeriphCLKFreq+0x486>
 8004c5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c60:	d107      	bne.n	8004c72 <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004c62:	4b42      	ldr	r3, [pc, #264]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004c64:	6818      	ldr	r0, [r3, #0]
 8004c66:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8004c6a:	f43f ae24 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004c6e:	4841      	ldr	r0, [pc, #260]	@ (8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8004c70:	e621      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004c72:	2000      	movs	r0, #0
 8004c74:	e61f      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004c76:	4b3d      	ldr	r3, [pc, #244]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004c78:	6818      	ldr	r0, [r3, #0]
 8004c7a:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004c7e:	f43f ae1a 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004c82:	a804      	add	r0, sp, #16
 8004c84:	f7ff fad6 	bl	8004234 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004c88:	9805      	ldr	r0, [sp, #20]
 8004c8a:	e614      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004c8c:	4b37      	ldr	r3, [pc, #220]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004c8e:	6818      	ldr	r0, [r3, #0]
 8004c90:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8004c94:	f43f ae0f 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004c98:	a801      	add	r0, sp, #4
 8004c9a:	f7ff fbcb 	bl	8004434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004c9e:	9802      	ldr	r0, [sp, #8]
 8004ca0:	e609      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004ca2:	4b32      	ldr	r3, [pc, #200]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004ca4:	6818      	ldr	r0, [r3, #0]
 8004ca6:	f010 0004 	ands.w	r0, r0, #4
 8004caa:	f43f ae04 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004cb4:	482e      	ldr	r0, [pc, #184]	@ (8004d70 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8004cb6:	40d8      	lsrs	r0, r3
 8004cb8:	e5fd      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8004cba:	4b2c      	ldr	r3, [pc, #176]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004cbc:	6818      	ldr	r0, [r3, #0]
 8004cbe:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 8004cc2:	f43f adf8 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004cc6:	482c      	ldr	r0, [pc, #176]	@ (8004d78 <HAL_RCCEx_GetPeriphCLKFreq+0x544>)
 8004cc8:	e5f5      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004cca:	4b28      	ldr	r3, [pc, #160]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
    switch (srcclk)
 8004cd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cd6:	d010      	beq.n	8004cfa <HAL_RCCEx_GetPeriphCLKFreq+0x4c6>
 8004cd8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004cdc:	d018      	beq.n	8004d10 <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	f040 8102 	bne.w	8004ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004ce4:	4b21      	ldr	r3, [pc, #132]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004ce6:	6818      	ldr	r0, [r3, #0]
 8004ce8:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004cec:	f43f ade3 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004cf0:	a804      	add	r0, sp, #16
 8004cf2:	f7ff fa9f 	bl	8004234 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004cf6:	9804      	ldr	r0, [sp, #16]
 8004cf8:	e5dd      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004cfa:	4b1c      	ldr	r3, [pc, #112]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004cfc:	6818      	ldr	r0, [r3, #0]
 8004cfe:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8004d02:	f43f add8 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004d06:	a801      	add	r0, sp, #4
 8004d08:	f7ff fb94 	bl	8004434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8004d0c:	9803      	ldr	r0, [sp, #12]
 8004d0e:	e5d2      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004d10:	4a16      	ldr	r2, [pc, #88]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004d12:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8004d14:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004d18:	6812      	ldr	r2, [r2, #0]
 8004d1a:	f012 0f04 	tst.w	r2, #4
 8004d1e:	d007      	beq.n	8004d30 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
 8004d20:	b933      	cbnz	r3, 8004d30 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d22:	4b12      	ldr	r3, [pc, #72]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004d2a:	4811      	ldr	r0, [pc, #68]	@ (8004d70 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8004d2c:	40d8      	lsrs	r0, r3
 8004d2e:	e5c2      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004d30:	4a0e      	ldr	r2, [pc, #56]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004d32:	6812      	ldr	r2, [r2, #0]
 8004d34:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8004d38:	d003      	beq.n	8004d42 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
 8004d3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d3e:	f000 80d5 	beq.w	8004eec <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004d42:	4a0a      	ldr	r2, [pc, #40]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004d44:	6812      	ldr	r2, [r2, #0]
 8004d46:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8004d4a:	f000 80d1 	beq.w	8004ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
 8004d4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d52:	f000 80cf 	beq.w	8004ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x6c0>
          frequency = 0;
 8004d56:	2000      	movs	r0, #0
 8004d58:	e5ad      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8004d5a:	4b04      	ldr	r3, [pc, #16]	@ (8004d6c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004d5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    switch (srcclk)
 8004d5e:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 8004d62:	d00b      	beq.n	8004d7c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 8004d64:	b9ab      	cbnz	r3, 8004d92 <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
 8004d66:	2000      	movs	r0, #0
 8004d68:	e5a5      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8004d6a:	bf00      	nop
 8004d6c:	58024400 	.word	0x58024400
 8004d70:	03d09000 	.word	0x03d09000
 8004d74:	017d7840 	.word	0x017d7840
 8004d78:	003d0900 	.word	0x003d0900
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004d7c:	4b5f      	ldr	r3, [pc, #380]	@ (8004efc <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004d7e:	6818      	ldr	r0, [r3, #0]
 8004d80:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8004d84:	f43f ad97 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004d88:	a807      	add	r0, sp, #28
 8004d8a:	f7ff fc53 	bl	8004634 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004d8e:	9808      	ldr	r0, [sp, #32]
 8004d90:	e591      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004d92:	4b5a      	ldr	r3, [pc, #360]	@ (8004efc <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004d94:	6818      	ldr	r0, [r3, #0]
 8004d96:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004d9a:	f43f ad8c 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d9e:	a804      	add	r0, sp, #16
 8004da0:	f7ff fa48 	bl	8004234 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004da4:	9806      	ldr	r0, [sp, #24]
 8004da6:	e586      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8004da8:	4b54      	ldr	r3, [pc, #336]	@ (8004efc <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dac:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
    switch (srcclk)
 8004db0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004db4:	d032      	beq.n	8004e1c <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 8004db6:	d80b      	bhi.n	8004dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 8004db8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004dbc:	d018      	beq.n	8004df0 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
 8004dbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004dc2:	d020      	beq.n	8004e06 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8004dc4:	b913      	cbnz	r3, 8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x598>
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8004dc6:	f7ff fa23 	bl	8004210 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 8004dca:	e574      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004dcc:	2000      	movs	r0, #0
 8004dce:	e572      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8004dd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dd4:	d02e      	beq.n	8004e34 <HAL_RCCEx_GetPeriphCLKFreq+0x600>
 8004dd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004dda:	d107      	bne.n	8004dec <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004ddc:	4b47      	ldr	r3, [pc, #284]	@ (8004efc <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004dde:	6818      	ldr	r0, [r3, #0]
 8004de0:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8004de4:	f43f ad67 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004de8:	4845      	ldr	r0, [pc, #276]	@ (8004f00 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004dea:	e564      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004dec:	2000      	movs	r0, #0
 8004dee:	e562      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004df0:	4b42      	ldr	r3, [pc, #264]	@ (8004efc <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004df2:	6818      	ldr	r0, [r3, #0]
 8004df4:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004df8:	f43f ad5d 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004dfc:	a804      	add	r0, sp, #16
 8004dfe:	f7ff fa19 	bl	8004234 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004e02:	9805      	ldr	r0, [sp, #20]
 8004e04:	e557      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004e06:	4b3d      	ldr	r3, [pc, #244]	@ (8004efc <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004e08:	6818      	ldr	r0, [r3, #0]
 8004e0a:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8004e0e:	f43f ad52 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004e12:	a801      	add	r0, sp, #4
 8004e14:	f7ff fb0e 	bl	8004434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004e18:	9802      	ldr	r0, [sp, #8]
 8004e1a:	e54c      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004e1c:	4b37      	ldr	r3, [pc, #220]	@ (8004efc <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004e1e:	6818      	ldr	r0, [r3, #0]
 8004e20:	f010 0004 	ands.w	r0, r0, #4
 8004e24:	f43f ad47 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004e2e:	4835      	ldr	r0, [pc, #212]	@ (8004f04 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>)
 8004e30:	40d8      	lsrs	r0, r3
 8004e32:	e540      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8004e34:	4b31      	ldr	r3, [pc, #196]	@ (8004efc <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004e36:	6818      	ldr	r0, [r3, #0]
 8004e38:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 8004e3c:	f43f ad3b 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004e40:	4831      	ldr	r0, [pc, #196]	@ (8004f08 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004e42:	e538      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8004e44:	4b2d      	ldr	r3, [pc, #180]	@ (8004efc <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004e46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e48:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
    switch (srcclk)
 8004e4c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e50:	d00c      	beq.n	8004e6c <HAL_RCCEx_GetPeriphCLKFreq+0x638>
 8004e52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e56:	d014      	beq.n	8004e82 <HAL_RCCEx_GetPeriphCLKFreq+0x64e>
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d14d      	bne.n	8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004e5c:	4b27      	ldr	r3, [pc, #156]	@ (8004efc <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004e5e:	6818      	ldr	r0, [r3, #0]
 8004e60:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8004e64:	f43f ad27 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004e68:	4825      	ldr	r0, [pc, #148]	@ (8004f00 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004e6a:	e524      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004e6c:	4b23      	ldr	r3, [pc, #140]	@ (8004efc <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004e6e:	6818      	ldr	r0, [r3, #0]
 8004e70:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8004e74:	f43f ad1f 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004e78:	a807      	add	r0, sp, #28
 8004e7a:	f7ff fbdb 	bl	8004634 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004e7e:	9808      	ldr	r0, [sp, #32]
 8004e80:	e519      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004e82:	4b1e      	ldr	r3, [pc, #120]	@ (8004efc <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004e84:	6818      	ldr	r0, [r3, #0]
 8004e86:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004e8a:	f43f ad14 	beq.w	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004e8e:	a804      	add	r0, sp, #16
 8004e90:	f7ff f9d0 	bl	8004234 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004e94:	9805      	ldr	r0, [sp, #20]
 8004e96:	e50e      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        frequency = 0;
 8004e98:	2000      	movs	r0, #0
 8004e9a:	e50c      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004e9c:	481a      	ldr	r0, [pc, #104]	@ (8004f08 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004e9e:	e50a      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8004ea0:	2000      	movs	r0, #0
 8004ea2:	e508      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004ea4:	4816      	ldr	r0, [pc, #88]	@ (8004f00 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004ea6:	e506      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (saiclocksource)
 8004ea8:	4818      	ldr	r0, [pc, #96]	@ (8004f0c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>)
 8004eaa:	e504      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004eac:	4816      	ldr	r0, [pc, #88]	@ (8004f08 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004eae:	e502      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8004eb0:	2000      	movs	r0, #0
 8004eb2:	e500      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004eb4:	4812      	ldr	r0, [pc, #72]	@ (8004f00 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004eb6:	e4fe      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (saiclocksource)
 8004eb8:	4814      	ldr	r0, [pc, #80]	@ (8004f0c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>)
 8004eba:	e4fc      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004ebc:	4812      	ldr	r0, [pc, #72]	@ (8004f08 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004ebe:	e4fa      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8004ec0:	2000      	movs	r0, #0
 8004ec2:	e4f8      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004ec4:	480e      	ldr	r0, [pc, #56]	@ (8004f00 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004ec6:	e4f6      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (saiclocksource)
 8004ec8:	4810      	ldr	r0, [pc, #64]	@ (8004f0c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>)
 8004eca:	e4f4      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004ecc:	480e      	ldr	r0, [pc, #56]	@ (8004f08 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004ece:	e4f2      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8004ed0:	2000      	movs	r0, #0
 8004ed2:	e4f0      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004ed4:	480a      	ldr	r0, [pc, #40]	@ (8004f00 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004ed6:	e4ee      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004ed8:	480c      	ldr	r0, [pc, #48]	@ (8004f0c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>)
 8004eda:	e4ec      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004edc:	480a      	ldr	r0, [pc, #40]	@ (8004f08 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004ede:	e4ea      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8004ee0:	2000      	movs	r0, #0
 8004ee2:	e4e8      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004ee4:	4806      	ldr	r0, [pc, #24]	@ (8004f00 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004ee6:	e4e6      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004ee8:	2000      	movs	r0, #0
 8004eea:	e4e4      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004eec:	4806      	ldr	r0, [pc, #24]	@ (8004f08 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004eee:	e4e2      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8004ef0:	2000      	movs	r0, #0
 8004ef2:	e4e0      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004ef4:	4802      	ldr	r0, [pc, #8]	@ (8004f00 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004ef6:	e4de      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004ef8:	2000      	movs	r0, #0
  return frequency;
 8004efa:	e4dc      	b.n	80048b6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8004efc:	58024400 	.word	0x58024400
 8004f00:	017d7840 	.word	0x017d7840
 8004f04:	03d09000 	.word	0x03d09000
 8004f08:	003d0900 	.word	0x003d0900
 8004f0c:	00bb8000 	.word	0x00bb8000

08004f10 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004f10:	b570      	push	{r4, r5, r6, lr}
 8004f12:	b082      	sub	sp, #8
 8004f14:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8004f16:	2300      	movs	r3, #0
 8004f18:	9301      	str	r3, [sp, #4]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004f1a:	6800      	ldr	r0, [r0, #0]
 8004f1c:	f001 fdae 	bl	8006a7c <SDMMC_CmdGoIdleState>
  if (errorstate != HAL_SD_ERROR_NONE)
 8004f20:	4605      	mov	r5, r0
 8004f22:	b110      	cbz	r0, 8004f2a <SD_PowerON+0x1a>
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
}
 8004f24:	4628      	mov	r0, r5
 8004f26:	b002      	add	sp, #8
 8004f28:	bd70      	pop	{r4, r5, r6, pc}
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004f2a:	6820      	ldr	r0, [r4, #0]
 8004f2c:	f002 f852 	bl	8006fd4 <SDMMC_CmdOperCond>
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 8004f30:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 8004f34:	d007      	beq.n	8004f46 <SD_PowerON+0x36>
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004f36:	2301      	movs	r3, #1
 8004f38:	63e3      	str	r3, [r4, #60]	@ 0x3c
  if (hsd->SdCard.CardVersion == CARD_V2_X)
 8004f3a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d00b      	beq.n	8004f58 <SD_PowerON+0x48>
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004f40:	462e      	mov	r6, r5
 8004f42:	4628      	mov	r0, r5
 8004f44:	e014      	b.n	8004f70 <SD_PowerON+0x60>
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004f46:	2300      	movs	r3, #0
 8004f48:	63e3      	str	r3, [r4, #60]	@ 0x3c
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004f4a:	6820      	ldr	r0, [r4, #0]
 8004f4c:	f001 fd96 	bl	8006a7c <SDMMC_CmdGoIdleState>
    if (errorstate != HAL_SD_ERROR_NONE)
 8004f50:	2800      	cmp	r0, #0
 8004f52:	d0f2      	beq.n	8004f3a <SD_PowerON+0x2a>
      return errorstate;
 8004f54:	4605      	mov	r5, r0
 8004f56:	e7e5      	b.n	8004f24 <SD_PowerON+0x14>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004f58:	2100      	movs	r1, #0
 8004f5a:	6820      	ldr	r0, [r4, #0]
 8004f5c:	f001 fe84 	bl	8006c68 <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 8004f60:	2800      	cmp	r0, #0
 8004f62:	d0ed      	beq.n	8004f40 <SD_PowerON+0x30>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004f64:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8004f68:	e7dc      	b.n	8004f24 <SD_PowerON+0x14>
    count++;
 8004f6a:	9b01      	ldr	r3, [sp, #4]
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	9301      	str	r3, [sp, #4]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004f70:	9a01      	ldr	r2, [sp, #4]
 8004f72:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d813      	bhi.n	8004fa2 <SD_PowerON+0x92>
 8004f7a:	b996      	cbnz	r6, 8004fa2 <SD_PowerON+0x92>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004f7c:	2100      	movs	r1, #0
 8004f7e:	6820      	ldr	r0, [r4, #0]
 8004f80:	f001 fe72 	bl	8006c68 <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 8004f84:	b9d0      	cbnz	r0, 8004fbc <SD_PowerON+0xac>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 8004f86:	4912      	ldr	r1, [pc, #72]	@ (8004fd0 <SD_PowerON+0xc0>)
 8004f88:	6820      	ldr	r0, [r4, #0]
 8004f8a:	f001 ff6f 	bl	8006e6c <SDMMC_CmdAppOperCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 8004f8e:	4606      	mov	r6, r0
 8004f90:	b9b0      	cbnz	r0, 8004fc0 <SD_PowerON+0xb0>
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004f92:	2100      	movs	r1, #0
 8004f94:	6820      	ldr	r0, [r4, #0]
 8004f96:	f001 fd5c 	bl	8006a52 <SDMMC_GetResponse>
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004f9a:	0fc3      	lsrs	r3, r0, #31
 8004f9c:	d0e5      	beq.n	8004f6a <SD_PowerON+0x5a>
 8004f9e:	461e      	mov	r6, r3
 8004fa0:	e7e3      	b.n	8004f6a <SD_PowerON+0x5a>
  if (count >= SDMMC_MAX_VOLT_TRIAL)
 8004fa2:	9a01      	ldr	r2, [sp, #4]
 8004fa4:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8004fa8:	429a      	cmp	r2, r3
 8004faa:	d80c      	bhi.n	8004fc6 <SD_PowerON+0xb6>
  hsd->SdCard.CardType = CARD_SDSC;
 8004fac:	2300      	movs	r3, #0
 8004fae:	63a3      	str	r3, [r4, #56]	@ 0x38
  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 8004fb0:	f010 4380 	ands.w	r3, r0, #1073741824	@ 0x40000000
 8004fb4:	d00a      	beq.n	8004fcc <SD_PowerON+0xbc>
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004fba:	e7b3      	b.n	8004f24 <SD_PowerON+0x14>
      return errorstate;
 8004fbc:	4605      	mov	r5, r0
 8004fbe:	e7b1      	b.n	8004f24 <SD_PowerON+0x14>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004fc0:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8004fc4:	e7ae      	b.n	8004f24 <SD_PowerON+0x14>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004fc6:	f04f 7580 	mov.w	r5, #16777216	@ 0x1000000
 8004fca:	e7ab      	b.n	8004f24 <SD_PowerON+0x14>
  return HAL_SD_ERROR_NONE;
 8004fcc:	461d      	mov	r5, r3
 8004fce:	e7a9      	b.n	8004f24 <SD_PowerON+0x14>
 8004fd0:	c1100000 	.word	0xc1100000

08004fd4 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8004fd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fd6:	b087      	sub	sp, #28
 8004fd8:	4605      	mov	r5, r0
 8004fda:	460e      	mov	r6, r1
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8004fdc:	f7fb fe36 	bl	8000c4c <HAL_GetTick>
 8004fe0:	4607      	mov	r7, r0
  uint32_t count;
  uint32_t *pData = pSDstatus;

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004fe2:	2100      	movs	r1, #0
 8004fe4:	6828      	ldr	r0, [r5, #0]
 8004fe6:	f001 fd34 	bl	8006a52 <SDMMC_GetResponse>
 8004fea:	f010 7f00 	tst.w	r0, #33554432	@ 0x2000000
 8004fee:	d164      	bne.n	80050ba <SD_SendSDStatus+0xe6>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8004ff0:	2140      	movs	r1, #64	@ 0x40
 8004ff2:	6828      	ldr	r0, [r5, #0]
 8004ff4:	f001 fe06 	bl	8006c04 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	b110      	cbz	r0, 8005002 <SD_SendSDStatus+0x2e>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8004ffc:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8004ffe:	636a      	str	r2, [r5, #52]	@ 0x34
    return errorstate;
 8005000:	e05d      	b.n	80050be <SD_SendSDStatus+0xea>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005002:	6c69      	ldr	r1, [r5, #68]	@ 0x44
 8005004:	0409      	lsls	r1, r1, #16
 8005006:	6828      	ldr	r0, [r5, #0]
 8005008:	f001 fe2e 	bl	8006c68 <SDMMC_CmdAppCommand>
  if (errorstate != HAL_SD_ERROR_NONE)
 800500c:	4603      	mov	r3, r0
 800500e:	b110      	cbz	r0, 8005016 <SD_SendSDStatus+0x42>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8005010:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8005012:	636a      	str	r2, [r5, #52]	@ 0x34
    return errorstate;
 8005014:	e053      	b.n	80050be <SD_SendSDStatus+0xea>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005016:	f04f 33ff 	mov.w	r3, #4294967295
 800501a:	9300      	str	r3, [sp, #0]
  config.DataLength    = 64U;
 800501c:	2340      	movs	r3, #64	@ 0x40
 800501e:	9301      	str	r3, [sp, #4]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8005020:	2360      	movs	r3, #96	@ 0x60
 8005022:	9302      	str	r3, [sp, #8]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8005024:	2302      	movs	r3, #2
 8005026:	9303      	str	r3, [sp, #12]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8005028:	2300      	movs	r3, #0
 800502a:	9304      	str	r3, [sp, #16]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800502c:	2301      	movs	r3, #1
 800502e:	9305      	str	r3, [sp, #20]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8005030:	4669      	mov	r1, sp
 8005032:	6828      	ldr	r0, [r5, #0]
 8005034:	f001 fd10 	bl	8006a58 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8005038:	6828      	ldr	r0, [r5, #0]
 800503a:	f001 fe79 	bl	8006d30 <SDMMC_CmdStatusRegister>
  if (errorstate != HAL_SD_ERROR_NONE)
 800503e:	4603      	mov	r3, r0
 8005040:	b180      	cbz	r0, 8005064 <SD_SendSDStatus+0x90>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8005042:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8005044:	636a      	str	r2, [r5, #52]	@ 0x34
    return errorstate;
 8005046:	e03a      	b.n	80050be <SD_SendSDStatus+0xea>
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
    {
      for (count = 0U; count < 8U; count++)
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8005048:	6828      	ldr	r0, [r5, #0]
 800504a:	f001 fcdf 	bl	8006a0c <SDMMC_ReadFIFO>
 800504e:	f846 0b04 	str.w	r0, [r6], #4
      for (count = 0U; count < 8U; count++)
 8005052:	3401      	adds	r4, #1
 8005054:	2c07      	cmp	r4, #7
 8005056:	d9f7      	bls.n	8005048 <SD_SendSDStatus+0x74>
        pData++;
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8005058:	f7fb fdf8 	bl	8000c4c <HAL_GetTick>
 800505c:	1bc0      	subs	r0, r0, r7
 800505e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005062:	d02f      	beq.n	80050c4 <SD_SendSDStatus+0xf0>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8005064:	682b      	ldr	r3, [r5, #0]
 8005066:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 8005068:	f414 7495 	ands.w	r4, r4, #298	@ 0x12a
 800506c:	d104      	bne.n	8005078 <SD_SendSDStatus+0xa4>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800506e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005070:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8005074:	d0f0      	beq.n	8005058 <SD_SendSDStatus+0x84>
 8005076:	e7ed      	b.n	8005054 <SD_SendSDStatus+0x80>
    {
      return HAL_SD_ERROR_TIMEOUT;
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8005078:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800507a:	f012 0f08 	tst.w	r2, #8
 800507e:	d124      	bne.n	80050ca <SD_SendSDStatus+0xf6>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8005080:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005082:	f012 0f02 	tst.w	r2, #2
 8005086:	d122      	bne.n	80050ce <SD_SendSDStatus+0xfa>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8005088:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800508a:	f013 0f20 	tst.w	r3, #32
 800508e:	d120      	bne.n	80050d2 <SD_SendSDStatus+0xfe>
  else
  {
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8005090:	6828      	ldr	r0, [r5, #0]
 8005092:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8005094:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
 8005098:	d00c      	beq.n	80050b4 <SD_SendSDStatus+0xe0>
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800509a:	f001 fcb7 	bl	8006a0c <SDMMC_ReadFIFO>
 800509e:	f846 0b04 	str.w	r0, [r6], #4
    pData++;

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80050a2:	f7fb fdd3 	bl	8000c4c <HAL_GetTick>
 80050a6:	1bc0      	subs	r0, r0, r7
 80050a8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80050ac:	d1f0      	bne.n	8005090 <SD_SendSDStatus+0xbc>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80050ae:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80050b2:	e004      	b.n	80050be <SD_SendSDStatus+0xea>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80050b4:	4a08      	ldr	r2, [pc, #32]	@ (80050d8 <SD_SendSDStatus+0x104>)
 80050b6:	6382      	str	r2, [r0, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 80050b8:	e001      	b.n	80050be <SD_SendSDStatus+0xea>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80050ba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
}
 80050be:	4618      	mov	r0, r3
 80050c0:	b007      	add	sp, #28
 80050c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_SD_ERROR_TIMEOUT;
 80050c4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80050c8:	e7f9      	b.n	80050be <SD_SendSDStatus+0xea>
    return HAL_SD_ERROR_DATA_TIMEOUT;
 80050ca:	2308      	movs	r3, #8
 80050cc:	e7f7      	b.n	80050be <SD_SendSDStatus+0xea>
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80050ce:	2302      	movs	r3, #2
 80050d0:	e7f5      	b.n	80050be <SD_SendSDStatus+0xea>
    return HAL_SD_ERROR_RX_OVERRUN;
 80050d2:	2320      	movs	r3, #32
 80050d4:	e7f3      	b.n	80050be <SD_SendSDStatus+0xea>
 80050d6:	bf00      	nop
 80050d8:	18000f3a 	.word	0x18000f3a

080050dc <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80050dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050de:	b089      	sub	sp, #36	@ 0x24
 80050e0:	4604      	mov	r4, r0
 80050e2:	460f      	mov	r7, r1
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80050e4:	f7fb fdb2 	bl	8000c4c <HAL_GetTick>
 80050e8:	4605      	mov	r5, r0
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0UL, 0UL};
 80050ea:	2300      	movs	r3, #0
 80050ec:	9300      	str	r3, [sp, #0]
 80050ee:	9301      	str	r3, [sp, #4]
  uint32_t *scr = pSCR;

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80050f0:	2108      	movs	r1, #8
 80050f2:	6820      	ldr	r0, [r4, #0]
 80050f4:	f001 fd86 	bl	8006c04 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 80050f8:	4606      	mov	r6, r0
 80050fa:	b110      	cbz	r0, 8005102 <SD_FindSCR+0x26>
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));

  }

  return HAL_SD_ERROR_NONE;
}
 80050fc:	4630      	mov	r0, r6
 80050fe:	b009      	add	sp, #36	@ 0x24
 8005100:	bdf0      	pop	{r4, r5, r6, r7, pc}
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8005102:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005104:	0409      	lsls	r1, r1, #16
 8005106:	6820      	ldr	r0, [r4, #0]
 8005108:	f001 fdae 	bl	8006c68 <SDMMC_CmdAppCommand>
  if (errorstate != HAL_SD_ERROR_NONE)
 800510c:	4606      	mov	r6, r0
 800510e:	2800      	cmp	r0, #0
 8005110:	d1f4      	bne.n	80050fc <SD_FindSCR+0x20>
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005112:	f04f 33ff 	mov.w	r3, #4294967295
 8005116:	9302      	str	r3, [sp, #8]
  config.DataLength    = 8U;
 8005118:	2308      	movs	r3, #8
 800511a:	9303      	str	r3, [sp, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800511c:	2330      	movs	r3, #48	@ 0x30
 800511e:	9304      	str	r3, [sp, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8005120:	2302      	movs	r3, #2
 8005122:	9305      	str	r3, [sp, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8005124:	2300      	movs	r3, #0
 8005126:	9306      	str	r3, [sp, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8005128:	2301      	movs	r3, #1
 800512a:	9307      	str	r3, [sp, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800512c:	a902      	add	r1, sp, #8
 800512e:	6820      	ldr	r0, [r4, #0]
 8005130:	f001 fc92 	bl	8006a58 <SDMMC_ConfigData>
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8005134:	6820      	ldr	r0, [r4, #0]
 8005136:	f001 fdc9 	bl	8006ccc <SDMMC_CmdSendSCR>
  if (errorstate != HAL_SD_ERROR_NONE)
 800513a:	4606      	mov	r6, r0
 800513c:	b130      	cbz	r0, 800514c <SD_FindSCR+0x70>
 800513e:	e7dd      	b.n	80050fc <SD_FindSCR+0x20>
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8005140:	f7fb fd84 	bl	8000c4c <HAL_GetTick>
 8005144:	1b43      	subs	r3, r0, r5
 8005146:	f1b3 3fff 	cmp.w	r3, #4294967295
 800514a:	d046      	beq.n	80051da <SD_FindSCR+0xfe>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800514c:	6820      	ldr	r0, [r4, #0]
 800514e:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8005150:	f240 532a 	movw	r3, #1322	@ 0x52a
 8005154:	421a      	tst	r2, r3
 8005156:	d10e      	bne.n	8005176 <SD_FindSCR+0x9a>
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8005158:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800515a:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 800515e:	d1ef      	bne.n	8005140 <SD_FindSCR+0x64>
 8005160:	2e00      	cmp	r6, #0
 8005162:	d1ed      	bne.n	8005140 <SD_FindSCR+0x64>
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 8005164:	f001 fc52 	bl	8006a0c <SDMMC_ReadFIFO>
 8005168:	9000      	str	r0, [sp, #0]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800516a:	6820      	ldr	r0, [r4, #0]
 800516c:	f001 fc4e 	bl	8006a0c <SDMMC_ReadFIFO>
 8005170:	9001      	str	r0, [sp, #4]
      index++;
 8005172:	3601      	adds	r6, #1
 8005174:	e7e4      	b.n	8005140 <SD_FindSCR+0x64>
  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8005176:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8005178:	f013 0f08 	tst.w	r3, #8
 800517c:	d124      	bne.n	80051c8 <SD_FindSCR+0xec>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800517e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8005180:	f013 0f02 	tst.w	r3, #2
 8005184:	d123      	bne.n	80051ce <SD_FindSCR+0xf2>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8005186:	6b46      	ldr	r6, [r0, #52]	@ 0x34
 8005188:	f016 0620 	ands.w	r6, r6, #32
 800518c:	d122      	bne.n	80051d4 <SD_FindSCR+0xf8>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800518e:	4b14      	ldr	r3, [pc, #80]	@ (80051e0 <SD_FindSCR+0x104>)
 8005190:	6383      	str	r3, [r0, #56]	@ 0x38
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8005192:	9a01      	ldr	r2, [sp, #4]
 8005194:	0213      	lsls	r3, r2, #8
 8005196:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800519a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 800519e:	0a11      	lsrs	r1, r2, #8
 80051a0:	f401 417f 	and.w	r1, r1, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 80051a4:	430b      	orrs	r3, r1
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 80051a6:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 80051aa:	603b      	str	r3, [r7, #0]
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 80051ac:	9a00      	ldr	r2, [sp, #0]
 80051ae:	0213      	lsls	r3, r2, #8
 80051b0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80051b4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 80051b8:	0a11      	lsrs	r1, r2, #8
 80051ba:	f401 417f 	and.w	r1, r1, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 80051be:	430b      	orrs	r3, r1
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 80051c0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 80051c4:	607b      	str	r3, [r7, #4]
  return HAL_SD_ERROR_NONE;
 80051c6:	e799      	b.n	80050fc <SD_FindSCR+0x20>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 80051c8:	2608      	movs	r6, #8
 80051ca:	6386      	str	r6, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_DATA_TIMEOUT;
 80051cc:	e796      	b.n	80050fc <SD_FindSCR+0x20>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 80051ce:	2602      	movs	r6, #2
 80051d0:	6386      	str	r6, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80051d2:	e793      	b.n	80050fc <SD_FindSCR+0x20>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 80051d4:	2620      	movs	r6, #32
 80051d6:	6386      	str	r6, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_RX_OVERRUN;
 80051d8:	e790      	b.n	80050fc <SD_FindSCR+0x20>
      return HAL_SD_ERROR_TIMEOUT;
 80051da:	f04f 4600 	mov.w	r6, #2147483648	@ 0x80000000
 80051de:	e78d      	b.n	80050fc <SD_FindSCR+0x20>
 80051e0:	18000f3a 	.word	0x18000f3a

080051e4 <SD_WideBus_Enable>:
{
 80051e4:	b510      	push	{r4, lr}
 80051e6:	b082      	sub	sp, #8
 80051e8:	4604      	mov	r4, r0
  uint32_t scr[2U] = {0UL, 0UL};
 80051ea:	2100      	movs	r1, #0
 80051ec:	9100      	str	r1, [sp, #0]
 80051ee:	9101      	str	r1, [sp, #4]
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80051f0:	6800      	ldr	r0, [r0, #0]
 80051f2:	f001 fc2e 	bl	8006a52 <SDMMC_GetResponse>
 80051f6:	f010 7f00 	tst.w	r0, #33554432	@ 0x2000000
 80051fa:	d113      	bne.n	8005224 <SD_WideBus_Enable+0x40>
  errorstate = SD_FindSCR(hsd, scr);
 80051fc:	4669      	mov	r1, sp
 80051fe:	4620      	mov	r0, r4
 8005200:	f7ff ff6c 	bl	80050dc <SD_FindSCR>
  if (errorstate != HAL_SD_ERROR_NONE)
 8005204:	b980      	cbnz	r0, 8005228 <SD_WideBus_Enable+0x44>
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005206:	9b01      	ldr	r3, [sp, #4]
 8005208:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 800520c:	d00e      	beq.n	800522c <SD_WideBus_Enable+0x48>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800520e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005210:	0409      	lsls	r1, r1, #16
 8005212:	6820      	ldr	r0, [r4, #0]
 8005214:	f001 fd28 	bl	8006c68 <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 8005218:	b930      	cbnz	r0, 8005228 <SD_WideBus_Enable+0x44>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800521a:	2102      	movs	r1, #2
 800521c:	6820      	ldr	r0, [r4, #0]
 800521e:	f001 fd3c 	bl	8006c9a <SDMMC_CmdBusWidth>
    if (errorstate != HAL_SD_ERROR_NONE)
 8005222:	e001      	b.n	8005228 <SD_WideBus_Enable+0x44>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005224:	f44f 6000 	mov.w	r0, #2048	@ 0x800
}
 8005228:	b002      	add	sp, #8
 800522a:	bd10      	pop	{r4, pc}
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800522c:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8005230:	e7fa      	b.n	8005228 <SD_WideBus_Enable+0x44>

08005232 <SD_WideBus_Disable>:
{
 8005232:	b510      	push	{r4, lr}
 8005234:	b082      	sub	sp, #8
 8005236:	4604      	mov	r4, r0
  uint32_t scr[2U] = {0UL, 0UL};
 8005238:	2100      	movs	r1, #0
 800523a:	9100      	str	r1, [sp, #0]
 800523c:	9101      	str	r1, [sp, #4]
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800523e:	6800      	ldr	r0, [r0, #0]
 8005240:	f001 fc07 	bl	8006a52 <SDMMC_GetResponse>
 8005244:	f010 7f00 	tst.w	r0, #33554432	@ 0x2000000
 8005248:	d113      	bne.n	8005272 <SD_WideBus_Disable+0x40>
  errorstate = SD_FindSCR(hsd, scr);
 800524a:	4669      	mov	r1, sp
 800524c:	4620      	mov	r0, r4
 800524e:	f7ff ff45 	bl	80050dc <SD_FindSCR>
  if (errorstate != HAL_SD_ERROR_NONE)
 8005252:	b980      	cbnz	r0, 8005276 <SD_WideBus_Disable+0x44>
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005254:	9b01      	ldr	r3, [sp, #4]
 8005256:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800525a:	d00e      	beq.n	800527a <SD_WideBus_Disable+0x48>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800525c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800525e:	0409      	lsls	r1, r1, #16
 8005260:	6820      	ldr	r0, [r4, #0]
 8005262:	f001 fd01 	bl	8006c68 <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 8005266:	b930      	cbnz	r0, 8005276 <SD_WideBus_Disable+0x44>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8005268:	2100      	movs	r1, #0
 800526a:	6820      	ldr	r0, [r4, #0]
 800526c:	f001 fd15 	bl	8006c9a <SDMMC_CmdBusWidth>
    if (errorstate != HAL_SD_ERROR_NONE)
 8005270:	e001      	b.n	8005276 <SD_WideBus_Disable+0x44>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005272:	f44f 6000 	mov.w	r0, #2048	@ 0x800
}
 8005276:	b002      	add	sp, #8
 8005278:	bd10      	pop	{r4, pc}
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800527a:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 800527e:	e7fa      	b.n	8005276 <SD_WideBus_Disable+0x44>

08005280 <SD_SendStatus>:
{
 8005280:	b570      	push	{r4, r5, r6, lr}
  if (pCardStatus == NULL)
 8005282:	b181      	cbz	r1, 80052a6 <SD_SendStatus+0x26>
 8005284:	4604      	mov	r4, r0
 8005286:	460e      	mov	r6, r1
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005288:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 800528a:	0409      	lsls	r1, r1, #16
 800528c:	6800      	ldr	r0, [r0, #0]
 800528e:	f001 fd36 	bl	8006cfe <SDMMC_CmdSendStatus>
  if (errorstate != HAL_SD_ERROR_NONE)
 8005292:	4605      	mov	r5, r0
 8005294:	b108      	cbz	r0, 800529a <SD_SendStatus+0x1a>
}
 8005296:	4628      	mov	r0, r5
 8005298:	bd70      	pop	{r4, r5, r6, pc}
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800529a:	2100      	movs	r1, #0
 800529c:	6820      	ldr	r0, [r4, #0]
 800529e:	f001 fbd8 	bl	8006a52 <SDMMC_GetResponse>
 80052a2:	6030      	str	r0, [r6, #0]
  return HAL_SD_ERROR_NONE;
 80052a4:	e7f7      	b.n	8005296 <SD_SendStatus+0x16>
    return HAL_SD_ERROR_PARAM;
 80052a6:	f04f 6500 	mov.w	r5, #134217728	@ 0x8000000
 80052aa:	e7f4      	b.n	8005296 <SD_SendStatus+0x16>

080052ac <HAL_SD_GetCardCSD>:
{
 80052ac:	4603      	mov	r3, r0
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80052ae:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 80052b0:	0f92      	lsrs	r2, r2, #30
 80052b2:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80052b4:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 80052b6:	f3c2 6283 	ubfx	r2, r2, #26, #4
 80052ba:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80052bc:	f890 205f 	ldrb.w	r2, [r0, #95]	@ 0x5f
 80052c0:	f002 0203 	and.w	r2, r2, #3
 80052c4:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80052c6:	f890 205e 	ldrb.w	r2, [r0, #94]	@ 0x5e
 80052ca:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80052cc:	f890 205d 	ldrb.w	r2, [r0, #93]	@ 0x5d
 80052d0:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80052d2:	f890 205c 	ldrb.w	r2, [r0, #92]	@ 0x5c
 80052d6:	714a      	strb	r2, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80052d8:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 80052da:	0d12      	lsrs	r2, r2, #20
 80052dc:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80052de:	f8b0 2062 	ldrh.w	r2, [r0, #98]	@ 0x62
 80052e2:	f002 020f 	and.w	r2, r2, #15
 80052e6:	720a      	strb	r2, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80052e8:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 80052ea:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 80052ee:	724a      	strb	r2, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80052f0:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 80052f2:	f3c2 3280 	ubfx	r2, r2, #14, #1
 80052f6:	728a      	strb	r2, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80052f8:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 80052fa:	f3c2 3240 	ubfx	r2, r2, #13, #1
 80052fe:	72ca      	strb	r2, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005300:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8005302:	f3c2 3200 	ubfx	r2, r2, #12, #1
 8005306:	730a      	strb	r2, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005308:	2200      	movs	r2, #0
 800530a:	734a      	strb	r2, [r1, #13]
  if (hsd->SdCard.CardType == CARD_SDSC)
 800530c:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 800530e:	2a00      	cmp	r2, #0
 8005310:	f040 8086 	bne.w	8005420 <HAL_SD_GetCardCSD+0x174>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005314:	6e00      	ldr	r0, [r0, #96]	@ 0x60
 8005316:	f640 72fc 	movw	r2, #4092	@ 0xffc
 800531a:	ea02 0280 	and.w	r2, r2, r0, lsl #2
 800531e:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 8005320:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
 8005324:	610a      	str	r2, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005326:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8005328:	f3c2 62c2 	ubfx	r2, r2, #27, #3
 800532c:	750a      	strb	r2, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800532e:	f893 2067 	ldrb.w	r2, [r3, #103]	@ 0x67
 8005332:	f002 0207 	and.w	r2, r2, #7
 8005336:	754a      	strb	r2, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005338:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800533a:	f3c2 5242 	ubfx	r2, r2, #21, #3
 800533e:	758a      	strb	r2, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005340:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8005342:	f3c2 4282 	ubfx	r2, r2, #18, #3
 8005346:	75ca      	strb	r2, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005348:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800534a:	f3c2 32c2 	ubfx	r2, r2, #15, #3
 800534e:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005350:	690a      	ldr	r2, [r1, #16]
 8005352:	3201      	adds	r2, #1
 8005354:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005356:	7e08      	ldrb	r0, [r1, #24]
 8005358:	f000 0007 	and.w	r0, r0, #7
 800535c:	3002      	adds	r0, #2
 800535e:	4082      	lsls	r2, r0
 8005360:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8005362:	f891 c008 	ldrb.w	ip, [r1, #8]
 8005366:	f00c 0c0f 	and.w	ip, ip, #15
 800536a:	2001      	movs	r0, #1
 800536c:	fa00 f00c 	lsl.w	r0, r0, ip
 8005370:	64d8      	str	r0, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 8005372:	0a40      	lsrs	r0, r0, #9
 8005374:	fb00 f202 	mul.w	r2, r0, r2
 8005378:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 800537a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800537e:	655a      	str	r2, [r3, #84]	@ 0x54
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005380:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8005382:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8005386:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8005388:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800538a:	f3c2 12c6 	ubfx	r2, r2, #7, #7
 800538e:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8005390:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8005392:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005396:	76ca      	strb	r2, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8005398:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800539a:	0fd2      	lsrs	r2, r2, #31
 800539c:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800539e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80053a0:	f3c2 7241 	ubfx	r2, r2, #29, #2
 80053a4:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80053a6:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80053a8:	f3c2 6282 	ubfx	r2, r2, #26, #3
 80053ac:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80053ae:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80053b0:	f3c2 5283 	ubfx	r2, r2, #22, #4
 80053b4:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80053b6:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80053b8:	f3c2 5240 	ubfx	r2, r2, #21, #1
 80053bc:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->Reserved3 = 0;
 80053c0:	2000      	movs	r0, #0
 80053c2:	f881 0021 	strb.w	r0, [r1, #33]	@ 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80053c6:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80053ca:	f002 0201 	and.w	r2, r2, #1
 80053ce:	f881 2022 	strb.w	r2, [r1, #34]	@ 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80053d2:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80053d4:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 80053d8:	f881 2023 	strb.w	r2, [r1, #35]	@ 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80053dc:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80053de:	f3c2 3280 	ubfx	r2, r2, #14, #1
 80053e2:	f881 2024 	strb.w	r2, [r1, #36]	@ 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80053e6:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80053e8:	f3c2 3240 	ubfx	r2, r2, #13, #1
 80053ec:	f881 2025 	strb.w	r2, [r1, #37]	@ 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80053f0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80053f2:	f3c2 3200 	ubfx	r2, r2, #12, #1
 80053f6:	f881 2026 	strb.w	r2, [r1, #38]	@ 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80053fa:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80053fc:	f3c2 2281 	ubfx	r2, r2, #10, #2
 8005400:	f881 2027 	strb.w	r2, [r1, #39]	@ 0x27
  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8005404:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8005406:	f3c2 2201 	ubfx	r2, r2, #8, #2
 800540a:	f881 2028 	strb.w	r2, [r1, #40]	@ 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800540e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005410:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8005414:	f881 3029 	strb.w	r3, [r1, #41]	@ 0x29
  pCSD->Reserved4 = 1;
 8005418:	2301      	movs	r3, #1
 800541a:	f881 302a 	strb.w	r3, [r1, #42]	@ 0x2a
}
 800541e:	4770      	bx	lr
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005420:	2a01      	cmp	r2, #1
 8005422:	d111      	bne.n	8005448 <HAL_SD_GetCardCSD+0x19c>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8005424:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8005426:	0412      	lsls	r2, r2, #16
 8005428:	f402 127c 	and.w	r2, r2, #4128768	@ 0x3f0000
 800542c:	f8b0 0066 	ldrh.w	r0, [r0, #102]	@ 0x66
 8005430:	4302      	orrs	r2, r0
 8005432:	610a      	str	r2, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005434:	690a      	ldr	r2, [r1, #16]
 8005436:	3201      	adds	r2, #1
 8005438:	0292      	lsls	r2, r2, #10
 800543a:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800543c:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 800543e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005442:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8005444:	655a      	str	r2, [r3, #84]	@ 0x54
 8005446:	e79b      	b.n	8005380 <HAL_SD_GetCardCSD+0xd4>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005448:	6802      	ldr	r2, [r0, #0]
 800544a:	4905      	ldr	r1, [pc, #20]	@ (8005460 <HAL_SD_GetCardCSD+0x1b4>)
 800544c:	6391      	str	r1, [r2, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800544e:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8005450:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005454:	6342      	str	r2, [r0, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8005456:	2001      	movs	r0, #1
 8005458:	f883 0030 	strb.w	r0, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800545c:	4770      	bx	lr
 800545e:	bf00      	nop
 8005460:	1fe00fff 	.word	0x1fe00fff

08005464 <SD_InitCard>:
{
 8005464:	b530      	push	{r4, r5, lr}
 8005466:	b08d      	sub	sp, #52	@ 0x34
 8005468:	4604      	mov	r4, r0
  uint16_t sd_rca = 0U;
 800546a:	2300      	movs	r3, #0
 800546c:	f8ad 3002 	strh.w	r3, [sp, #2]
  uint32_t tickstart = HAL_GetTick();
 8005470:	f7fb fbec 	bl	8000c4c <HAL_GetTick>
 8005474:	4605      	mov	r5, r0
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 8005476:	6820      	ldr	r0, [r4, #0]
 8005478:	f001 fad1 	bl	8006a1e <SDMMC_GetPowerState>
 800547c:	2800      	cmp	r0, #0
 800547e:	d067      	beq.n	8005550 <SD_InitCard+0xec>
  if (hsd->SdCard.CardType != CARD_SECURED)
 8005480:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005482:	2b03      	cmp	r3, #3
 8005484:	d117      	bne.n	80054b6 <SD_InitCard+0x52>
  if (hsd->SdCard.CardType != CARD_SECURED)
 8005486:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005488:	2b03      	cmp	r3, #3
 800548a:	d02f      	beq.n	80054ec <SD_InitCard+0x88>
    while (sd_rca == 0U)
 800548c:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8005490:	bb63      	cbnz	r3, 80054ec <SD_InitCard+0x88>
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8005492:	f10d 0102 	add.w	r1, sp, #2
 8005496:	6820      	ldr	r0, [r4, #0]
 8005498:	f001 fd50 	bl	8006f3c <SDMMC_CmdSetRelAdd>
      if (errorstate != HAL_SD_ERROR_NONE)
 800549c:	4603      	mov	r3, r0
 800549e:	2800      	cmp	r0, #0
 80054a0:	d158      	bne.n	8005554 <SD_InitCard+0xf0>
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 80054a2:	f7fb fbd3 	bl	8000c4c <HAL_GetTick>
 80054a6:	1b43      	subs	r3, r0, r5
 80054a8:	f241 3287 	movw	r2, #4999	@ 0x1387
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d9ed      	bls.n	800548c <SD_InitCard+0x28>
        return HAL_SD_ERROR_TIMEOUT;
 80054b0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80054b4:	e04e      	b.n	8005554 <SD_InitCard+0xf0>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80054b6:	6820      	ldr	r0, [r4, #0]
 80054b8:	f001 fc84 	bl	8006dc4 <SDMMC_CmdSendCID>
    if (errorstate != HAL_SD_ERROR_NONE)
 80054bc:	4603      	mov	r3, r0
 80054be:	2800      	cmp	r0, #0
 80054c0:	d148      	bne.n	8005554 <SD_InitCard+0xf0>
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80054c2:	2100      	movs	r1, #0
 80054c4:	6820      	ldr	r0, [r4, #0]
 80054c6:	f001 fac4 	bl	8006a52 <SDMMC_GetResponse>
 80054ca:	66e0      	str	r0, [r4, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80054cc:	2104      	movs	r1, #4
 80054ce:	6820      	ldr	r0, [r4, #0]
 80054d0:	f001 fabf 	bl	8006a52 <SDMMC_GetResponse>
 80054d4:	6720      	str	r0, [r4, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80054d6:	2108      	movs	r1, #8
 80054d8:	6820      	ldr	r0, [r4, #0]
 80054da:	f001 faba 	bl	8006a52 <SDMMC_GetResponse>
 80054de:	6760      	str	r0, [r4, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80054e0:	210c      	movs	r1, #12
 80054e2:	6820      	ldr	r0, [r4, #0]
 80054e4:	f001 fab5 	bl	8006a52 <SDMMC_GetResponse>
 80054e8:	67a0      	str	r0, [r4, #120]	@ 0x78
 80054ea:	e7cc      	b.n	8005486 <SD_InitCard+0x22>
  if (hsd->SdCard.CardType != CARD_SECURED)
 80054ec:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80054ee:	2b03      	cmp	r3, #3
 80054f0:	d01c      	beq.n	800552c <SD_InitCard+0xc8>
    hsd->SdCard.RelCardAdd = sd_rca;
 80054f2:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 80054f6:	6461      	str	r1, [r4, #68]	@ 0x44
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80054f8:	0409      	lsls	r1, r1, #16
 80054fa:	6820      	ldr	r0, [r4, #0]
 80054fc:	f001 fc78 	bl	8006df0 <SDMMC_CmdSendCSD>
    if (errorstate != HAL_SD_ERROR_NONE)
 8005500:	4603      	mov	r3, r0
 8005502:	bb38      	cbnz	r0, 8005554 <SD_InitCard+0xf0>
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8005504:	2100      	movs	r1, #0
 8005506:	6820      	ldr	r0, [r4, #0]
 8005508:	f001 faa3 	bl	8006a52 <SDMMC_GetResponse>
 800550c:	65e0      	str	r0, [r4, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800550e:	2104      	movs	r1, #4
 8005510:	6820      	ldr	r0, [r4, #0]
 8005512:	f001 fa9e 	bl	8006a52 <SDMMC_GetResponse>
 8005516:	6620      	str	r0, [r4, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8005518:	2108      	movs	r1, #8
 800551a:	6820      	ldr	r0, [r4, #0]
 800551c:	f001 fa99 	bl	8006a52 <SDMMC_GetResponse>
 8005520:	6660      	str	r0, [r4, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8005522:	210c      	movs	r1, #12
 8005524:	6820      	ldr	r0, [r4, #0]
 8005526:	f001 fa94 	bl	8006a52 <SDMMC_GetResponse>
 800552a:	66a0      	str	r0, [r4, #104]	@ 0x68
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800552c:	2104      	movs	r1, #4
 800552e:	6820      	ldr	r0, [r4, #0]
 8005530:	f001 fa8f 	bl	8006a52 <SDMMC_GetResponse>
 8005534:	0d00      	lsrs	r0, r0, #20
 8005536:	6420      	str	r0, [r4, #64]	@ 0x40
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005538:	a901      	add	r1, sp, #4
 800553a:	4620      	mov	r0, r4
 800553c:	f7ff feb6 	bl	80052ac <HAL_SD_GetCardCSD>
 8005540:	b958      	cbnz	r0, 800555a <SD_InitCard+0xf6>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005542:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005544:	0409      	lsls	r1, r1, #16
 8005546:	6820      	ldr	r0, [r4, #0]
 8005548:	f001 fb75 	bl	8006c36 <SDMMC_CmdSelDesel>
 800554c:	4603      	mov	r3, r0
  if (errorstate != HAL_SD_ERROR_NONE)
 800554e:	e001      	b.n	8005554 <SD_InitCard+0xf0>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005550:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
}
 8005554:	4618      	mov	r0, r3
 8005556:	b00d      	add	sp, #52	@ 0x34
 8005558:	bd30      	pop	{r4, r5, pc}
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800555a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800555e:	e7f9      	b.n	8005554 <SD_InitCard+0xf0>

08005560 <HAL_SD_InitCard>:
{
 8005560:	b570      	push	{r4, r5, r6, lr}
 8005562:	b088      	sub	sp, #32
 8005564:	4604      	mov	r4, r0
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8005566:	2300      	movs	r3, #0
 8005568:	9303      	str	r3, [sp, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800556a:	9304      	str	r3, [sp, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800556c:	9305      	str	r3, [sp, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800556e:	9306      	str	r3, [sp, #24]
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8005570:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8005574:	2100      	movs	r1, #0
 8005576:	f7ff f95d 	bl	8004834 <HAL_RCCEx_GetPeriphCLKFreq>
  if (sdmmc_clk == 0U)
 800557a:	b938      	cbnz	r0, 800558c <HAL_SD_InitCard+0x2c>
    hsd->State = HAL_SD_STATE_READY;
 800557c:	2001      	movs	r0, #1
 800557e:	f884 0030 	strb.w	r0, [r4, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8005582:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005586:	6363      	str	r3, [r4, #52]	@ 0x34
}
 8005588:	b008      	add	sp, #32
 800558a:	bd70      	pop	{r4, r5, r6, pc}
 800558c:	4606      	mov	r6, r0
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800558e:	0a05      	lsrs	r5, r0, #8
 8005590:	4b24      	ldr	r3, [pc, #144]	@ (8005624 <HAL_SD_InitCard+0xc4>)
 8005592:	fba3 3505 	umull	r3, r5, r3, r5
 8005596:	092d      	lsrs	r5, r5, #4
 8005598:	9507      	str	r5, [sp, #28]
  (void)SDMMC_Init(hsd->Instance, Init);
 800559a:	ab08      	add	r3, sp, #32
 800559c:	e913 0003 	ldmdb	r3, {r0, r1}
 80055a0:	e88d 0003 	stmia.w	sp, {r0, r1}
 80055a4:	ab03      	add	r3, sp, #12
 80055a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80055a8:	6820      	ldr	r0, [r4, #0]
 80055aa:	f001 fa17 	bl	80069dc <SDMMC_Init>
  (void)SDMMC_PowerState_ON(hsd->Instance);
 80055ae:	6820      	ldr	r0, [r4, #0]
 80055b0:	f001 fa2f 	bl	8006a12 <SDMMC_PowerState_ON>
  if (Init.ClockDiv != 0U)
 80055b4:	4b1c      	ldr	r3, [pc, #112]	@ (8005628 <HAL_SD_InitCard+0xc8>)
 80055b6:	429e      	cmp	r6, r3
 80055b8:	d902      	bls.n	80055c0 <HAL_SD_InitCard+0x60>
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 80055ba:	006d      	lsls	r5, r5, #1
 80055bc:	fbb6 f6f5 	udiv	r6, r6, r5
  if (sdmmc_clk != 0U)
 80055c0:	b95e      	cbnz	r6, 80055da <HAL_SD_InitCard+0x7a>
  errorstate = SD_PowerON(hsd);
 80055c2:	4620      	mov	r0, r4
 80055c4:	f7ff fca4 	bl	8004f10 <SD_PowerON>
  if (errorstate != HAL_SD_ERROR_NONE)
 80055c8:	4602      	mov	r2, r0
 80055ca:	b168      	cbz	r0, 80055e8 <HAL_SD_InitCard+0x88>
    hsd->State = HAL_SD_STATE_READY;
 80055cc:	2001      	movs	r0, #1
 80055ce:	f884 0030 	strb.w	r0, [r4, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 80055d2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80055d4:	4313      	orrs	r3, r2
 80055d6:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 80055d8:	e7d6      	b.n	8005588 <HAL_SD_InitCard+0x28>
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 80055da:	4814      	ldr	r0, [pc, #80]	@ (800562c <HAL_SD_InitCard+0xcc>)
 80055dc:	fbb0 f0f6 	udiv	r0, r0, r6
 80055e0:	3001      	adds	r0, #1
 80055e2:	f7fb fb39 	bl	8000c58 <HAL_Delay>
 80055e6:	e7ec      	b.n	80055c2 <HAL_SD_InitCard+0x62>
  errorstate = SD_InitCard(hsd);
 80055e8:	4620      	mov	r0, r4
 80055ea:	f7ff ff3b 	bl	8005464 <SD_InitCard>
  if (errorstate != HAL_SD_ERROR_NONE)
 80055ee:	4602      	mov	r2, r0
 80055f0:	b130      	cbz	r0, 8005600 <HAL_SD_InitCard+0xa0>
    hsd->State = HAL_SD_STATE_READY;
 80055f2:	2001      	movs	r0, #1
 80055f4:	f884 0030 	strb.w	r0, [r4, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 80055f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80055fa:	4313      	orrs	r3, r2
 80055fc:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 80055fe:	e7c3      	b.n	8005588 <HAL_SD_InitCard+0x28>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005600:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005604:	6820      	ldr	r0, [r4, #0]
 8005606:	f001 fafd 	bl	8006c04 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800560a:	b908      	cbnz	r0, 8005610 <HAL_SD_InitCard+0xb0>
  return HAL_OK;
 800560c:	2000      	movs	r0, #0
 800560e:	e7bb      	b.n	8005588 <HAL_SD_InitCard+0x28>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005610:	6823      	ldr	r3, [r4, #0]
 8005612:	4907      	ldr	r1, [pc, #28]	@ (8005630 <HAL_SD_InitCard+0xd0>)
 8005614:	6399      	str	r1, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8005616:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005618:	4303      	orrs	r3, r0
 800561a:	6363      	str	r3, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800561c:	2001      	movs	r0, #1
 800561e:	f884 0030 	strb.w	r0, [r4, #48]	@ 0x30
    return HAL_ERROR;
 8005622:	e7b1      	b.n	8005588 <HAL_SD_InitCard+0x28>
 8005624:	014f8b59 	.word	0x014f8b59
 8005628:	000c34ff 	.word	0x000c34ff
 800562c:	00012110 	.word	0x00012110
 8005630:	1fe00fff 	.word	0x1fe00fff

08005634 <HAL_SD_GetCardStatus>:
{
 8005634:	b530      	push	{r4, r5, lr}
 8005636:	b091      	sub	sp, #68	@ 0x44
  if (hsd->State == HAL_SD_STATE_BUSY)
 8005638:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 800563c:	2b03      	cmp	r3, #3
 800563e:	d059      	beq.n	80056f4 <HAL_SD_GetCardStatus+0xc0>
 8005640:	4604      	mov	r4, r0
 8005642:	460d      	mov	r5, r1
  errorstate = SD_SendSDStatus(hsd, sd_status);
 8005644:	4669      	mov	r1, sp
 8005646:	f7ff fcc5 	bl	8004fd4 <SD_SendSDStatus>
  if (errorstate != HAL_SD_ERROR_NONE)
 800564a:	b1b8      	cbz	r0, 800567c <HAL_SD_GetCardStatus+0x48>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800564c:	6823      	ldr	r3, [r4, #0]
 800564e:	492b      	ldr	r1, [pc, #172]	@ (80056fc <HAL_SD_GetCardStatus+0xc8>)
 8005650:	6399      	str	r1, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8005652:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005654:	4303      	orrs	r3, r0
 8005656:	6363      	str	r3, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8005658:	2501      	movs	r5, #1
 800565a:	f884 5030 	strb.w	r5, [r4, #48]	@ 0x30
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800565e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005662:	6820      	ldr	r0, [r4, #0]
 8005664:	f001 face 	bl	8006c04 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 8005668:	2800      	cmp	r0, #0
 800566a:	d044      	beq.n	80056f6 <HAL_SD_GetCardStatus+0xc2>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800566c:	6822      	ldr	r2, [r4, #0]
 800566e:	4923      	ldr	r1, [pc, #140]	@ (80056fc <HAL_SD_GetCardStatus+0xc8>)
 8005670:	6391      	str	r1, [r2, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 8005672:	6360      	str	r0, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8005674:	2501      	movs	r5, #1
 8005676:	f884 5030 	strb.w	r5, [r4, #48]	@ 0x30
    status = HAL_ERROR;
 800567a:	e03c      	b.n	80056f6 <HAL_SD_GetCardStatus+0xc2>
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800567c:	9a00      	ldr	r2, [sp, #0]
 800567e:	f3c2 1381 	ubfx	r3, r2, #6, #2
 8005682:	702b      	strb	r3, [r5, #0]
    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8005684:	f3c2 1340 	ubfx	r3, r2, #5, #1
 8005688:	706b      	strb	r3, [r5, #1]
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800568a:	0a13      	lsrs	r3, r2, #8
 800568c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005690:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8005694:	b29b      	uxth	r3, r3
 8005696:	806b      	strh	r3, [r5, #2]
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8005698:	9a01      	ldr	r2, [sp, #4]
 800569a:	0213      	lsls	r3, r2, #8
 800569c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80056a0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 80056a4:	0a11      	lsrs	r1, r2, #8
 80056a6:	f401 417f 	and.w	r1, r1, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 80056aa:	430b      	orrs	r3, r1
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 80056ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 80056b0:	606b      	str	r3, [r5, #4]
    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 80056b2:	9b02      	ldr	r3, [sp, #8]
 80056b4:	b2da      	uxtb	r2, r3
 80056b6:	722a      	strb	r2, [r5, #8]
    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 80056b8:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80056bc:	726a      	strb	r2, [r5, #9]
    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 80056be:	f3c3 5203 	ubfx	r2, r3, #20, #4
 80056c2:	72aa      	strb	r2, [r5, #10]
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 80056c4:	0c1b      	lsrs	r3, r3, #16
 80056c6:	9a03      	ldr	r2, [sp, #12]
 80056c8:	b2d1      	uxtb	r1, r2
 80056ca:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80056ce:	430b      	orrs	r3, r1
 80056d0:	81ab      	strh	r3, [r5, #12]
    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 80056d2:	f3c2 2385 	ubfx	r3, r2, #10, #6
 80056d6:	73ab      	strb	r3, [r5, #14]
    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 80056d8:	f3c2 2301 	ubfx	r3, r2, #8, #2
 80056dc:	73eb      	strb	r3, [r5, #15]
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 80056de:	f3c2 1303 	ubfx	r3, r2, #4, #4
 80056e2:	742b      	strb	r3, [r5, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 80056e4:	f002 020f 	and.w	r2, r2, #15
 80056e8:	746a      	strb	r2, [r5, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 80056ea:	f89d 3013 	ldrb.w	r3, [sp, #19]
 80056ee:	74ab      	strb	r3, [r5, #18]
  HAL_StatusTypeDef status = HAL_OK;
 80056f0:	2500      	movs	r5, #0
 80056f2:	e7b4      	b.n	800565e <HAL_SD_GetCardStatus+0x2a>
    return HAL_ERROR;
 80056f4:	2501      	movs	r5, #1
}
 80056f6:	4628      	mov	r0, r5
 80056f8:	b011      	add	sp, #68	@ 0x44
 80056fa:	bd30      	pop	{r4, r5, pc}
 80056fc:	1fe00fff 	.word	0x1fe00fff

08005700 <HAL_SD_ConfigWideBusOperation>:
{
 8005700:	b530      	push	{r4, r5, lr}
 8005702:	b089      	sub	sp, #36	@ 0x24
 8005704:	4604      	mov	r4, r0
 8005706:	460d      	mov	r5, r1
  hsd->State = HAL_SD_STATE_BUSY;
 8005708:	2303      	movs	r3, #3
 800570a:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  if (hsd->SdCard.CardType != CARD_SECURED)
 800570e:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8005710:	2b03      	cmp	r3, #3
 8005712:	d01c      	beq.n	800574e <HAL_SD_ConfigWideBusOperation+0x4e>
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8005714:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8005718:	d008      	beq.n	800572c <HAL_SD_ConfigWideBusOperation+0x2c>
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800571a:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 800571e:	d00a      	beq.n	8005736 <HAL_SD_ConfigWideBusOperation+0x36>
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 8005720:	b179      	cbz	r1, 8005742 <HAL_SD_ConfigWideBusOperation+0x42>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005722:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8005724:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005728:	6343      	str	r3, [r0, #52]	@ 0x34
 800572a:	e014      	b.n	8005756 <HAL_SD_ConfigWideBusOperation+0x56>
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800572c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800572e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005732:	6343      	str	r3, [r0, #52]	@ 0x34
 8005734:	e00f      	b.n	8005756 <HAL_SD_ConfigWideBusOperation+0x56>
      errorstate = SD_WideBus_Enable(hsd);
 8005736:	f7ff fd55 	bl	80051e4 <SD_WideBus_Enable>
      hsd->ErrorCode |= errorstate;
 800573a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800573c:	4303      	orrs	r3, r0
 800573e:	6363      	str	r3, [r4, #52]	@ 0x34
 8005740:	e009      	b.n	8005756 <HAL_SD_ConfigWideBusOperation+0x56>
      errorstate = SD_WideBus_Disable(hsd);
 8005742:	f7ff fd76 	bl	8005232 <SD_WideBus_Disable>
      hsd->ErrorCode |= errorstate;
 8005746:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005748:	4303      	orrs	r3, r0
 800574a:	6363      	str	r3, [r4, #52]	@ 0x34
 800574c:	e003      	b.n	8005756 <HAL_SD_ConfigWideBusOperation+0x56>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800574e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8005750:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005754:	6343      	str	r3, [r0, #52]	@ 0x34
  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005756:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005758:	b1b3      	cbz	r3, 8005788 <HAL_SD_ConfigWideBusOperation+0x88>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800575a:	6823      	ldr	r3, [r4, #0]
 800575c:	4a3a      	ldr	r2, [pc, #232]	@ (8005848 <HAL_SD_ConfigWideBusOperation+0x148>)
 800575e:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8005760:	2501      	movs	r5, #1
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005762:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005766:	6820      	ldr	r0, [r4, #0]
 8005768:	f001 fa4c 	bl	8006c04 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800576c:	b130      	cbz	r0, 800577c <HAL_SD_ConfigWideBusOperation+0x7c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800576e:	6823      	ldr	r3, [r4, #0]
 8005770:	4935      	ldr	r1, [pc, #212]	@ (8005848 <HAL_SD_ConfigWideBusOperation+0x148>)
 8005772:	6399      	str	r1, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8005774:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005776:	4303      	orrs	r3, r0
 8005778:	6363      	str	r3, [r4, #52]	@ 0x34
    status = HAL_ERROR;
 800577a:	2501      	movs	r5, #1
  hsd->State = HAL_SD_STATE_READY;
 800577c:	2301      	movs	r3, #1
 800577e:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
}
 8005782:	4628      	mov	r0, r5
 8005784:	b009      	add	sp, #36	@ 0x24
 8005786:	bd30      	pop	{r4, r5, pc}
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8005788:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800578c:	2100      	movs	r1, #0
 800578e:	f7ff f851 	bl	8004834 <HAL_RCCEx_GetPeriphCLKFreq>
    if (sdmmc_clk != 0U)
 8005792:	4602      	mov	r2, r0
 8005794:	2800      	cmp	r0, #0
 8005796:	d050      	beq.n	800583a <HAL_SD_ConfigWideBusOperation+0x13a>
      Init.ClockEdge           = hsd->Init.ClockEdge;
 8005798:	6863      	ldr	r3, [r4, #4]
 800579a:	9303      	str	r3, [sp, #12]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800579c:	68a3      	ldr	r3, [r4, #8]
 800579e:	9304      	str	r3, [sp, #16]
      Init.BusWide             = WideMode;
 80057a0:	9505      	str	r5, [sp, #20]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80057a2:	6923      	ldr	r3, [r4, #16]
 80057a4:	9306      	str	r3, [sp, #24]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 80057a6:	6961      	ldr	r1, [r4, #20]
 80057a8:	4b28      	ldr	r3, [pc, #160]	@ (800584c <HAL_SD_ConfigWideBusOperation+0x14c>)
 80057aa:	fba3 0302 	umull	r0, r3, r3, r2
 80057ae:	0e18      	lsrs	r0, r3, #24
 80057b0:	ebb1 6f13 	cmp.w	r1, r3, lsr #24
 80057b4:	d30c      	bcc.n	80057d0 <HAL_SD_ConfigWideBusOperation+0xd0>
        Init.ClockDiv = hsd->Init.ClockDiv;
 80057b6:	9107      	str	r1, [sp, #28]
      (void)SDMMC_Init(hsd->Instance, Init);
 80057b8:	ab08      	add	r3, sp, #32
 80057ba:	e913 0003 	ldmdb	r3, {r0, r1}
 80057be:	e88d 0003 	stmia.w	sp, {r0, r1}
 80057c2:	ab03      	add	r3, sp, #12
 80057c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80057c6:	6820      	ldr	r0, [r4, #0]
 80057c8:	f001 f908 	bl	80069dc <SDMMC_Init>
  HAL_StatusTypeDef status = HAL_OK;
 80057cc:	2500      	movs	r5, #0
 80057ce:	e7c8      	b.n	8005762 <HAL_SD_ConfigWideBusOperation+0x62>
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 80057d0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80057d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057d6:	d008      	beq.n	80057ea <HAL_SD_ConfigWideBusOperation+0xea>
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 80057d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057dc:	d007      	beq.n	80057ee <HAL_SD_ConfigWideBusOperation+0xee>
        if (hsd->Init.ClockDiv == 0U)
 80057de:	bb11      	cbnz	r1, 8005826 <HAL_SD_ConfigWideBusOperation+0x126>
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 80057e0:	4b1b      	ldr	r3, [pc, #108]	@ (8005850 <HAL_SD_ConfigWideBusOperation+0x150>)
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d91d      	bls.n	8005822 <HAL_SD_ConfigWideBusOperation+0x122>
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 80057e6:	9007      	str	r0, [sp, #28]
 80057e8:	e7e6      	b.n	80057b8 <HAL_SD_ConfigWideBusOperation+0xb8>
        Init.ClockDiv = hsd->Init.ClockDiv;
 80057ea:	9107      	str	r1, [sp, #28]
 80057ec:	e7e4      	b.n	80057b8 <HAL_SD_ConfigWideBusOperation+0xb8>
        if (hsd->Init.ClockDiv == 0U)
 80057ee:	b951      	cbnz	r1, 8005806 <HAL_SD_ConfigWideBusOperation+0x106>
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 80057f0:	4b18      	ldr	r3, [pc, #96]	@ (8005854 <HAL_SD_ConfigWideBusOperation+0x154>)
 80057f2:	429a      	cmp	r2, r3
 80057f4:	d905      	bls.n	8005802 <HAL_SD_ConfigWideBusOperation+0x102>
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 80057f6:	4b15      	ldr	r3, [pc, #84]	@ (800584c <HAL_SD_ConfigWideBusOperation+0x14c>)
 80057f8:	fba3 2302 	umull	r2, r3, r3, r2
 80057fc:	0e5b      	lsrs	r3, r3, #25
 80057fe:	9307      	str	r3, [sp, #28]
 8005800:	e7da      	b.n	80057b8 <HAL_SD_ConfigWideBusOperation+0xb8>
            Init.ClockDiv = hsd->Init.ClockDiv;
 8005802:	9107      	str	r1, [sp, #28]
 8005804:	e7d8      	b.n	80057b8 <HAL_SD_ConfigWideBusOperation+0xb8>
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 8005806:	004b      	lsls	r3, r1, #1
 8005808:	fbb2 f3f3 	udiv	r3, r2, r3
 800580c:	4811      	ldr	r0, [pc, #68]	@ (8005854 <HAL_SD_ConfigWideBusOperation+0x154>)
 800580e:	4283      	cmp	r3, r0
 8005810:	d905      	bls.n	800581e <HAL_SD_ConfigWideBusOperation+0x11e>
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8005812:	4b0e      	ldr	r3, [pc, #56]	@ (800584c <HAL_SD_ConfigWideBusOperation+0x14c>)
 8005814:	fba3 2302 	umull	r2, r3, r3, r2
 8005818:	0e5b      	lsrs	r3, r3, #25
 800581a:	9307      	str	r3, [sp, #28]
 800581c:	e7cc      	b.n	80057b8 <HAL_SD_ConfigWideBusOperation+0xb8>
            Init.ClockDiv = hsd->Init.ClockDiv;
 800581e:	9107      	str	r1, [sp, #28]
 8005820:	e7ca      	b.n	80057b8 <HAL_SD_ConfigWideBusOperation+0xb8>
            Init.ClockDiv = hsd->Init.ClockDiv;
 8005822:	9107      	str	r1, [sp, #28]
 8005824:	e7c8      	b.n	80057b8 <HAL_SD_ConfigWideBusOperation+0xb8>
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 8005826:	004b      	lsls	r3, r1, #1
 8005828:	fbb2 f2f3 	udiv	r2, r2, r3
 800582c:	4b08      	ldr	r3, [pc, #32]	@ (8005850 <HAL_SD_ConfigWideBusOperation+0x150>)
 800582e:	429a      	cmp	r2, r3
 8005830:	d901      	bls.n	8005836 <HAL_SD_ConfigWideBusOperation+0x136>
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8005832:	9007      	str	r0, [sp, #28]
 8005834:	e7c0      	b.n	80057b8 <HAL_SD_ConfigWideBusOperation+0xb8>
            Init.ClockDiv = hsd->Init.ClockDiv;
 8005836:	9107      	str	r1, [sp, #28]
 8005838:	e7be      	b.n	80057b8 <HAL_SD_ConfigWideBusOperation+0xb8>
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800583a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800583c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005840:	6363      	str	r3, [r4, #52]	@ 0x34
      status = HAL_ERROR;
 8005842:	2501      	movs	r5, #1
 8005844:	e78d      	b.n	8005762 <HAL_SD_ConfigWideBusOperation+0x62>
 8005846:	bf00      	nop
 8005848:	1fe00fff 	.word	0x1fe00fff
 800584c:	55e63b89 	.word	0x55e63b89
 8005850:	017d7840 	.word	0x017d7840
 8005854:	02faf080 	.word	0x02faf080

08005858 <HAL_SD_GetCardState>:
{
 8005858:	b510      	push	{r4, lr}
 800585a:	b082      	sub	sp, #8
 800585c:	4604      	mov	r4, r0
  uint32_t resp1 = 0;
 800585e:	2300      	movs	r3, #0
 8005860:	9301      	str	r3, [sp, #4]
  errorstate = SD_SendStatus(hsd, &resp1);
 8005862:	a901      	add	r1, sp, #4
 8005864:	f7ff fd0c 	bl	8005280 <SD_SendStatus>
  if (errorstate != HAL_SD_ERROR_NONE)
 8005868:	b110      	cbz	r0, 8005870 <HAL_SD_GetCardState+0x18>
    hsd->ErrorCode |= errorstate;
 800586a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800586c:	4303      	orrs	r3, r0
 800586e:	6363      	str	r3, [r4, #52]	@ 0x34
}
 8005870:	9801      	ldr	r0, [sp, #4]
 8005872:	f3c0 2043 	ubfx	r0, r0, #9, #4
 8005876:	b002      	add	sp, #8
 8005878:	bd10      	pop	{r4, pc}

0800587a <HAL_SD_Init>:
{
 800587a:	b570      	push	{r4, r5, r6, lr}
 800587c:	b086      	sub	sp, #24
  if (hsd == NULL)
 800587e:	2800      	cmp	r0, #0
 8005880:	d054      	beq.n	800592c <HAL_SD_Init+0xb2>
 8005882:	4604      	mov	r4, r0
  if (hsd->State == HAL_SD_STATE_RESET)
 8005884:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 8005888:	b153      	cbz	r3, 80058a0 <HAL_SD_Init+0x26>
  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800588a:	2304      	movs	r3, #4
 800588c:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005890:	4620      	mov	r0, r4
 8005892:	f7ff fe65 	bl	8005560 <HAL_SD_InitCard>
 8005896:	b138      	cbz	r0, 80058a8 <HAL_SD_Init+0x2e>
    return HAL_ERROR;
 8005898:	2501      	movs	r5, #1
}
 800589a:	4628      	mov	r0, r5
 800589c:	b006      	add	sp, #24
 800589e:	bd70      	pop	{r4, r5, r6, pc}
    hsd->Lock = HAL_UNLOCKED;
 80058a0:	7603      	strb	r3, [r0, #24]
    HAL_SD_MspInit(hsd);
 80058a2:	f7fb ff05 	bl	80016b0 <HAL_SD_MspInit>
 80058a6:	e7f0      	b.n	800588a <HAL_SD_Init+0x10>
  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 80058a8:	a901      	add	r1, sp, #4
 80058aa:	4620      	mov	r0, r4
 80058ac:	f7ff fec2 	bl	8005634 <HAL_SD_GetCardStatus>
 80058b0:	2800      	cmp	r0, #0
 80058b2:	d13d      	bne.n	8005930 <HAL_SD_Init+0xb6>
  speedgrade = CardStatus.UhsSpeedGrade;
 80058b4:	f89d 3014 	ldrb.w	r3, [sp, #20]
 80058b8:	b2db      	uxtb	r3, r3
  unitsize = CardStatus.UhsAllocationUnitSize;
 80058ba:	f89d 2015 	ldrb.w	r2, [sp, #21]
 80058be:	b2d2      	uxtb	r2, r2
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 80058c0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80058c2:	2901      	cmp	r1, #1
 80058c4:	d00b      	beq.n	80058de <HAL_SD_Init+0x64>
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80058c6:	2901      	cmp	r1, #1
 80058c8:	d00f      	beq.n	80058ea <HAL_SD_Init+0x70>
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 80058ca:	2300      	movs	r3, #0
 80058cc:	65a3      	str	r3, [r4, #88]	@ 0x58
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 80058ce:	68e1      	ldr	r1, [r4, #12]
 80058d0:	4620      	mov	r0, r4
 80058d2:	f7ff ff15 	bl	8005700 <HAL_SD_ConfigWideBusOperation>
 80058d6:	4605      	mov	r5, r0
 80058d8:	b158      	cbz	r0, 80058f2 <HAL_SD_Init+0x78>
    return HAL_ERROR;
 80058da:	2501      	movs	r5, #1
 80058dc:	e7dd      	b.n	800589a <HAL_SD_Init+0x20>
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 80058de:	4313      	orrs	r3, r2
 80058e0:	d0f1      	beq.n	80058c6 <HAL_SD_Init+0x4c>
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 80058e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80058e6:	65a3      	str	r3, [r4, #88]	@ 0x58
 80058e8:	e7f1      	b.n	80058ce <HAL_SD_Init+0x54>
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 80058ea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80058ee:	65a3      	str	r3, [r4, #88]	@ 0x58
 80058f0:	e7ed      	b.n	80058ce <HAL_SD_Init+0x54>
  tickstart = HAL_GetTick();
 80058f2:	f7fb f9ab 	bl	8000c4c <HAL_GetTick>
 80058f6:	4606      	mov	r6, r0
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 80058f8:	4620      	mov	r0, r4
 80058fa:	f7ff ffad 	bl	8005858 <HAL_SD_GetCardState>
 80058fe:	2804      	cmp	r0, #4
 8005900:	d00d      	beq.n	800591e <HAL_SD_Init+0xa4>
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8005902:	f7fb f9a3 	bl	8000c4c <HAL_GetTick>
 8005906:	1b80      	subs	r0, r0, r6
 8005908:	f1b0 3fff 	cmp.w	r0, #4294967295
 800590c:	d1f4      	bne.n	80058f8 <HAL_SD_Init+0x7e>
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800590e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005912:	6363      	str	r3, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8005914:	2301      	movs	r3, #1
 8005916:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
      return HAL_TIMEOUT;
 800591a:	2503      	movs	r5, #3
 800591c:	e7bd      	b.n	800589a <HAL_SD_Init+0x20>
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800591e:	2300      	movs	r3, #0
 8005920:	6363      	str	r3, [r4, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005922:	62e3      	str	r3, [r4, #44]	@ 0x2c
  hsd->State = HAL_SD_STATE_READY;
 8005924:	2301      	movs	r3, #1
 8005926:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  return HAL_OK;
 800592a:	e7b6      	b.n	800589a <HAL_SD_Init+0x20>
    return HAL_ERROR;
 800592c:	2501      	movs	r5, #1
 800592e:	e7b4      	b.n	800589a <HAL_SD_Init+0x20>
    return HAL_ERROR;
 8005930:	2501      	movs	r5, #1
 8005932:	e7b2      	b.n	800589a <HAL_SD_Init+0x20>

08005934 <SPI_GetPacketSize>:
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8005934:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8005936:	095b      	lsrs	r3, r3, #5
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8005938:	68c0      	ldr	r0, [r0, #12]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800593a:	3008      	adds	r0, #8
 800593c:	08c0      	lsrs	r0, r0, #3

  return data_size * fifo_threashold;
}
 800593e:	fb03 0000 	mla	r0, r3, r0, r0
 8005942:	4770      	bx	lr

08005944 <HAL_SPI_Init>:
  if (hspi == NULL)
 8005944:	2800      	cmp	r0, #0
 8005946:	f000 80b7 	beq.w	8005ab8 <HAL_SPI_Init+0x174>
{
 800594a:	b570      	push	{r4, r5, r6, lr}
 800594c:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800594e:	2300      	movs	r3, #0
 8005950:	6283      	str	r3, [r0, #40]	@ 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8005952:	6805      	ldr	r5, [r0, #0]
 8005954:	4b5c      	ldr	r3, [pc, #368]	@ (8005ac8 <HAL_SPI_Init+0x184>)
 8005956:	4e5d      	ldr	r6, [pc, #372]	@ (8005acc <HAL_SPI_Init+0x188>)
 8005958:	429d      	cmp	r5, r3
 800595a:	bf18      	it	ne
 800595c:	42b5      	cmpne	r5, r6
 800595e:	bf14      	ite	ne
 8005960:	2601      	movne	r6, #1
 8005962:	2600      	moveq	r6, #0
 8005964:	d007      	beq.n	8005976 <HAL_SPI_Init+0x32>
 8005966:	f5a3 4374 	sub.w	r3, r3, #62464	@ 0xf400
 800596a:	429d      	cmp	r5, r3
 800596c:	d003      	beq.n	8005976 <HAL_SPI_Init+0x32>
 800596e:	68c3      	ldr	r3, [r0, #12]
 8005970:	2b0f      	cmp	r3, #15
 8005972:	f200 80a3 	bhi.w	8005abc <HAL_SPI_Init+0x178>
  packet_length = SPI_GetPacketSize(hspi);
 8005976:	4620      	mov	r0, r4
 8005978:	f7ff ffdc 	bl	8005934 <SPI_GetPacketSize>
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800597c:	b12e      	cbz	r6, 800598a <HAL_SPI_Init+0x46>
 800597e:	4b54      	ldr	r3, [pc, #336]	@ (8005ad0 <HAL_SPI_Init+0x18c>)
 8005980:	429d      	cmp	r5, r3
 8005982:	d002      	beq.n	800598a <HAL_SPI_Init+0x46>
 8005984:	2808      	cmp	r0, #8
 8005986:	f200 809b 	bhi.w	8005ac0 <HAL_SPI_Init+0x17c>
 800598a:	4a4f      	ldr	r2, [pc, #316]	@ (8005ac8 <HAL_SPI_Init+0x184>)
 800598c:	4b4f      	ldr	r3, [pc, #316]	@ (8005acc <HAL_SPI_Init+0x188>)
 800598e:	429d      	cmp	r5, r3
 8005990:	bf18      	it	ne
 8005992:	4295      	cmpne	r5, r2
 8005994:	d003      	beq.n	800599e <HAL_SPI_Init+0x5a>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005996:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800599a:	429d      	cmp	r5, r3
 800599c:	d102      	bne.n	80059a4 <HAL_SPI_Init+0x60>
 800599e:	2810      	cmp	r0, #16
 80059a0:	f200 8090 	bhi.w	8005ac4 <HAL_SPI_Init+0x180>
  if (hspi->State == HAL_SPI_STATE_RESET)
 80059a4:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 80059a8:	b1f3      	cbz	r3, 80059e8 <HAL_SPI_Init+0xa4>
  hspi->State = HAL_SPI_STATE_BUSY;
 80059aa:	2302      	movs	r3, #2
 80059ac:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  __HAL_SPI_DISABLE(hspi);
 80059b0:	6822      	ldr	r2, [r4, #0]
 80059b2:	6813      	ldr	r3, [r2, #0]
 80059b4:	f023 0301 	bic.w	r3, r3, #1
 80059b8:	6013      	str	r3, [r2, #0]
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80059ba:	6823      	ldr	r3, [r4, #0]
 80059bc:	689a      	ldr	r2, [r3, #8]
 80059be:	f402 12f8 	and.w	r2, r2, #2031616	@ 0x1f0000
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80059c2:	69a1      	ldr	r1, [r4, #24]
 80059c4:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 80059c8:	d014      	beq.n	80059f4 <HAL_SPI_Init+0xb0>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80059ca:	6863      	ldr	r3, [r4, #4]
 80059cc:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80059d0:	d023      	beq.n	8005a1a <HAL_SPI_Init+0xd6>
 80059d2:	68e3      	ldr	r3, [r4, #12]
 80059d4:	2b06      	cmp	r3, #6
 80059d6:	d920      	bls.n	8005a1a <HAL_SPI_Init+0xd6>
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80059d8:	6821      	ldr	r1, [r4, #0]
 80059da:	680b      	ldr	r3, [r1, #0]
 80059dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80059e0:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 80059e2:	4303      	orrs	r3, r0
 80059e4:	600b      	str	r3, [r1, #0]
 80059e6:	e01d      	b.n	8005a24 <HAL_SPI_Init+0xe0>
    hspi->Lock = HAL_UNLOCKED;
 80059e8:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
    HAL_SPI_MspInit(hspi);
 80059ec:	4620      	mov	r0, r4
 80059ee:	f7fb fecd 	bl	800178c <HAL_SPI_MspInit>
 80059f2:	e7da      	b.n	80059aa <HAL_SPI_Init+0x66>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80059f4:	6861      	ldr	r1, [r4, #4]
 80059f6:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 80059fa:	d006      	beq.n	8005a0a <HAL_SPI_Init+0xc6>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80059fc:	2900      	cmp	r1, #0
 80059fe:	d1e4      	bne.n	80059ca <HAL_SPI_Init+0x86>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8005a00:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005a02:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8005a06:	d1e0      	bne.n	80059ca <HAL_SPI_Init+0x86>
 8005a08:	e002      	b.n	8005a10 <HAL_SPI_Init+0xcc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005a0a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005a0c:	2800      	cmp	r0, #0
 8005a0e:	d1f5      	bne.n	80059fc <HAL_SPI_Init+0xb8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8005a10:	6819      	ldr	r1, [r3, #0]
 8005a12:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 8005a16:	6019      	str	r1, [r3, #0]
 8005a18:	e7d7      	b.n	80059ca <HAL_SPI_Init+0x86>
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8005a1a:	6821      	ldr	r1, [r4, #0]
 8005a1c:	680b      	ldr	r3, [r1, #0]
 8005a1e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a22:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8005a24:	69e3      	ldr	r3, [r4, #28]
 8005a26:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8005a28:	430b      	orrs	r3, r1
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	68e1      	ldr	r1, [r4, #12]
 8005a32:	6822      	ldr	r2, [r4, #0]
 8005a34:	430b      	orrs	r3, r1
 8005a36:	6093      	str	r3, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8005a38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005a3a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005a40:	4313      	orrs	r3, r2
 8005a42:	69a2      	ldr	r2, [r4, #24]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	6922      	ldr	r2, [r4, #16]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	6962      	ldr	r2, [r4, #20]
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	6a22      	ldr	r2, [r4, #32]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	6862      	ldr	r2, [r4, #4]
 8005a54:	4313      	orrs	r3, r2
 8005a56:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	68a2      	ldr	r2, [r4, #8]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8005a60:	4313      	orrs	r3, r2
 8005a62:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8005a64:	6822      	ldr	r2, [r4, #0]
 8005a66:	430b      	orrs	r3, r1
 8005a68:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8005a6a:	6863      	ldr	r3, [r4, #4]
 8005a6c:	b96b      	cbnz	r3, 8005a8a <HAL_SPI_Init+0x146>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8005a6e:	6822      	ldr	r2, [r4, #0]
 8005a70:	6893      	ldr	r3, [r2, #8]
 8005a72:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8005a76:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005a7a:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8005a7c:	6822      	ldr	r2, [r4, #0]
 8005a7e:	6893      	ldr	r3, [r2, #8]
 8005a80:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005a84:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005a88:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a8a:	6822      	ldr	r2, [r4, #0]
 8005a8c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8005a8e:	f023 0301 	bic.w	r3, r3, #1
 8005a92:	6513      	str	r3, [r2, #80]	@ 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8005a94:	6863      	ldr	r3, [r4, #4]
 8005a96:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8005a9a:	d006      	beq.n	8005aaa <HAL_SPI_Init+0x166>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8005a9c:	6822      	ldr	r2, [r4, #0]
 8005a9e:	68d3      	ldr	r3, [r2, #12]
 8005aa0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005aa4:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8005aa6:	430b      	orrs	r3, r1
 8005aa8:	60d3      	str	r3, [r2, #12]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005aaa:	2000      	movs	r0, #0
 8005aac:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
}
 8005ab6:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8005ab8:	2001      	movs	r0, #1
}
 8005aba:	4770      	bx	lr
    return HAL_ERROR;
 8005abc:	2001      	movs	r0, #1
 8005abe:	e7fa      	b.n	8005ab6 <HAL_SPI_Init+0x172>
    return HAL_ERROR;
 8005ac0:	2001      	movs	r0, #1
 8005ac2:	e7f8      	b.n	8005ab6 <HAL_SPI_Init+0x172>
 8005ac4:	2001      	movs	r0, #1
 8005ac6:	e7f6      	b.n	8005ab6 <HAL_SPI_Init+0x172>
 8005ac8:	40013000 	.word	0x40013000
 8005acc:	40003800 	.word	0x40003800
 8005ad0:	40003c00 	.word	0x40003c00

08005ad4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005ad4:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005ad6:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ad8:	6a04      	ldr	r4, [r0, #32]
 8005ada:	f024 0410 	bic.w	r4, r4, #16
 8005ade:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ae0:	6984      	ldr	r4, [r0, #24]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005ae2:	f424 7c40 	bic.w	ip, r4, #768	@ 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005ae6:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005aea:	f42c 4c70 	bic.w	ip, ip, #61440	@ 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005aee:	031b      	lsls	r3, r3, #12
 8005af0:	b29b      	uxth	r3, r3
 8005af2:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005af6:	f025 05a0 	bic.w	r5, r5, #160	@ 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005afa:	0109      	lsls	r1, r1, #4
 8005afc:	f001 01a0 	and.w	r1, r1, #160	@ 0xa0
 8005b00:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b02:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005b04:	6201      	str	r1, [r0, #32]
}
 8005b06:	bc30      	pop	{r4, r5}
 8005b08:	4770      	bx	lr

08005b0a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005b0a:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005b0c:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b0e:	6a04      	ldr	r4, [r0, #32]
 8005b10:	f424 7480 	bic.w	r4, r4, #256	@ 0x100
 8005b14:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005b16:	69c4      	ldr	r4, [r0, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005b18:	f024 0c03 	bic.w	ip, r4, #3
  tmpccmr2 |= TIM_ICSelection;
 8005b1c:	ea4c 0c02 	orr.w	ip, ip, r2

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005b20:	f02c 0cf0 	bic.w	ip, ip, #240	@ 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005b24:	011b      	lsls	r3, r3, #4
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005b2c:	f425 6520 	bic.w	r5, r5, #2560	@ 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005b30:	0209      	lsls	r1, r1, #8
 8005b32:	f401 6120 	and.w	r1, r1, #2560	@ 0xa00
 8005b36:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005b38:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer;
 8005b3a:	6201      	str	r1, [r0, #32]
}
 8005b3c:	bc30      	pop	{r4, r5}
 8005b3e:	4770      	bx	lr

08005b40 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005b40:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005b42:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b44:	6a04      	ldr	r4, [r0, #32]
 8005b46:	f424 5480 	bic.w	r4, r4, #4096	@ 0x1000
 8005b4a:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005b4c:	69c4      	ldr	r4, [r0, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005b4e:	f424 7c40 	bic.w	ip, r4, #768	@ 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005b52:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005b56:	f42c 4c70 	bic.w	ip, ip, #61440	@ 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005b5a:	031b      	lsls	r3, r3, #12
 8005b5c:	b29b      	uxth	r3, r3
 8005b5e:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005b62:	f425 4520 	bic.w	r5, r5, #40960	@ 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005b66:	0309      	lsls	r1, r1, #12
 8005b68:	f401 4120 	and.w	r1, r1, #40960	@ 0xa000
 8005b6c:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005b6e:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 8005b70:	6201      	str	r1, [r0, #32]
}
 8005b72:	bc30      	pop	{r4, r5}
 8005b74:	4770      	bx	lr
	...

08005b78 <TIM_Base_SetConfig>:
{
 8005b78:	b470      	push	{r4, r5, r6}
  tmpcr1 = TIMx->CR1;
 8005b7a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b7c:	4a39      	ldr	r2, [pc, #228]	@ (8005c64 <TIM_Base_SetConfig+0xec>)
 8005b7e:	4290      	cmp	r0, r2
 8005b80:	bf14      	ite	ne
 8005b82:	2200      	movne	r2, #0
 8005b84:	2201      	moveq	r2, #1
 8005b86:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005b8a:	bf14      	ite	ne
 8005b8c:	4614      	movne	r4, r2
 8005b8e:	f042 0401 	orreq.w	r4, r2, #1
 8005b92:	b9ac      	cbnz	r4, 8005bc0 <TIM_Base_SetConfig+0x48>
 8005b94:	4d34      	ldr	r5, [pc, #208]	@ (8005c68 <TIM_Base_SetConfig+0xf0>)
 8005b96:	42a8      	cmp	r0, r5
 8005b98:	bf14      	ite	ne
 8005b9a:	2500      	movne	r5, #0
 8005b9c:	2501      	moveq	r5, #1
 8005b9e:	4e33      	ldr	r6, [pc, #204]	@ (8005c6c <TIM_Base_SetConfig+0xf4>)
 8005ba0:	42b0      	cmp	r0, r6
 8005ba2:	d00d      	beq.n	8005bc0 <TIM_Base_SetConfig+0x48>
 8005ba4:	b965      	cbnz	r5, 8005bc0 <TIM_Base_SetConfig+0x48>
 8005ba6:	f105 4580 	add.w	r5, r5, #1073741824	@ 0x40000000
 8005baa:	f505 3582 	add.w	r5, r5, #66560	@ 0x10400
 8005bae:	42a8      	cmp	r0, r5
 8005bb0:	bf14      	ite	ne
 8005bb2:	2500      	movne	r5, #0
 8005bb4:	2501      	moveq	r5, #1
 8005bb6:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8005bba:	42b0      	cmp	r0, r6
 8005bbc:	d000      	beq.n	8005bc0 <TIM_Base_SetConfig+0x48>
 8005bbe:	b11d      	cbz	r5, 8005bc8 <TIM_Base_SetConfig+0x50>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005bc4:	684d      	ldr	r5, [r1, #4]
 8005bc6:	432b      	orrs	r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bc8:	bb14      	cbnz	r4, 8005c10 <TIM_Base_SetConfig+0x98>
 8005bca:	4c27      	ldr	r4, [pc, #156]	@ (8005c68 <TIM_Base_SetConfig+0xf0>)
 8005bcc:	42a0      	cmp	r0, r4
 8005bce:	bf14      	ite	ne
 8005bd0:	2400      	movne	r4, #0
 8005bd2:	2401      	moveq	r4, #1
 8005bd4:	4d25      	ldr	r5, [pc, #148]	@ (8005c6c <TIM_Base_SetConfig+0xf4>)
 8005bd6:	42a8      	cmp	r0, r5
 8005bd8:	d01a      	beq.n	8005c10 <TIM_Base_SetConfig+0x98>
 8005bda:	b9cc      	cbnz	r4, 8005c10 <TIM_Base_SetConfig+0x98>
 8005bdc:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 8005be0:	f504 3482 	add.w	r4, r4, #66560	@ 0x10400
 8005be4:	42a0      	cmp	r0, r4
 8005be6:	bf14      	ite	ne
 8005be8:	2400      	movne	r4, #0
 8005bea:	2401      	moveq	r4, #1
 8005bec:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8005bf0:	42a8      	cmp	r0, r5
 8005bf2:	d00d      	beq.n	8005c10 <TIM_Base_SetConfig+0x98>
 8005bf4:	b964      	cbnz	r4, 8005c10 <TIM_Base_SetConfig+0x98>
 8005bf6:	4c1e      	ldr	r4, [pc, #120]	@ (8005c70 <TIM_Base_SetConfig+0xf8>)
 8005bf8:	42a0      	cmp	r0, r4
 8005bfa:	bf14      	ite	ne
 8005bfc:	2400      	movne	r4, #0
 8005bfe:	2401      	moveq	r4, #1
 8005c00:	f505 359a 	add.w	r5, r5, #78848	@ 0x13400
 8005c04:	42a8      	cmp	r0, r5
 8005c06:	d003      	beq.n	8005c10 <TIM_Base_SetConfig+0x98>
 8005c08:	b914      	cbnz	r4, 8005c10 <TIM_Base_SetConfig+0x98>
 8005c0a:	4c1a      	ldr	r4, [pc, #104]	@ (8005c74 <TIM_Base_SetConfig+0xfc>)
 8005c0c:	42a0      	cmp	r0, r4
 8005c0e:	d103      	bne.n	8005c18 <TIM_Base_SetConfig+0xa0>
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c14:	68cc      	ldr	r4, [r1, #12]
 8005c16:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c1c:	694c      	ldr	r4, [r1, #20]
 8005c1e:	4323      	orrs	r3, r4
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c20:	688c      	ldr	r4, [r1, #8]
 8005c22:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005c24:	680c      	ldr	r4, [r1, #0]
 8005c26:	6284      	str	r4, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c28:	4c13      	ldr	r4, [pc, #76]	@ (8005c78 <TIM_Base_SetConfig+0x100>)
 8005c2a:	42a0      	cmp	r0, r4
 8005c2c:	bf08      	it	eq
 8005c2e:	f042 0201 	orreq.w	r2, r2, #1
 8005c32:	b962      	cbnz	r2, 8005c4e <TIM_Base_SetConfig+0xd6>
 8005c34:	4a0e      	ldr	r2, [pc, #56]	@ (8005c70 <TIM_Base_SetConfig+0xf8>)
 8005c36:	4290      	cmp	r0, r2
 8005c38:	bf14      	ite	ne
 8005c3a:	2200      	movne	r2, #0
 8005c3c:	2201      	moveq	r2, #1
 8005c3e:	f504 5470 	add.w	r4, r4, #15360	@ 0x3c00
 8005c42:	42a0      	cmp	r0, r4
 8005c44:	d003      	beq.n	8005c4e <TIM_Base_SetConfig+0xd6>
 8005c46:	b912      	cbnz	r2, 8005c4e <TIM_Base_SetConfig+0xd6>
 8005c48:	4a0a      	ldr	r2, [pc, #40]	@ (8005c74 <TIM_Base_SetConfig+0xfc>)
 8005c4a:	4290      	cmp	r0, r2
 8005c4c:	d101      	bne.n	8005c52 <TIM_Base_SetConfig+0xda>
    TIMx->RCR = Structure->RepetitionCounter;
 8005c4e:	690a      	ldr	r2, [r1, #16]
 8005c50:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005c52:	6802      	ldr	r2, [r0, #0]
 8005c54:	f042 0204 	orr.w	r2, r2, #4
 8005c58:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8005c5e:	6003      	str	r3, [r0, #0]
}
 8005c60:	bc70      	pop	{r4, r5, r6}
 8005c62:	4770      	bx	lr
 8005c64:	40010000 	.word	0x40010000
 8005c68:	40000800 	.word	0x40000800
 8005c6c:	40000400 	.word	0x40000400
 8005c70:	40014400 	.word	0x40014400
 8005c74:	40014800 	.word	0x40014800
 8005c78:	40010400 	.word	0x40010400

08005c7c <HAL_TIM_IC_Init>:
  if (htim == NULL)
 8005c7c:	b360      	cbz	r0, 8005cd8 <HAL_TIM_IC_Init+0x5c>
{
 8005c7e:	b510      	push	{r4, lr}
 8005c80:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8005c82:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005c86:	b313      	cbz	r3, 8005cce <HAL_TIM_IC_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8005c88:	2302      	movs	r3, #2
 8005c8a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c8e:	4621      	mov	r1, r4
 8005c90:	f851 0b04 	ldr.w	r0, [r1], #4
 8005c94:	f7ff ff70 	bl	8005b78 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c9e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8005ca2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005ca6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005caa:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8005cae:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005cb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cb6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005cba:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8005cbe:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8005cc2:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005cc6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8005cca:	2000      	movs	r0, #0
}
 8005ccc:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005cce:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_IC_MspInit(htim);
 8005cd2:	f7fb fe39 	bl	8001948 <HAL_TIM_IC_MspInit>
 8005cd6:	e7d7      	b.n	8005c88 <HAL_TIM_IC_Init+0xc>
    return HAL_ERROR;
 8005cd8:	2001      	movs	r0, #1
}
 8005cda:	4770      	bx	lr

08005cdc <TIM_TI1_SetConfig>:
{
 8005cdc:	b470      	push	{r4, r5, r6}
 8005cde:	4694      	mov	ip, r2
  tmpccer = TIMx->CCER;
 8005ce0:	6a06      	ldr	r6, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ce2:	6a04      	ldr	r4, [r0, #32]
 8005ce4:	f024 0401 	bic.w	r4, r4, #1
 8005ce8:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cea:	6984      	ldr	r4, [r0, #24]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005cec:	4d1d      	ldr	r5, [pc, #116]	@ (8005d64 <TIM_TI1_SetConfig+0x88>)
 8005cee:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005cf2:	bf18      	it	ne
 8005cf4:	42a8      	cmpne	r0, r5
 8005cf6:	d023      	beq.n	8005d40 <TIM_TI1_SetConfig+0x64>
 8005cf8:	4a1b      	ldr	r2, [pc, #108]	@ (8005d68 <TIM_TI1_SetConfig+0x8c>)
 8005cfa:	4290      	cmp	r0, r2
 8005cfc:	bf14      	ite	ne
 8005cfe:	2200      	movne	r2, #0
 8005d00:	2201      	moveq	r2, #1
 8005d02:	f5a5 457c 	sub.w	r5, r5, #64512	@ 0xfc00
 8005d06:	42a8      	cmp	r0, r5
 8005d08:	d01a      	beq.n	8005d40 <TIM_TI1_SetConfig+0x64>
 8005d0a:	b9ca      	cbnz	r2, 8005d40 <TIM_TI1_SetConfig+0x64>
 8005d0c:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8005d10:	f502 3282 	add.w	r2, r2, #66560	@ 0x10400
 8005d14:	4290      	cmp	r0, r2
 8005d16:	bf14      	ite	ne
 8005d18:	2200      	movne	r2, #0
 8005d1a:	2201      	moveq	r2, #1
 8005d1c:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8005d20:	42a8      	cmp	r0, r5
 8005d22:	d00d      	beq.n	8005d40 <TIM_TI1_SetConfig+0x64>
 8005d24:	b962      	cbnz	r2, 8005d40 <TIM_TI1_SetConfig+0x64>
 8005d26:	4a11      	ldr	r2, [pc, #68]	@ (8005d6c <TIM_TI1_SetConfig+0x90>)
 8005d28:	4290      	cmp	r0, r2
 8005d2a:	bf14      	ite	ne
 8005d2c:	2200      	movne	r2, #0
 8005d2e:	2201      	moveq	r2, #1
 8005d30:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8005d34:	42a8      	cmp	r0, r5
 8005d36:	d003      	beq.n	8005d40 <TIM_TI1_SetConfig+0x64>
 8005d38:	b912      	cbnz	r2, 8005d40 <TIM_TI1_SetConfig+0x64>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005d3a:	f044 0201 	orr.w	r2, r4, #1
 8005d3e:	e003      	b.n	8005d48 <TIM_TI1_SetConfig+0x6c>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005d40:	f024 0203 	bic.w	r2, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8005d44:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d48:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005d4c:	011b      	lsls	r3, r3, #4
 8005d4e:	b2db      	uxtb	r3, r3
 8005d50:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d52:	f026 020a 	bic.w	r2, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005d56:	f001 010a 	and.w	r1, r1, #10
 8005d5a:	4311      	orrs	r1, r2
  TIMx->CCMR1 = tmpccmr1;
 8005d5c:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005d5e:	6201      	str	r1, [r0, #32]
}
 8005d60:	bc70      	pop	{r4, r5, r6}
 8005d62:	4770      	bx	lr
 8005d64:	40010000 	.word	0x40010000
 8005d68:	40000800 	.word	0x40000800
 8005d6c:	40014000 	.word	0x40014000

08005d70 <HAL_TIM_IC_ConfigChannel>:
{
 8005d70:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8005d72:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d05e      	beq.n	8005e38 <HAL_TIM_IC_ConfigChannel+0xc8>
 8005d7a:	4604      	mov	r4, r0
 8005d7c:	460d      	mov	r5, r1
 8005d7e:	2301      	movs	r3, #1
 8005d80:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  if (Channel == TIM_CHANNEL_1)
 8005d84:	2a0c      	cmp	r2, #12
 8005d86:	d852      	bhi.n	8005e2e <HAL_TIM_IC_ConfigChannel+0xbe>
 8005d88:	e8df f002 	tbb	[pc, r2]
 8005d8c:	51515107 	.word	0x51515107
 8005d90:	51515119 	.word	0x51515119
 8005d94:	5151512c 	.word	0x5151512c
 8005d98:	3e          	.byte	0x3e
 8005d99:	00          	.byte	0x00
    TIM_TI1_SetConfig(htim->Instance,
 8005d9a:	68cb      	ldr	r3, [r1, #12]
 8005d9c:	684a      	ldr	r2, [r1, #4]
 8005d9e:	6809      	ldr	r1, [r1, #0]
 8005da0:	6800      	ldr	r0, [r0, #0]
 8005da2:	f7ff ff9b 	bl	8005cdc <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005da6:	6822      	ldr	r2, [r4, #0]
 8005da8:	6993      	ldr	r3, [r2, #24]
 8005daa:	f023 030c 	bic.w	r3, r3, #12
 8005dae:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005db0:	6822      	ldr	r2, [r4, #0]
 8005db2:	6993      	ldr	r3, [r2, #24]
 8005db4:	68a9      	ldr	r1, [r5, #8]
 8005db6:	430b      	orrs	r3, r1
 8005db8:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005dba:	2000      	movs	r0, #0
 8005dbc:	e038      	b.n	8005e30 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI2_SetConfig(htim->Instance,
 8005dbe:	68cb      	ldr	r3, [r1, #12]
 8005dc0:	684a      	ldr	r2, [r1, #4]
 8005dc2:	6809      	ldr	r1, [r1, #0]
 8005dc4:	6800      	ldr	r0, [r0, #0]
 8005dc6:	f7ff fe85 	bl	8005ad4 <TIM_TI2_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005dca:	6822      	ldr	r2, [r4, #0]
 8005dcc:	6993      	ldr	r3, [r2, #24]
 8005dce:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005dd2:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005dd4:	6822      	ldr	r2, [r4, #0]
 8005dd6:	6993      	ldr	r3, [r2, #24]
 8005dd8:	68a9      	ldr	r1, [r5, #8]
 8005dda:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005dde:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005de0:	2000      	movs	r0, #0
 8005de2:	e025      	b.n	8005e30 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI3_SetConfig(htim->Instance,
 8005de4:	68cb      	ldr	r3, [r1, #12]
 8005de6:	684a      	ldr	r2, [r1, #4]
 8005de8:	6809      	ldr	r1, [r1, #0]
 8005dea:	6800      	ldr	r0, [r0, #0]
 8005dec:	f7ff fe8d 	bl	8005b0a <TIM_TI3_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005df0:	6822      	ldr	r2, [r4, #0]
 8005df2:	69d3      	ldr	r3, [r2, #28]
 8005df4:	f023 030c 	bic.w	r3, r3, #12
 8005df8:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005dfa:	6822      	ldr	r2, [r4, #0]
 8005dfc:	69d3      	ldr	r3, [r2, #28]
 8005dfe:	68a9      	ldr	r1, [r5, #8]
 8005e00:	430b      	orrs	r3, r1
 8005e02:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8005e04:	2000      	movs	r0, #0
 8005e06:	e013      	b.n	8005e30 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI4_SetConfig(htim->Instance,
 8005e08:	68cb      	ldr	r3, [r1, #12]
 8005e0a:	684a      	ldr	r2, [r1, #4]
 8005e0c:	6809      	ldr	r1, [r1, #0]
 8005e0e:	6800      	ldr	r0, [r0, #0]
 8005e10:	f7ff fe96 	bl	8005b40 <TIM_TI4_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005e14:	6822      	ldr	r2, [r4, #0]
 8005e16:	69d3      	ldr	r3, [r2, #28]
 8005e18:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005e1c:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005e1e:	6822      	ldr	r2, [r4, #0]
 8005e20:	69d3      	ldr	r3, [r2, #28]
 8005e22:	68a9      	ldr	r1, [r5, #8]
 8005e24:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005e28:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8005e2a:	2000      	movs	r0, #0
 8005e2c:	e000      	b.n	8005e30 <HAL_TIM_IC_ConfigChannel+0xc0>
  __HAL_LOCK(htim);
 8005e2e:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8005e30:	2300      	movs	r3, #0
 8005e32:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8005e36:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8005e38:	2002      	movs	r0, #2
 8005e3a:	e7fc      	b.n	8005e36 <HAL_TIM_IC_ConfigChannel+0xc6>

08005e3c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e3c:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8005e40:	2a01      	cmp	r2, #1
 8005e42:	d045      	beq.n	8005ed0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
{
 8005e44:	b470      	push	{r4, r5, r6}
 8005e46:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8005e48:	2201      	movs	r2, #1
 8005e4a:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e4e:	2202      	movs	r2, #2
 8005e50:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e54:	6802      	ldr	r2, [r0, #0]
 8005e56:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e58:	6894      	ldr	r4, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005e5a:	4e1e      	ldr	r6, [pc, #120]	@ (8005ed4 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8005e5c:	4d1e      	ldr	r5, [pc, #120]	@ (8005ed8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8005e5e:	42aa      	cmp	r2, r5
 8005e60:	bf18      	it	ne
 8005e62:	42b2      	cmpne	r2, r6
 8005e64:	d103      	bne.n	8005e6e <HAL_TIMEx_MasterConfigSynchronization+0x32>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005e66:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005e6a:	684d      	ldr	r5, [r1, #4]
 8005e6c:	4328      	orrs	r0, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e6e:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e72:	680d      	ldr	r5, [r1, #0]
 8005e74:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e76:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	4816      	ldr	r0, [pc, #88]	@ (8005ed4 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8005e7c:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8005e80:	bf18      	it	ne
 8005e82:	4282      	cmpne	r2, r0
 8005e84:	d017      	beq.n	8005eb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e86:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8005e8a:	4282      	cmp	r2, r0
 8005e8c:	d013      	beq.n	8005eb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e8e:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005e92:	4282      	cmp	r2, r0
 8005e94:	d00f      	beq.n	8005eb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e96:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005e9a:	4282      	cmp	r2, r0
 8005e9c:	d00b      	beq.n	8005eb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e9e:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8005ea2:	4282      	cmp	r2, r0
 8005ea4:	d007      	beq.n	8005eb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005ea6:	f5a0 406c 	sub.w	r0, r0, #60416	@ 0xec00
 8005eaa:	4282      	cmp	r2, r0
 8005eac:	d003      	beq.n	8005eb6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005eae:	f500 3094 	add.w	r0, r0, #75776	@ 0x12800
 8005eb2:	4282      	cmp	r2, r0
 8005eb4:	d104      	bne.n	8005ec0 <HAL_TIMEx_MasterConfigSynchronization+0x84>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005eb6:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005eba:	6889      	ldr	r1, [r1, #8]
 8005ebc:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ebe:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ec6:	2000      	movs	r0, #0
 8005ec8:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8005ecc:	bc70      	pop	{r4, r5, r6}
 8005ece:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005ed0:	2002      	movs	r0, #2
}
 8005ed2:	4770      	bx	lr
 8005ed4:	40010000 	.word	0x40010000
 8005ed8:	40010400 	.word	0x40010400

08005edc <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005edc:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ede:	e852 3f00 	ldrex	r3, [r2]
 8005ee2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ee6:	e842 3100 	strex	r1, r3, [r2]
 8005eea:	2900      	cmp	r1, #0
 8005eec:	d1f6      	bne.n	8005edc <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005eee:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ef0:	f102 0308 	add.w	r3, r2, #8
 8005ef4:	e853 1f00 	ldrex	r1, [r3]
 8005ef8:	4b0d      	ldr	r3, [pc, #52]	@ (8005f30 <UART_EndRxTransfer+0x54>)
 8005efa:	400b      	ands	r3, r1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005efc:	3208      	adds	r2, #8
 8005efe:	e842 3100 	strex	r1, r3, [r2]
 8005f02:	2900      	cmp	r1, #0
 8005f04:	d1f3      	bne.n	8005eee <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f06:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d006      	beq.n	8005f1a <UART_EndRxTransfer+0x3e>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f0c:	2320      	movs	r3, #32
 8005f0e:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f12:	2300      	movs	r3, #0
 8005f14:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005f16:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8005f18:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f1a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f1c:	e852 3f00 	ldrex	r3, [r2]
 8005f20:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f24:	e842 3100 	strex	r1, r3, [r2]
 8005f28:	2900      	cmp	r1, #0
 8005f2a:	d1f6      	bne.n	8005f1a <UART_EndRxTransfer+0x3e>
 8005f2c:	e7ee      	b.n	8005f0c <UART_EndRxTransfer+0x30>
 8005f2e:	bf00      	nop
 8005f30:	effffffe 	.word	0xeffffffe

08005f34 <UART_SetConfig>:
{
 8005f34:	b570      	push	{r4, r5, r6, lr}
 8005f36:	b086      	sub	sp, #24
 8005f38:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f3a:	6883      	ldr	r3, [r0, #8]
 8005f3c:	6902      	ldr	r2, [r0, #16]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	6942      	ldr	r2, [r0, #20]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	69c2      	ldr	r2, [r0, #28]
 8005f46:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f48:	6801      	ldr	r1, [r0, #0]
 8005f4a:	6808      	ldr	r0, [r1, #0]
 8005f4c:	4a88      	ldr	r2, [pc, #544]	@ (8006170 <UART_SetConfig+0x23c>)
 8005f4e:	4002      	ands	r2, r0
 8005f50:	431a      	orrs	r2, r3
 8005f52:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f54:	6822      	ldr	r2, [r4, #0]
 8005f56:	6853      	ldr	r3, [r2, #4]
 8005f58:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005f5c:	68e1      	ldr	r1, [r4, #12]
 8005f5e:	430b      	orrs	r3, r1
 8005f60:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005f62:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005f64:	6822      	ldr	r2, [r4, #0]
 8005f66:	4b83      	ldr	r3, [pc, #524]	@ (8006174 <UART_SetConfig+0x240>)
 8005f68:	429a      	cmp	r2, r3
 8005f6a:	d001      	beq.n	8005f70 <UART_SetConfig+0x3c>
    tmpreg |= huart->Init.OneBitSampling;
 8005f6c:	6a23      	ldr	r3, [r4, #32]
 8005f6e:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005f70:	6890      	ldr	r0, [r2, #8]
 8005f72:	4b81      	ldr	r3, [pc, #516]	@ (8006178 <UART_SetConfig+0x244>)
 8005f74:	4003      	ands	r3, r0
 8005f76:	430b      	orrs	r3, r1
 8005f78:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005f7a:	6822      	ldr	r2, [r4, #0]
 8005f7c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8005f7e:	f023 030f 	bic.w	r3, r3, #15
 8005f82:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8005f84:	430b      	orrs	r3, r1
 8005f86:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005f88:	6823      	ldr	r3, [r4, #0]
 8005f8a:	4a7c      	ldr	r2, [pc, #496]	@ (800617c <UART_SetConfig+0x248>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d021      	beq.n	8005fd4 <UART_SetConfig+0xa0>
 8005f90:	4a7b      	ldr	r2, [pc, #492]	@ (8006180 <UART_SetConfig+0x24c>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	f000 808c 	beq.w	80060b0 <UART_SetConfig+0x17c>
 8005f98:	4a7a      	ldr	r2, [pc, #488]	@ (8006184 <UART_SetConfig+0x250>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	f000 80a2 	beq.w	80060e4 <UART_SetConfig+0x1b0>
 8005fa0:	4a79      	ldr	r2, [pc, #484]	@ (8006188 <UART_SetConfig+0x254>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	f000 80b5 	beq.w	8006112 <UART_SetConfig+0x1de>
 8005fa8:	4a78      	ldr	r2, [pc, #480]	@ (800618c <UART_SetConfig+0x258>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	f000 80c8 	beq.w	8006140 <UART_SetConfig+0x20c>
 8005fb0:	4a77      	ldr	r2, [pc, #476]	@ (8006190 <UART_SetConfig+0x25c>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	f000 80f4 	beq.w	80061a0 <UART_SetConfig+0x26c>
 8005fb8:	4a76      	ldr	r2, [pc, #472]	@ (8006194 <UART_SetConfig+0x260>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	f000 8119 	beq.w	80061f2 <UART_SetConfig+0x2be>
 8005fc0:	4a75      	ldr	r2, [pc, #468]	@ (8006198 <UART_SetConfig+0x264>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	f000 812c 	beq.w	8006220 <UART_SetConfig+0x2ec>
 8005fc8:	4a6a      	ldr	r2, [pc, #424]	@ (8006174 <UART_SetConfig+0x240>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	f000 813f 	beq.w	800624e <UART_SetConfig+0x31a>
 8005fd0:	2280      	movs	r2, #128	@ 0x80
 8005fd2:	e03b      	b.n	800604c <UART_SetConfig+0x118>
 8005fd4:	4a71      	ldr	r2, [pc, #452]	@ (800619c <UART_SetConfig+0x268>)
 8005fd6:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005fd8:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8005fdc:	2a28      	cmp	r2, #40	@ 0x28
 8005fde:	d834      	bhi.n	800604a <UART_SetConfig+0x116>
 8005fe0:	e8df f012 	tbh	[pc, r2, lsl #1]
 8005fe4:	00330029 	.word	0x00330029
 8005fe8:	00330033 	.word	0x00330033
 8005fec:	00330033 	.word	0x00330033
 8005ff0:	00330033 	.word	0x00330033
 8005ff4:	0033014d 	.word	0x0033014d
 8005ff8:	00330033 	.word	0x00330033
 8005ffc:	00330033 	.word	0x00330033
 8006000:	00330033 	.word	0x00330033
 8006004:	0033002b 	.word	0x0033002b
 8006008:	00330033 	.word	0x00330033
 800600c:	00330033 	.word	0x00330033
 8006010:	00330033 	.word	0x00330033
 8006014:	0033002d 	.word	0x0033002d
 8006018:	00330033 	.word	0x00330033
 800601c:	00330033 	.word	0x00330033
 8006020:	00330033 	.word	0x00330033
 8006024:	0033002f 	.word	0x0033002f
 8006028:	00330033 	.word	0x00330033
 800602c:	00330033 	.word	0x00330033
 8006030:	00330033 	.word	0x00330033
 8006034:	0031      	.short	0x0031
 8006036:	2201      	movs	r2, #1
 8006038:	e008      	b.n	800604c <UART_SetConfig+0x118>
 800603a:	2208      	movs	r2, #8
 800603c:	e006      	b.n	800604c <UART_SetConfig+0x118>
 800603e:	2210      	movs	r2, #16
 8006040:	e004      	b.n	800604c <UART_SetConfig+0x118>
 8006042:	2220      	movs	r2, #32
 8006044:	e002      	b.n	800604c <UART_SetConfig+0x118>
 8006046:	2240      	movs	r2, #64	@ 0x40
 8006048:	e000      	b.n	800604c <UART_SetConfig+0x118>
 800604a:	2280      	movs	r2, #128	@ 0x80
  if (UART_INSTANCE_LOWPOWER(huart))
 800604c:	4949      	ldr	r1, [pc, #292]	@ (8006174 <UART_SetConfig+0x240>)
 800604e:	428b      	cmp	r3, r1
 8006050:	f000 8127 	beq.w	80062a2 <UART_SetConfig+0x36e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006054:	69e0      	ldr	r0, [r4, #28]
 8006056:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800605a:	f000 81a7 	beq.w	80063ac <UART_SetConfig+0x478>
    switch (clocksource)
 800605e:	2a20      	cmp	r2, #32
 8006060:	f200 81ff 	bhi.w	8006462 <UART_SetConfig+0x52e>
 8006064:	2a20      	cmp	r2, #32
 8006066:	f200 8249 	bhi.w	80064fc <UART_SetConfig+0x5c8>
 800606a:	e8df f012 	tbh	[pc, r2, lsl #1]
 800606e:	0216      	.short	0x0216
 8006070:	0247021c 	.word	0x0247021c
 8006074:	021f0247 	.word	0x021f0247
 8006078:	02470247 	.word	0x02470247
 800607c:	02240247 	.word	0x02240247
 8006080:	02470247 	.word	0x02470247
 8006084:	02470247 	.word	0x02470247
 8006088:	02470247 	.word	0x02470247
 800608c:	02290247 	.word	0x02290247
 8006090:	02470247 	.word	0x02470247
 8006094:	02470247 	.word	0x02470247
 8006098:	02470247 	.word	0x02470247
 800609c:	02470247 	.word	0x02470247
 80060a0:	02470247 	.word	0x02470247
 80060a4:	02470247 	.word	0x02470247
 80060a8:	02470247 	.word	0x02470247
 80060ac:	02350247 	.word	0x02350247
  UART_GETCLOCKSOURCE(huart, clocksource);
 80060b0:	4a3a      	ldr	r2, [pc, #232]	@ (800619c <UART_SetConfig+0x268>)
 80060b2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80060b4:	f002 0207 	and.w	r2, r2, #7
 80060b8:	2a05      	cmp	r2, #5
 80060ba:	d811      	bhi.n	80060e0 <UART_SetConfig+0x1ac>
 80060bc:	e8df f012 	tbh	[pc, r2, lsl #1]
 80060c0:	00e10006 	.word	0x00e10006
 80060c4:	000a0008 	.word	0x000a0008
 80060c8:	000e000c 	.word	0x000e000c
 80060cc:	2200      	movs	r2, #0
 80060ce:	e7bd      	b.n	800604c <UART_SetConfig+0x118>
 80060d0:	2208      	movs	r2, #8
 80060d2:	e7bb      	b.n	800604c <UART_SetConfig+0x118>
 80060d4:	2210      	movs	r2, #16
 80060d6:	e7b9      	b.n	800604c <UART_SetConfig+0x118>
 80060d8:	2220      	movs	r2, #32
 80060da:	e7b7      	b.n	800604c <UART_SetConfig+0x118>
 80060dc:	2240      	movs	r2, #64	@ 0x40
 80060de:	e7b5      	b.n	800604c <UART_SetConfig+0x118>
 80060e0:	2280      	movs	r2, #128	@ 0x80
 80060e2:	e7b3      	b.n	800604c <UART_SetConfig+0x118>
 80060e4:	4a2d      	ldr	r2, [pc, #180]	@ (800619c <UART_SetConfig+0x268>)
 80060e6:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80060e8:	f002 0207 	and.w	r2, r2, #7
 80060ec:	2a05      	cmp	r2, #5
 80060ee:	d80e      	bhi.n	800610e <UART_SetConfig+0x1da>
 80060f0:	e8df f002 	tbb	[pc, r2]
 80060f4:	0705c903 	.word	0x0705c903
 80060f8:	0b09      	.short	0x0b09
 80060fa:	2200      	movs	r2, #0
 80060fc:	e7a6      	b.n	800604c <UART_SetConfig+0x118>
 80060fe:	2208      	movs	r2, #8
 8006100:	e7a4      	b.n	800604c <UART_SetConfig+0x118>
 8006102:	2210      	movs	r2, #16
 8006104:	e7a2      	b.n	800604c <UART_SetConfig+0x118>
 8006106:	2220      	movs	r2, #32
 8006108:	e7a0      	b.n	800604c <UART_SetConfig+0x118>
 800610a:	2240      	movs	r2, #64	@ 0x40
 800610c:	e79e      	b.n	800604c <UART_SetConfig+0x118>
 800610e:	2280      	movs	r2, #128	@ 0x80
 8006110:	e79c      	b.n	800604c <UART_SetConfig+0x118>
 8006112:	4a22      	ldr	r2, [pc, #136]	@ (800619c <UART_SetConfig+0x268>)
 8006114:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006116:	f002 0207 	and.w	r2, r2, #7
 800611a:	2a05      	cmp	r2, #5
 800611c:	d80e      	bhi.n	800613c <UART_SetConfig+0x208>
 800611e:	e8df f002 	tbb	[pc, r2]
 8006122:	b403      	.short	0xb403
 8006124:	0b090705 	.word	0x0b090705
 8006128:	2200      	movs	r2, #0
 800612a:	e78f      	b.n	800604c <UART_SetConfig+0x118>
 800612c:	2208      	movs	r2, #8
 800612e:	e78d      	b.n	800604c <UART_SetConfig+0x118>
 8006130:	2210      	movs	r2, #16
 8006132:	e78b      	b.n	800604c <UART_SetConfig+0x118>
 8006134:	2220      	movs	r2, #32
 8006136:	e789      	b.n	800604c <UART_SetConfig+0x118>
 8006138:	2240      	movs	r2, #64	@ 0x40
 800613a:	e787      	b.n	800604c <UART_SetConfig+0x118>
 800613c:	2280      	movs	r2, #128	@ 0x80
 800613e:	e785      	b.n	800604c <UART_SetConfig+0x118>
 8006140:	4a16      	ldr	r2, [pc, #88]	@ (800619c <UART_SetConfig+0x268>)
 8006142:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006144:	f002 0207 	and.w	r2, r2, #7
 8006148:	2a05      	cmp	r2, #5
 800614a:	d80e      	bhi.n	800616a <UART_SetConfig+0x236>
 800614c:	e8df f002 	tbb	[pc, r2]
 8006150:	07059f03 	.word	0x07059f03
 8006154:	0b09      	.short	0x0b09
 8006156:	2200      	movs	r2, #0
 8006158:	e778      	b.n	800604c <UART_SetConfig+0x118>
 800615a:	2208      	movs	r2, #8
 800615c:	e776      	b.n	800604c <UART_SetConfig+0x118>
 800615e:	2210      	movs	r2, #16
 8006160:	e774      	b.n	800604c <UART_SetConfig+0x118>
 8006162:	2220      	movs	r2, #32
 8006164:	e772      	b.n	800604c <UART_SetConfig+0x118>
 8006166:	2240      	movs	r2, #64	@ 0x40
 8006168:	e770      	b.n	800604c <UART_SetConfig+0x118>
 800616a:	2280      	movs	r2, #128	@ 0x80
 800616c:	e76e      	b.n	800604c <UART_SetConfig+0x118>
 800616e:	bf00      	nop
 8006170:	cfff69f3 	.word	0xcfff69f3
 8006174:	58000c00 	.word	0x58000c00
 8006178:	11fff4ff 	.word	0x11fff4ff
 800617c:	40011000 	.word	0x40011000
 8006180:	40004400 	.word	0x40004400
 8006184:	40004800 	.word	0x40004800
 8006188:	40004c00 	.word	0x40004c00
 800618c:	40005000 	.word	0x40005000
 8006190:	40011400 	.word	0x40011400
 8006194:	40007800 	.word	0x40007800
 8006198:	40007c00 	.word	0x40007c00
 800619c:	58024400 	.word	0x58024400
 80061a0:	4a7d      	ldr	r2, [pc, #500]	@ (8006398 <UART_SetConfig+0x464>)
 80061a2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80061a4:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 80061a8:	2a28      	cmp	r2, #40	@ 0x28
 80061aa:	d820      	bhi.n	80061ee <UART_SetConfig+0x2ba>
 80061ac:	e8df f002 	tbb	[pc, r2]
 80061b0:	1f1f1f15 	.word	0x1f1f1f15
 80061b4:	1f1f1f1f 	.word	0x1f1f1f1f
 80061b8:	1f1f1f71 	.word	0x1f1f1f71
 80061bc:	1f1f1f1f 	.word	0x1f1f1f1f
 80061c0:	1f1f1f17 	.word	0x1f1f1f17
 80061c4:	1f1f1f1f 	.word	0x1f1f1f1f
 80061c8:	1f1f1f19 	.word	0x1f1f1f19
 80061cc:	1f1f1f1f 	.word	0x1f1f1f1f
 80061d0:	1f1f1f1b 	.word	0x1f1f1f1b
 80061d4:	1f1f1f1f 	.word	0x1f1f1f1f
 80061d8:	1d          	.byte	0x1d
 80061d9:	00          	.byte	0x00
 80061da:	2201      	movs	r2, #1
 80061dc:	e736      	b.n	800604c <UART_SetConfig+0x118>
 80061de:	2208      	movs	r2, #8
 80061e0:	e734      	b.n	800604c <UART_SetConfig+0x118>
 80061e2:	2210      	movs	r2, #16
 80061e4:	e732      	b.n	800604c <UART_SetConfig+0x118>
 80061e6:	2220      	movs	r2, #32
 80061e8:	e730      	b.n	800604c <UART_SetConfig+0x118>
 80061ea:	2240      	movs	r2, #64	@ 0x40
 80061ec:	e72e      	b.n	800604c <UART_SetConfig+0x118>
 80061ee:	2280      	movs	r2, #128	@ 0x80
 80061f0:	e72c      	b.n	800604c <UART_SetConfig+0x118>
 80061f2:	4a69      	ldr	r2, [pc, #420]	@ (8006398 <UART_SetConfig+0x464>)
 80061f4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80061f6:	f002 0207 	and.w	r2, r2, #7
 80061fa:	2a05      	cmp	r2, #5
 80061fc:	d80e      	bhi.n	800621c <UART_SetConfig+0x2e8>
 80061fe:	e8df f002 	tbb	[pc, r2]
 8006202:	4a03      	.short	0x4a03
 8006204:	0b090705 	.word	0x0b090705
 8006208:	2200      	movs	r2, #0
 800620a:	e71f      	b.n	800604c <UART_SetConfig+0x118>
 800620c:	2208      	movs	r2, #8
 800620e:	e71d      	b.n	800604c <UART_SetConfig+0x118>
 8006210:	2210      	movs	r2, #16
 8006212:	e71b      	b.n	800604c <UART_SetConfig+0x118>
 8006214:	2220      	movs	r2, #32
 8006216:	e719      	b.n	800604c <UART_SetConfig+0x118>
 8006218:	2240      	movs	r2, #64	@ 0x40
 800621a:	e717      	b.n	800604c <UART_SetConfig+0x118>
 800621c:	2280      	movs	r2, #128	@ 0x80
 800621e:	e715      	b.n	800604c <UART_SetConfig+0x118>
 8006220:	4a5d      	ldr	r2, [pc, #372]	@ (8006398 <UART_SetConfig+0x464>)
 8006222:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006224:	f002 0207 	and.w	r2, r2, #7
 8006228:	2a05      	cmp	r2, #5
 800622a:	d80e      	bhi.n	800624a <UART_SetConfig+0x316>
 800622c:	e8df f002 	tbb	[pc, r2]
 8006230:	07053503 	.word	0x07053503
 8006234:	0b09      	.short	0x0b09
 8006236:	2200      	movs	r2, #0
 8006238:	e708      	b.n	800604c <UART_SetConfig+0x118>
 800623a:	2208      	movs	r2, #8
 800623c:	e706      	b.n	800604c <UART_SetConfig+0x118>
 800623e:	2210      	movs	r2, #16
 8006240:	e704      	b.n	800604c <UART_SetConfig+0x118>
 8006242:	2220      	movs	r2, #32
 8006244:	e702      	b.n	800604c <UART_SetConfig+0x118>
 8006246:	2240      	movs	r2, #64	@ 0x40
 8006248:	e700      	b.n	800604c <UART_SetConfig+0x118>
 800624a:	2280      	movs	r2, #128	@ 0x80
 800624c:	e6fe      	b.n	800604c <UART_SetConfig+0x118>
 800624e:	f502 320e 	add.w	r2, r2, #145408	@ 0x23800
 8006252:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8006254:	f002 0207 	and.w	r2, r2, #7
 8006258:	2a05      	cmp	r2, #5
 800625a:	d80e      	bhi.n	800627a <UART_SetConfig+0x346>
 800625c:	e8df f002 	tbb	[pc, r2]
 8006260:	07051f03 	.word	0x07051f03
 8006264:	0b09      	.short	0x0b09
 8006266:	2202      	movs	r2, #2
 8006268:	e6f0      	b.n	800604c <UART_SetConfig+0x118>
 800626a:	2208      	movs	r2, #8
 800626c:	e6ee      	b.n	800604c <UART_SetConfig+0x118>
 800626e:	2210      	movs	r2, #16
 8006270:	e6ec      	b.n	800604c <UART_SetConfig+0x118>
 8006272:	2220      	movs	r2, #32
 8006274:	e6ea      	b.n	800604c <UART_SetConfig+0x118>
 8006276:	2240      	movs	r2, #64	@ 0x40
 8006278:	e6e8      	b.n	800604c <UART_SetConfig+0x118>
 800627a:	2280      	movs	r2, #128	@ 0x80
 800627c:	e6e6      	b.n	800604c <UART_SetConfig+0x118>
 800627e:	2204      	movs	r2, #4
 8006280:	e6e4      	b.n	800604c <UART_SetConfig+0x118>
 8006282:	2204      	movs	r2, #4
 8006284:	e6e2      	b.n	800604c <UART_SetConfig+0x118>
 8006286:	2204      	movs	r2, #4
 8006288:	e6e0      	b.n	800604c <UART_SetConfig+0x118>
 800628a:	2204      	movs	r2, #4
 800628c:	e6de      	b.n	800604c <UART_SetConfig+0x118>
 800628e:	2204      	movs	r2, #4
 8006290:	e6dc      	b.n	800604c <UART_SetConfig+0x118>
 8006292:	2204      	movs	r2, #4
 8006294:	e6da      	b.n	800604c <UART_SetConfig+0x118>
 8006296:	2204      	movs	r2, #4
 8006298:	e6d8      	b.n	800604c <UART_SetConfig+0x118>
 800629a:	2204      	movs	r2, #4
 800629c:	e6d6      	b.n	800604c <UART_SetConfig+0x118>
 800629e:	2204      	movs	r2, #4
 80062a0:	e6d4      	b.n	800604c <UART_SetConfig+0x118>
    switch (clocksource)
 80062a2:	2a20      	cmp	r2, #32
 80062a4:	d827      	bhi.n	80062f6 <UART_SetConfig+0x3c2>
 80062a6:	2a02      	cmp	r2, #2
 80062a8:	f0c0 811a 	bcc.w	80064e0 <UART_SetConfig+0x5ac>
 80062ac:	3a02      	subs	r2, #2
 80062ae:	2a1e      	cmp	r2, #30
 80062b0:	f200 8118 	bhi.w	80064e4 <UART_SetConfig+0x5b0>
 80062b4:	e8df f012 	tbh	[pc, r2, lsl #1]
 80062b8:	01160050 	.word	0x01160050
 80062bc:	01160056 	.word	0x01160056
 80062c0:	01160116 	.word	0x01160116
 80062c4:	0116005b 	.word	0x0116005b
 80062c8:	01160116 	.word	0x01160116
 80062cc:	01160116 	.word	0x01160116
 80062d0:	01160116 	.word	0x01160116
 80062d4:	01160060 	.word	0x01160060
 80062d8:	01160116 	.word	0x01160116
 80062dc:	01160116 	.word	0x01160116
 80062e0:	01160116 	.word	0x01160116
 80062e4:	01160116 	.word	0x01160116
 80062e8:	01160116 	.word	0x01160116
 80062ec:	01160116 	.word	0x01160116
 80062f0:	01160116 	.word	0x01160116
 80062f4:	006c      	.short	0x006c
 80062f6:	2a40      	cmp	r2, #64	@ 0x40
 80062f8:	d12c      	bne.n	8006354 <UART_SetConfig+0x420>
        pclk = (uint32_t) LSE_VALUE;
 80062fa:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80062fe:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006300:	4b26      	ldr	r3, [pc, #152]	@ (800639c <UART_SetConfig+0x468>)
 8006302:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8006306:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800630a:	6865      	ldr	r5, [r4, #4]
 800630c:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8006310:	4299      	cmp	r1, r3
 8006312:	f200 80e9 	bhi.w	80064e8 <UART_SetConfig+0x5b4>
 8006316:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800631a:	f200 80e7 	bhi.w	80064ec <UART_SetConfig+0x5b8>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800631e:	2600      	movs	r6, #0
 8006320:	4633      	mov	r3, r6
 8006322:	4631      	mov	r1, r6
 8006324:	f7fa f80c 	bl	8000340 <__aeabi_uldivmod>
 8006328:	0209      	lsls	r1, r1, #8
 800632a:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800632e:	0200      	lsls	r0, r0, #8
 8006330:	086b      	lsrs	r3, r5, #1
 8006332:	18c0      	adds	r0, r0, r3
 8006334:	462a      	mov	r2, r5
 8006336:	4633      	mov	r3, r6
 8006338:	f141 0100 	adc.w	r1, r1, #0
 800633c:	f7fa f800 	bl	8000340 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006340:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8006344:	4b16      	ldr	r3, [pc, #88]	@ (80063a0 <UART_SetConfig+0x46c>)
 8006346:	429a      	cmp	r2, r3
 8006348:	f200 80d2 	bhi.w	80064f0 <UART_SetConfig+0x5bc>
          huart->Instance->BRR = usartdiv;
 800634c:	6823      	ldr	r3, [r4, #0]
 800634e:	60d8      	str	r0, [r3, #12]
 8006350:	4630      	mov	r0, r6
 8006352:	e0d4      	b.n	80064fe <UART_SetConfig+0x5ca>
    switch (clocksource)
 8006354:	2001      	movs	r0, #1
 8006356:	e0d2      	b.n	80064fe <UART_SetConfig+0x5ca>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006358:	f7fd ff5a 	bl	8004210 <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 800635c:	2800      	cmp	r0, #0
 800635e:	d1ce      	bne.n	80062fe <UART_SetConfig+0x3ca>
 8006360:	2000      	movs	r0, #0
 8006362:	e0cc      	b.n	80064fe <UART_SetConfig+0x5ca>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006364:	a803      	add	r0, sp, #12
 8006366:	f7fd ff65 	bl	8004234 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800636a:	9804      	ldr	r0, [sp, #16]
        break;
 800636c:	e7f6      	b.n	800635c <UART_SetConfig+0x428>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800636e:	4668      	mov	r0, sp
 8006370:	f7fe f860 	bl	8004434 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006374:	9801      	ldr	r0, [sp, #4]
        break;
 8006376:	e7f1      	b.n	800635c <UART_SetConfig+0x428>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006378:	4b07      	ldr	r3, [pc, #28]	@ (8006398 <UART_SetConfig+0x464>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f013 0f20 	tst.w	r3, #32
 8006380:	d008      	beq.n	8006394 <UART_SetConfig+0x460>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006382:	4b05      	ldr	r3, [pc, #20]	@ (8006398 <UART_SetConfig+0x464>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800638a:	4806      	ldr	r0, [pc, #24]	@ (80063a4 <UART_SetConfig+0x470>)
 800638c:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800638e:	e7b6      	b.n	80062fe <UART_SetConfig+0x3ca>
    switch (clocksource)
 8006390:	4805      	ldr	r0, [pc, #20]	@ (80063a8 <UART_SetConfig+0x474>)
 8006392:	e7b4      	b.n	80062fe <UART_SetConfig+0x3ca>
          pclk = (uint32_t) HSI_VALUE;
 8006394:	4803      	ldr	r0, [pc, #12]	@ (80063a4 <UART_SetConfig+0x470>)
 8006396:	e7b2      	b.n	80062fe <UART_SetConfig+0x3ca>
 8006398:	58024400 	.word	0x58024400
 800639c:	0800a660 	.word	0x0800a660
 80063a0:	000ffcff 	.word	0x000ffcff
 80063a4:	03d09000 	.word	0x03d09000
 80063a8:	003d0900 	.word	0x003d0900
    switch (clocksource)
 80063ac:	2a20      	cmp	r2, #32
 80063ae:	d815      	bhi.n	80063dc <UART_SetConfig+0x4a8>
 80063b0:	2a20      	cmp	r2, #32
 80063b2:	f200 809f 	bhi.w	80064f4 <UART_SetConfig+0x5c0>
 80063b6:	e8df f002 	tbb	[pc, r2]
 80063ba:	3731      	.short	0x3731
 80063bc:	9d3a9d9d 	.word	0x9d3a9d9d
 80063c0:	9d3f9d9d 	.word	0x9d3f9d9d
 80063c4:	9d9d9d9d 	.word	0x9d9d9d9d
 80063c8:	9d449d9d 	.word	0x9d449d9d
 80063cc:	9d9d9d9d 	.word	0x9d9d9d9d
 80063d0:	9d9d9d9d 	.word	0x9d9d9d9d
 80063d4:	9d9d9d9d 	.word	0x9d9d9d9d
 80063d8:	9d9d      	.short	0x9d9d
 80063da:	50          	.byte	0x50
 80063db:	00          	.byte	0x00
 80063dc:	2a40      	cmp	r2, #64	@ 0x40
 80063de:	d11b      	bne.n	8006418 <UART_SetConfig+0x4e4>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80063e0:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80063e2:	4b4d      	ldr	r3, [pc, #308]	@ (8006518 <UART_SetConfig+0x5e4>)
 80063e4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80063e8:	fbb0 f0f3 	udiv	r0, r0, r3
 80063ec:	6862      	ldr	r2, [r4, #4]
 80063ee:	0853      	lsrs	r3, r2, #1
 80063f0:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80063f4:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063f8:	f1a3 0110 	sub.w	r1, r3, #16
 80063fc:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8006400:	4291      	cmp	r1, r2
 8006402:	d879      	bhi.n	80064f8 <UART_SetConfig+0x5c4>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006404:	b29a      	uxth	r2, r3
 8006406:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800640a:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800640e:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8006410:	6822      	ldr	r2, [r4, #0]
 8006412:	60d3      	str	r3, [r2, #12]
 8006414:	2000      	movs	r0, #0
 8006416:	e072      	b.n	80064fe <UART_SetConfig+0x5ca>
    switch (clocksource)
 8006418:	2001      	movs	r0, #1
 800641a:	e070      	b.n	80064fe <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 800641c:	f7fd f870 	bl	8003500 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8006420:	2800      	cmp	r0, #0
 8006422:	d1dd      	bne.n	80063e0 <UART_SetConfig+0x4ac>
 8006424:	2000      	movs	r0, #0
 8006426:	e06a      	b.n	80064fe <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006428:	f7fd f87c 	bl	8003524 <HAL_RCC_GetPCLK2Freq>
        break;
 800642c:	e7f8      	b.n	8006420 <UART_SetConfig+0x4ec>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800642e:	a803      	add	r0, sp, #12
 8006430:	f7fd ff00 	bl	8004234 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006434:	9804      	ldr	r0, [sp, #16]
        break;
 8006436:	e7f3      	b.n	8006420 <UART_SetConfig+0x4ec>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006438:	4668      	mov	r0, sp
 800643a:	f7fd fffb 	bl	8004434 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800643e:	9801      	ldr	r0, [sp, #4]
        break;
 8006440:	e7ee      	b.n	8006420 <UART_SetConfig+0x4ec>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006442:	4b36      	ldr	r3, [pc, #216]	@ (800651c <UART_SetConfig+0x5e8>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f013 0f20 	tst.w	r3, #32
 800644a:	d008      	beq.n	800645e <UART_SetConfig+0x52a>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800644c:	4b33      	ldr	r3, [pc, #204]	@ (800651c <UART_SetConfig+0x5e8>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006454:	4832      	ldr	r0, [pc, #200]	@ (8006520 <UART_SetConfig+0x5ec>)
 8006456:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8006458:	e7c2      	b.n	80063e0 <UART_SetConfig+0x4ac>
    switch (clocksource)
 800645a:	4832      	ldr	r0, [pc, #200]	@ (8006524 <UART_SetConfig+0x5f0>)
 800645c:	e7c0      	b.n	80063e0 <UART_SetConfig+0x4ac>
          pclk = (uint32_t) HSI_VALUE;
 800645e:	4830      	ldr	r0, [pc, #192]	@ (8006520 <UART_SetConfig+0x5ec>)
 8006460:	e7be      	b.n	80063e0 <UART_SetConfig+0x4ac>
    switch (clocksource)
 8006462:	2a40      	cmp	r2, #64	@ 0x40
 8006464:	d117      	bne.n	8006496 <UART_SetConfig+0x562>
        pclk = (uint32_t) LSE_VALUE;
 8006466:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800646a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800646c:	4b2a      	ldr	r3, [pc, #168]	@ (8006518 <UART_SetConfig+0x5e4>)
 800646e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006472:	fbb0 f0f3 	udiv	r0, r0, r3
 8006476:	6863      	ldr	r3, [r4, #4]
 8006478:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800647c:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006480:	f1a0 0210 	sub.w	r2, r0, #16
 8006484:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8006488:	429a      	cmp	r2, r3
 800648a:	d842      	bhi.n	8006512 <UART_SetConfig+0x5de>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800648c:	6823      	ldr	r3, [r4, #0]
 800648e:	b280      	uxth	r0, r0
 8006490:	60d8      	str	r0, [r3, #12]
 8006492:	2000      	movs	r0, #0
 8006494:	e033      	b.n	80064fe <UART_SetConfig+0x5ca>
    switch (clocksource)
 8006496:	2001      	movs	r0, #1
 8006498:	e031      	b.n	80064fe <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 800649a:	f7fd f831 	bl	8003500 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800649e:	2800      	cmp	r0, #0
 80064a0:	d1e3      	bne.n	800646a <UART_SetConfig+0x536>
 80064a2:	2000      	movs	r0, #0
 80064a4:	e02b      	b.n	80064fe <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK2Freq();
 80064a6:	f7fd f83d 	bl	8003524 <HAL_RCC_GetPCLK2Freq>
        break;
 80064aa:	e7f8      	b.n	800649e <UART_SetConfig+0x56a>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80064ac:	a803      	add	r0, sp, #12
 80064ae:	f7fd fec1 	bl	8004234 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80064b2:	9804      	ldr	r0, [sp, #16]
        break;
 80064b4:	e7f3      	b.n	800649e <UART_SetConfig+0x56a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80064b6:	4668      	mov	r0, sp
 80064b8:	f7fd ffbc 	bl	8004434 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80064bc:	9801      	ldr	r0, [sp, #4]
        break;
 80064be:	e7ee      	b.n	800649e <UART_SetConfig+0x56a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80064c0:	4b16      	ldr	r3, [pc, #88]	@ (800651c <UART_SetConfig+0x5e8>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f013 0f20 	tst.w	r3, #32
 80064c8:	d008      	beq.n	80064dc <UART_SetConfig+0x5a8>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80064ca:	4b14      	ldr	r3, [pc, #80]	@ (800651c <UART_SetConfig+0x5e8>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80064d2:	4813      	ldr	r0, [pc, #76]	@ (8006520 <UART_SetConfig+0x5ec>)
 80064d4:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 80064d6:	e7c8      	b.n	800646a <UART_SetConfig+0x536>
    switch (clocksource)
 80064d8:	4812      	ldr	r0, [pc, #72]	@ (8006524 <UART_SetConfig+0x5f0>)
 80064da:	e7c6      	b.n	800646a <UART_SetConfig+0x536>
          pclk = (uint32_t) HSI_VALUE;
 80064dc:	4810      	ldr	r0, [pc, #64]	@ (8006520 <UART_SetConfig+0x5ec>)
 80064de:	e7c4      	b.n	800646a <UART_SetConfig+0x536>
    switch (clocksource)
 80064e0:	2001      	movs	r0, #1
 80064e2:	e00c      	b.n	80064fe <UART_SetConfig+0x5ca>
 80064e4:	2001      	movs	r0, #1
 80064e6:	e00a      	b.n	80064fe <UART_SetConfig+0x5ca>
        ret = HAL_ERROR;
 80064e8:	2001      	movs	r0, #1
 80064ea:	e008      	b.n	80064fe <UART_SetConfig+0x5ca>
 80064ec:	2001      	movs	r0, #1
 80064ee:	e006      	b.n	80064fe <UART_SetConfig+0x5ca>
          ret = HAL_ERROR;
 80064f0:	2001      	movs	r0, #1
 80064f2:	e004      	b.n	80064fe <UART_SetConfig+0x5ca>
    switch (clocksource)
 80064f4:	2001      	movs	r0, #1
 80064f6:	e002      	b.n	80064fe <UART_SetConfig+0x5ca>
        ret = HAL_ERROR;
 80064f8:	2001      	movs	r0, #1
 80064fa:	e000      	b.n	80064fe <UART_SetConfig+0x5ca>
    switch (clocksource)
 80064fc:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 80064fe:	2301      	movs	r3, #1
 8006500:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006504:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8006508:	2300      	movs	r3, #0
 800650a:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 800650c:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 800650e:	b006      	add	sp, #24
 8006510:	bd70      	pop	{r4, r5, r6, pc}
        ret = HAL_ERROR;
 8006512:	2001      	movs	r0, #1
 8006514:	e7f3      	b.n	80064fe <UART_SetConfig+0x5ca>
 8006516:	bf00      	nop
 8006518:	0800a660 	.word	0x0800a660
 800651c:	58024400 	.word	0x58024400
 8006520:	03d09000 	.word	0x03d09000
 8006524:	003d0900 	.word	0x003d0900

08006528 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006528:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800652a:	f013 0f08 	tst.w	r3, #8
 800652e:	d006      	beq.n	800653e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006530:	6802      	ldr	r2, [r0, #0]
 8006532:	6853      	ldr	r3, [r2, #4]
 8006534:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006538:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800653a:	430b      	orrs	r3, r1
 800653c:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800653e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8006540:	f013 0f01 	tst.w	r3, #1
 8006544:	d006      	beq.n	8006554 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006546:	6802      	ldr	r2, [r0, #0]
 8006548:	6853      	ldr	r3, [r2, #4]
 800654a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800654e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8006550:	430b      	orrs	r3, r1
 8006552:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006554:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8006556:	f013 0f02 	tst.w	r3, #2
 800655a:	d006      	beq.n	800656a <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800655c:	6802      	ldr	r2, [r0, #0]
 800655e:	6853      	ldr	r3, [r2, #4]
 8006560:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006564:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8006566:	430b      	orrs	r3, r1
 8006568:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800656a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800656c:	f013 0f04 	tst.w	r3, #4
 8006570:	d006      	beq.n	8006580 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006572:	6802      	ldr	r2, [r0, #0]
 8006574:	6853      	ldr	r3, [r2, #4]
 8006576:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800657a:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 800657c:	430b      	orrs	r3, r1
 800657e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006580:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8006582:	f013 0f10 	tst.w	r3, #16
 8006586:	d006      	beq.n	8006596 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006588:	6802      	ldr	r2, [r0, #0]
 800658a:	6893      	ldr	r3, [r2, #8]
 800658c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006590:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8006592:	430b      	orrs	r3, r1
 8006594:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006596:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8006598:	f013 0f20 	tst.w	r3, #32
 800659c:	d006      	beq.n	80065ac <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800659e:	6802      	ldr	r2, [r0, #0]
 80065a0:	6893      	ldr	r3, [r2, #8]
 80065a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80065a6:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 80065a8:	430b      	orrs	r3, r1
 80065aa:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80065ac:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80065ae:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80065b2:	d00a      	beq.n	80065ca <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80065b4:	6802      	ldr	r2, [r0, #0]
 80065b6:	6853      	ldr	r3, [r2, #4]
 80065b8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80065bc:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 80065be:	430b      	orrs	r3, r1
 80065c0:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80065c2:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80065c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065c8:	d00b      	beq.n	80065e2 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80065ca:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80065cc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80065d0:	d006      	beq.n	80065e0 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065d2:	6802      	ldr	r2, [r0, #0]
 80065d4:	6853      	ldr	r3, [r2, #4]
 80065d6:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80065da:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 80065dc:	430b      	orrs	r3, r1
 80065de:	6053      	str	r3, [r2, #4]
}
 80065e0:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80065e2:	6802      	ldr	r2, [r0, #0]
 80065e4:	6853      	ldr	r3, [r2, #4]
 80065e6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80065ea:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 80065ec:	430b      	orrs	r3, r1
 80065ee:	6053      	str	r3, [r2, #4]
 80065f0:	e7eb      	b.n	80065ca <UART_AdvFeatureConfig+0xa2>

080065f2 <UART_WaitOnFlagUntilTimeout>:
{
 80065f2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065f6:	4605      	mov	r5, r0
 80065f8:	460e      	mov	r6, r1
 80065fa:	4617      	mov	r7, r2
 80065fc:	4699      	mov	r9, r3
 80065fe:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006602:	682b      	ldr	r3, [r5, #0]
 8006604:	69dc      	ldr	r4, [r3, #28]
 8006606:	ea36 0404 	bics.w	r4, r6, r4
 800660a:	bf0c      	ite	eq
 800660c:	2401      	moveq	r4, #1
 800660e:	2400      	movne	r4, #0
 8006610:	42bc      	cmp	r4, r7
 8006612:	d13a      	bne.n	800668a <UART_WaitOnFlagUntilTimeout+0x98>
    if (Timeout != HAL_MAX_DELAY)
 8006614:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006618:	d0f3      	beq.n	8006602 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800661a:	f7fa fb17 	bl	8000c4c <HAL_GetTick>
 800661e:	eba0 0009 	sub.w	r0, r0, r9
 8006622:	4540      	cmp	r0, r8
 8006624:	d834      	bhi.n	8006690 <UART_WaitOnFlagUntilTimeout+0x9e>
 8006626:	f1b8 0f00 	cmp.w	r8, #0
 800662a:	d033      	beq.n	8006694 <UART_WaitOnFlagUntilTimeout+0xa2>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800662c:	682b      	ldr	r3, [r5, #0]
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	f012 0f04 	tst.w	r2, #4
 8006634:	d0e5      	beq.n	8006602 <UART_WaitOnFlagUntilTimeout+0x10>
 8006636:	f1b6 0240 	subs.w	r2, r6, #64	@ 0x40
 800663a:	bf18      	it	ne
 800663c:	2201      	movne	r2, #1
 800663e:	2e80      	cmp	r6, #128	@ 0x80
 8006640:	d0df      	beq.n	8006602 <UART_WaitOnFlagUntilTimeout+0x10>
 8006642:	2a00      	cmp	r2, #0
 8006644:	d0dd      	beq.n	8006602 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006646:	69da      	ldr	r2, [r3, #28]
 8006648:	f012 0f08 	tst.w	r2, #8
 800664c:	d111      	bne.n	8006672 <UART_WaitOnFlagUntilTimeout+0x80>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800664e:	69da      	ldr	r2, [r3, #28]
 8006650:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8006654:	d0d5      	beq.n	8006602 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006656:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800665a:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 800665c:	4628      	mov	r0, r5
 800665e:	f7ff fc3d 	bl	8005edc <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006662:	2320      	movs	r3, #32
 8006664:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8006668:	2300      	movs	r3, #0
 800666a:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 800666e:	2003      	movs	r0, #3
 8006670:	e00c      	b.n	800668c <UART_WaitOnFlagUntilTimeout+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006672:	2408      	movs	r4, #8
 8006674:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8006676:	4628      	mov	r0, r5
 8006678:	f7ff fc30 	bl	8005edc <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800667c:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8006680:	2300      	movs	r3, #0
 8006682:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 8006686:	2001      	movs	r0, #1
 8006688:	e000      	b.n	800668c <UART_WaitOnFlagUntilTimeout+0x9a>
  return HAL_OK;
 800668a:	2000      	movs	r0, #0
}
 800668c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8006690:	2003      	movs	r0, #3
 8006692:	e7fb      	b.n	800668c <UART_WaitOnFlagUntilTimeout+0x9a>
 8006694:	2003      	movs	r0, #3
 8006696:	e7f9      	b.n	800668c <UART_WaitOnFlagUntilTimeout+0x9a>

08006698 <UART_CheckIdleState>:
{
 8006698:	b530      	push	{r4, r5, lr}
 800669a:	b083      	sub	sp, #12
 800669c:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800669e:	2300      	movs	r3, #0
 80066a0:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 80066a4:	f7fa fad2 	bl	8000c4c <HAL_GetTick>
 80066a8:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80066aa:	6822      	ldr	r2, [r4, #0]
 80066ac:	6812      	ldr	r2, [r2, #0]
 80066ae:	f012 0f08 	tst.w	r2, #8
 80066b2:	d110      	bne.n	80066d6 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80066b4:	6823      	ldr	r3, [r4, #0]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f013 0f04 	tst.w	r3, #4
 80066bc:	d128      	bne.n	8006710 <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 80066be:	2320      	movs	r3, #32
 80066c0:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80066c4:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066c8:	2000      	movs	r0, #0
 80066ca:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066cc:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 80066ce:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 80066d2:	b003      	add	sp, #12
 80066d4:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066d6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80066da:	9300      	str	r3, [sp, #0]
 80066dc:	4603      	mov	r3, r0
 80066de:	2200      	movs	r2, #0
 80066e0:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80066e4:	4620      	mov	r0, r4
 80066e6:	f7ff ff84 	bl	80065f2 <UART_WaitOnFlagUntilTimeout>
 80066ea:	2800      	cmp	r0, #0
 80066ec:	d0e2      	beq.n	80066b4 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80066ee:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f0:	e852 3f00 	ldrex	r3, [r2]
 80066f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f8:	e842 3100 	strex	r1, r3, [r2]
 80066fc:	2900      	cmp	r1, #0
 80066fe:	d1f6      	bne.n	80066ee <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8006700:	2320      	movs	r3, #32
 8006702:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 8006706:	2300      	movs	r3, #0
 8006708:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 800670c:	2003      	movs	r0, #3
 800670e:	e7e0      	b.n	80066d2 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006710:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006714:	9300      	str	r3, [sp, #0]
 8006716:	462b      	mov	r3, r5
 8006718:	2200      	movs	r2, #0
 800671a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800671e:	4620      	mov	r0, r4
 8006720:	f7ff ff67 	bl	80065f2 <UART_WaitOnFlagUntilTimeout>
 8006724:	2800      	cmp	r0, #0
 8006726:	d0ca      	beq.n	80066be <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006728:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800672a:	e852 3f00 	ldrex	r3, [r2]
 800672e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006732:	e842 3100 	strex	r1, r3, [r2]
 8006736:	2900      	cmp	r1, #0
 8006738:	d1f6      	bne.n	8006728 <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800673a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800673c:	f102 0308 	add.w	r3, r2, #8
 8006740:	e853 3f00 	ldrex	r3, [r3]
 8006744:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006748:	3208      	adds	r2, #8
 800674a:	e842 3100 	strex	r1, r3, [r2]
 800674e:	2900      	cmp	r1, #0
 8006750:	d1f3      	bne.n	800673a <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 8006752:	2320      	movs	r3, #32
 8006754:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 8006758:	2300      	movs	r3, #0
 800675a:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 800675e:	2003      	movs	r0, #3
 8006760:	e7b7      	b.n	80066d2 <UART_CheckIdleState+0x3a>

08006762 <HAL_UART_Init>:
  if (huart == NULL)
 8006762:	b378      	cbz	r0, 80067c4 <HAL_UART_Init+0x62>
{
 8006764:	b510      	push	{r4, lr}
 8006766:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8006768:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 800676c:	b30b      	cbz	r3, 80067b2 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 800676e:	2324      	movs	r3, #36	@ 0x24
 8006770:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8006774:	6822      	ldr	r2, [r4, #0]
 8006776:	6813      	ldr	r3, [r2, #0]
 8006778:	f023 0301 	bic.w	r3, r3, #1
 800677c:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800677e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8006780:	b9e3      	cbnz	r3, 80067bc <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006782:	4620      	mov	r0, r4
 8006784:	f7ff fbd6 	bl	8005f34 <UART_SetConfig>
 8006788:	2801      	cmp	r0, #1
 800678a:	d011      	beq.n	80067b0 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800678c:	6822      	ldr	r2, [r4, #0]
 800678e:	6853      	ldr	r3, [r2, #4]
 8006790:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8006794:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006796:	6822      	ldr	r2, [r4, #0]
 8006798:	6893      	ldr	r3, [r2, #8]
 800679a:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800679e:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80067a0:	6822      	ldr	r2, [r4, #0]
 80067a2:	6813      	ldr	r3, [r2, #0]
 80067a4:	f043 0301 	orr.w	r3, r3, #1
 80067a8:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80067aa:	4620      	mov	r0, r4
 80067ac:	f7ff ff74 	bl	8006698 <UART_CheckIdleState>
}
 80067b0:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80067b2:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 80067b6:	f7fb f8ff 	bl	80019b8 <HAL_UART_MspInit>
 80067ba:	e7d8      	b.n	800676e <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 80067bc:	4620      	mov	r0, r4
 80067be:	f7ff feb3 	bl	8006528 <UART_AdvFeatureConfig>
 80067c2:	e7de      	b.n	8006782 <HAL_UART_Init+0x20>
    return HAL_ERROR;
 80067c4:	2001      	movs	r0, #1
}
 80067c6:	4770      	bx	lr

080067c8 <HAL_MultiProcessor_Init>:
  if (huart == NULL)
 80067c8:	2800      	cmp	r0, #0
 80067ca:	d042      	beq.n	8006852 <HAL_MultiProcessor_Init+0x8a>
{
 80067cc:	b570      	push	{r4, r5, r6, lr}
 80067ce:	460e      	mov	r6, r1
 80067d0:	4615      	mov	r5, r2
 80067d2:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80067d4:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80067d8:	b353      	cbz	r3, 8006830 <HAL_MultiProcessor_Init+0x68>
  huart->gState = HAL_UART_STATE_BUSY;
 80067da:	2324      	movs	r3, #36	@ 0x24
 80067dc:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 80067e0:	6822      	ldr	r2, [r4, #0]
 80067e2:	6813      	ldr	r3, [r2, #0]
 80067e4:	f023 0301 	bic.w	r3, r3, #1
 80067e8:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80067ea:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80067ec:	bb2b      	cbnz	r3, 800683a <HAL_MultiProcessor_Init+0x72>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80067ee:	4620      	mov	r0, r4
 80067f0:	f7ff fba0 	bl	8005f34 <UART_SetConfig>
 80067f4:	2801      	cmp	r0, #1
 80067f6:	d01a      	beq.n	800682e <HAL_MultiProcessor_Init+0x66>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80067f8:	6822      	ldr	r2, [r4, #0]
 80067fa:	6853      	ldr	r3, [r2, #4]
 80067fc:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8006800:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006802:	6822      	ldr	r2, [r4, #0]
 8006804:	6893      	ldr	r3, [r2, #8]
 8006806:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800680a:	6093      	str	r3, [r2, #8]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 800680c:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8006810:	d017      	beq.n	8006842 <HAL_MultiProcessor_Init+0x7a>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 8006812:	6822      	ldr	r2, [r4, #0]
 8006814:	6813      	ldr	r3, [r2, #0]
 8006816:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800681a:	432b      	orrs	r3, r5
 800681c:	6013      	str	r3, [r2, #0]
  __HAL_UART_ENABLE(huart);
 800681e:	6822      	ldr	r2, [r4, #0]
 8006820:	6813      	ldr	r3, [r2, #0]
 8006822:	f043 0301 	orr.w	r3, r3, #1
 8006826:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8006828:	4620      	mov	r0, r4
 800682a:	f7ff ff35 	bl	8006698 <UART_CheckIdleState>
}
 800682e:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 8006830:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8006834:	f7fb f8c0 	bl	80019b8 <HAL_UART_MspInit>
 8006838:	e7cf      	b.n	80067da <HAL_MultiProcessor_Init+0x12>
    UART_AdvFeatureConfig(huart);
 800683a:	4620      	mov	r0, r4
 800683c:	f7ff fe74 	bl	8006528 <UART_AdvFeatureConfig>
 8006840:	e7d5      	b.n	80067ee <HAL_MultiProcessor_Init+0x26>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 8006842:	6822      	ldr	r2, [r4, #0]
 8006844:	6853      	ldr	r3, [r2, #4]
 8006846:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800684a:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 800684e:	6053      	str	r3, [r2, #4]
 8006850:	e7df      	b.n	8006812 <HAL_MultiProcessor_Init+0x4a>
    return HAL_ERROR;
 8006852:	2001      	movs	r0, #1
}
 8006854:	4770      	bx	lr
	...

08006858 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006858:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 800685a:	b92b      	cbnz	r3, 8006868 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 800685c:	2301      	movs	r3, #1
 800685e:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006862:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 8006866:	4770      	bx	lr
{
 8006868:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800686a:	6803      	ldr	r3, [r0, #0]
 800686c:	689a      	ldr	r2, [r3, #8]
 800686e:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006872:	6899      	ldr	r1, [r3, #8]
 8006874:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006876:	4d09      	ldr	r5, [pc, #36]	@ (800689c <UARTEx_SetNbDataToProcess+0x44>)
 8006878:	5c6b      	ldrb	r3, [r5, r1]
 800687a:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 800687c:	4c08      	ldr	r4, [pc, #32]	@ (80068a0 <UARTEx_SetNbDataToProcess+0x48>)
 800687e:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006880:	fb93 f3f1 	sdiv	r3, r3, r1
 8006884:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006888:	5cab      	ldrb	r3, [r5, r2]
 800688a:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800688c:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800688e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006892:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 8006896:	bc30      	pop	{r4, r5}
 8006898:	4770      	bx	lr
 800689a:	bf00      	nop
 800689c:	0800a680 	.word	0x0800a680
 80068a0:	0800a678 	.word	0x0800a678

080068a4 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 80068a4:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80068a8:	2b01      	cmp	r3, #1
 80068aa:	d018      	beq.n	80068de <HAL_UARTEx_DisableFifoMode+0x3a>
 80068ac:	2301      	movs	r3, #1
 80068ae:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80068b2:	2324      	movs	r3, #36	@ 0x24
 80068b4:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80068b8:	6803      	ldr	r3, [r0, #0]
 80068ba:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80068bc:	6819      	ldr	r1, [r3, #0]
 80068be:	f021 0101 	bic.w	r1, r1, #1
 80068c2:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80068c4:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80068c8:	2300      	movs	r3, #0
 80068ca:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80068cc:	6801      	ldr	r1, [r0, #0]
 80068ce:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 80068d0:	2220      	movs	r2, #32
 80068d2:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80068d6:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 80068da:	4618      	mov	r0, r3
 80068dc:	4770      	bx	lr
  __HAL_LOCK(huart);
 80068de:	2002      	movs	r0, #2
}
 80068e0:	4770      	bx	lr

080068e2 <HAL_UARTEx_SetTxFifoThreshold>:
{
 80068e2:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80068e4:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d01d      	beq.n	8006928 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 80068ec:	4604      	mov	r4, r0
 80068ee:	2301      	movs	r3, #1
 80068f0:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80068f4:	2324      	movs	r3, #36	@ 0x24
 80068f6:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80068fa:	6803      	ldr	r3, [r0, #0]
 80068fc:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	f022 0201 	bic.w	r2, r2, #1
 8006904:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006906:	6802      	ldr	r2, [r0, #0]
 8006908:	6893      	ldr	r3, [r2, #8]
 800690a:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 800690e:	4319      	orrs	r1, r3
 8006910:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8006912:	f7ff ffa1 	bl	8006858 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006916:	6823      	ldr	r3, [r4, #0]
 8006918:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800691a:	2320      	movs	r3, #32
 800691c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8006920:	2000      	movs	r0, #0
 8006922:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8006926:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8006928:	2002      	movs	r0, #2
 800692a:	e7fc      	b.n	8006926 <HAL_UARTEx_SetTxFifoThreshold+0x44>

0800692c <HAL_UARTEx_SetRxFifoThreshold>:
{
 800692c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800692e:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8006932:	2b01      	cmp	r3, #1
 8006934:	d01d      	beq.n	8006972 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8006936:	4604      	mov	r4, r0
 8006938:	2301      	movs	r3, #1
 800693a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800693e:	2324      	movs	r3, #36	@ 0x24
 8006940:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006944:	6803      	ldr	r3, [r0, #0]
 8006946:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	f022 0201 	bic.w	r2, r2, #1
 800694e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006950:	6802      	ldr	r2, [r0, #0]
 8006952:	6893      	ldr	r3, [r2, #8]
 8006954:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8006958:	4319      	orrs	r1, r3
 800695a:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 800695c:	f7ff ff7c 	bl	8006858 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006960:	6823      	ldr	r3, [r4, #0]
 8006962:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006964:	2320      	movs	r3, #32
 8006966:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 800696a:	2000      	movs	r0, #0
 800696c:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8006970:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8006972:	2002      	movs	r0, #2
 8006974:	e7fc      	b.n	8006970 <HAL_UARTEx_SetRxFifoThreshold+0x44>

08006976 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006976:	e7fe      	b.n	8006976 <NMI_Handler>

08006978 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006978:	e7fe      	b.n	8006978 <HardFault_Handler>

0800697a <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800697a:	e7fe      	b.n	800697a <MemManage_Handler>

0800697c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800697c:	e7fe      	b.n	800697c <BusFault_Handler>

0800697e <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800697e:	e7fe      	b.n	800697e <UsageFault_Handler>

08006980 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006980:	4770      	bx	lr

08006982 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006982:	4770      	bx	lr

08006984 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006984:	4770      	bx	lr

08006986 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006986:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006988:	f7fa f954 	bl	8000c34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800698c:	bd08      	pop	{r3, pc}
	...

08006990 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8006990:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8006992:	4802      	ldr	r0, [pc, #8]	@ (800699c <OTG_FS_IRQHandler+0xc>)
 8006994:	f7fb fbff 	bl	8002196 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8006998:	bd08      	pop	{r3, pc}
 800699a:	bf00      	nop
 800699c:	20001b84 	.word	0x20001b84

080069a0 <SDMMC_GetCmdError>:
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80069a0:	4b0b      	ldr	r3, [pc, #44]	@ (80069d0 <SDMMC_GetCmdError+0x30>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	4a0b      	ldr	r2, [pc, #44]	@ (80069d4 <SDMMC_GetCmdError+0x34>)
 80069a6:	fba2 2303 	umull	r2, r3, r2, r3
 80069aa:	0a5b      	lsrs	r3, r3, #9
 80069ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069b0:	fb02 f303 	mul.w	r3, r2, r3

  do
  {
    if (count-- == 0U)
 80069b4:	461a      	mov	r2, r3
 80069b6:	3b01      	subs	r3, #1
 80069b8:	b13a      	cbz	r2, 80069ca <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80069ba:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 80069bc:	f012 0f80 	tst.w	r2, #128	@ 0x80
 80069c0:	d0f8      	beq.n	80069b4 <SDMMC_GetCmdError+0x14>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80069c2:	4b05      	ldr	r3, [pc, #20]	@ (80069d8 <SDMMC_GetCmdError+0x38>)
 80069c4:	6383      	str	r3, [r0, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 80069c6:	2000      	movs	r0, #0
 80069c8:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 80069ca:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 80069ce:	4770      	bx	lr
 80069d0:	2000000c 	.word	0x2000000c
 80069d4:	10624dd3 	.word	0x10624dd3
 80069d8:	002000c5 	.word	0x002000c5

080069dc <SDMMC_Init>:
{
 80069dc:	b084      	sub	sp, #16
 80069de:	f10d 0c04 	add.w	ip, sp, #4
 80069e2:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           | \
 80069e6:	460b      	mov	r3, r1
 80069e8:	4313      	orrs	r3, r2
             Init.BusWide             | \
 80069ea:	9a03      	ldr	r2, [sp, #12]
             Init.ClockPowerSave      | \
 80069ec:	4313      	orrs	r3, r2
             Init.HardwareFlowControl | \
 80069ee:	9a04      	ldr	r2, [sp, #16]
             Init.BusWide             | \
 80069f0:	4313      	orrs	r3, r2
             Init.ClockDiv
 80069f2:	9a05      	ldr	r2, [sp, #20]
             Init.HardwareFlowControl | \
 80069f4:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 80069f6:	6841      	ldr	r1, [r0, #4]
 80069f8:	4a03      	ldr	r2, [pc, #12]	@ (8006a08 <SDMMC_Init+0x2c>)
 80069fa:	400a      	ands	r2, r1
 80069fc:	4313      	orrs	r3, r2
 80069fe:	6043      	str	r3, [r0, #4]
}
 8006a00:	2000      	movs	r0, #0
 8006a02:	b004      	add	sp, #16
 8006a04:	4770      	bx	lr
 8006a06:	bf00      	nop
 8006a08:	ffc02c00 	.word	0xffc02c00

08006a0c <SDMMC_ReadFIFO>:
  return (SDMMCx->FIFO);
 8006a0c:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
}
 8006a10:	4770      	bx	lr

08006a12 <SDMMC_PowerState_ON>:
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8006a12:	6803      	ldr	r3, [r0, #0]
 8006a14:	f043 0303 	orr.w	r3, r3, #3
 8006a18:	6003      	str	r3, [r0, #0]
}
 8006a1a:	2000      	movs	r0, #0
 8006a1c:	4770      	bx	lr

08006a1e <SDMMC_GetPowerState>:
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8006a1e:	6800      	ldr	r0, [r0, #0]
}
 8006a20:	f000 0003 	and.w	r0, r0, #3
 8006a24:	4770      	bx	lr
	...

08006a28 <SDMMC_SendCommand>:
  SDMMCx->ARG = Command->Argument;
 8006a28:	680b      	ldr	r3, [r1, #0]
 8006a2a:	6083      	str	r3, [r0, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8006a2c:	684b      	ldr	r3, [r1, #4]
                       Command->Response         | \
 8006a2e:	688a      	ldr	r2, [r1, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8006a30:	4313      	orrs	r3, r2
                       Command->WaitForInterrupt | \
 8006a32:	68ca      	ldr	r2, [r1, #12]
                       Command->Response         | \
 8006a34:	4313      	orrs	r3, r2
                       Command->CPSM);
 8006a36:	690a      	ldr	r2, [r1, #16]
                       Command->WaitForInterrupt | \
 8006a38:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006a3a:	68c1      	ldr	r1, [r0, #12]
 8006a3c:	4a02      	ldr	r2, [pc, #8]	@ (8006a48 <SDMMC_SendCommand+0x20>)
 8006a3e:	400a      	ands	r2, r1
 8006a40:	4313      	orrs	r3, r2
 8006a42:	60c3      	str	r3, [r0, #12]
}
 8006a44:	2000      	movs	r0, #0
 8006a46:	4770      	bx	lr
 8006a48:	fffee0c0 	.word	0xfffee0c0

08006a4c <SDMMC_GetCommandResponse>:
  return (uint8_t)(SDMMCx->RESPCMD);
 8006a4c:	6900      	ldr	r0, [r0, #16]
}
 8006a4e:	b2c0      	uxtb	r0, r0
 8006a50:	4770      	bx	lr

08006a52 <SDMMC_GetResponse>:
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8006a52:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 8006a54:	5840      	ldr	r0, [r0, r1]
}
 8006a56:	4770      	bx	lr

08006a58 <SDMMC_ConfigData>:
  SDMMCx->DTIMER = Data->DataTimeOut;
 8006a58:	680b      	ldr	r3, [r1, #0]
 8006a5a:	6243      	str	r3, [r0, #36]	@ 0x24
  SDMMCx->DLEN = Data->DataLength;
 8006a5c:	684b      	ldr	r3, [r1, #4]
 8006a5e:	6283      	str	r3, [r0, #40]	@ 0x28
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8006a60:	688b      	ldr	r3, [r1, #8]
                       Data->TransferDir   | \
 8006a62:	68ca      	ldr	r2, [r1, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8006a64:	4313      	orrs	r3, r2
                       Data->TransferMode  | \
 8006a66:	690a      	ldr	r2, [r1, #16]
                       Data->TransferDir   | \
 8006a68:	4313      	orrs	r3, r2
                       Data->DPSM);
 8006a6a:	694a      	ldr	r2, [r1, #20]
                       Data->TransferMode  | \
 8006a6c:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8006a6e:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 8006a70:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006a74:	4313      	orrs	r3, r2
 8006a76:	62c3      	str	r3, [r0, #44]	@ 0x2c
}
 8006a78:	2000      	movs	r0, #0
 8006a7a:	4770      	bx	lr

08006a7c <SDMMC_CmdGoIdleState>:
{
 8006a7c:	b510      	push	{r4, lr}
 8006a7e:	b086      	sub	sp, #24
 8006a80:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8006a82:	2300      	movs	r3, #0
 8006a84:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006a86:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8006a88:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006a8a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006a8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006a90:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006a92:	a901      	add	r1, sp, #4
 8006a94:	f7ff ffc8 	bl	8006a28 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8006a98:	4620      	mov	r0, r4
 8006a9a:	f7ff ff81 	bl	80069a0 <SDMMC_GetCmdError>
}
 8006a9e:	b006      	add	sp, #24
 8006aa0:	bd10      	pop	{r4, pc}
	...

08006aa4 <SDMMC_GetCmdResp1>:
{
 8006aa4:	b570      	push	{r4, r5, r6, lr}
 8006aa6:	4605      	mov	r5, r0
 8006aa8:	460e      	mov	r6, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 8006aaa:	4b51      	ldr	r3, [pc, #324]	@ (8006bf0 <SDMMC_GetCmdResp1+0x14c>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4951      	ldr	r1, [pc, #324]	@ (8006bf4 <SDMMC_GetCmdResp1+0x150>)
 8006ab0:	fba1 1303 	umull	r1, r3, r1, r3
 8006ab4:	0a5b      	lsrs	r3, r3, #9
 8006ab6:	fb03 f202 	mul.w	r2, r3, r2
    if (count-- == 0U)
 8006aba:	4613      	mov	r3, r2
 8006abc:	3a01      	subs	r2, #1
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d05e      	beq.n	8006b80 <SDMMC_GetCmdResp1+0xdc>
    sta_reg = SDMMCx->STA;
 8006ac2:	6b6c      	ldr	r4, [r5, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 8006ac4:	4b4c      	ldr	r3, [pc, #304]	@ (8006bf8 <SDMMC_GetCmdResp1+0x154>)
 8006ac6:	4023      	ands	r3, r4
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d0f6      	beq.n	8006aba <SDMMC_GetCmdResp1+0x16>
 8006acc:	f414 5f00 	tst.w	r4, #8192	@ 0x2000
 8006ad0:	d1f3      	bne.n	8006aba <SDMMC_GetCmdResp1+0x16>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006ad2:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006ad4:	f013 0f04 	tst.w	r3, #4
 8006ad8:	d106      	bne.n	8006ae8 <SDMMC_GetCmdResp1+0x44>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006ada:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006adc:	f013 0f01 	tst.w	r3, #1
 8006ae0:	d005      	beq.n	8006aee <SDMMC_GetCmdResp1+0x4a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006ae2:	2001      	movs	r0, #1
 8006ae4:	63a8      	str	r0, [r5, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006ae6:	e04d      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006ae8:	2004      	movs	r0, #4
 8006aea:	63a8      	str	r0, [r5, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006aec:	e04a      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006aee:	4b43      	ldr	r3, [pc, #268]	@ (8006bfc <SDMMC_GetCmdResp1+0x158>)
 8006af0:	63ab      	str	r3, [r5, #56]	@ 0x38
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8006af2:	4628      	mov	r0, r5
 8006af4:	f7ff ffaa 	bl	8006a4c <SDMMC_GetCommandResponse>
 8006af8:	42b0      	cmp	r0, r6
 8006afa:	d001      	beq.n	8006b00 <SDMMC_GetCmdResp1+0x5c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006afc:	2001      	movs	r0, #1
 8006afe:	e041      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8006b00:	2100      	movs	r1, #0
 8006b02:	4628      	mov	r0, r5
 8006b04:	f7ff ffa5 	bl	8006a52 <SDMMC_GetResponse>
 8006b08:	4603      	mov	r3, r0
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006b0a:	483d      	ldr	r0, [pc, #244]	@ (8006c00 <SDMMC_GetCmdResp1+0x15c>)
 8006b0c:	4018      	ands	r0, r3
 8006b0e:	b3c8      	cbz	r0, 8006b84 <SDMMC_GetCmdResp1+0xe0>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	db38      	blt.n	8006b86 <SDMMC_GetCmdResp1+0xe2>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006b14:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006b18:	d138      	bne.n	8006b8c <SDMMC_GetCmdResp1+0xe8>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006b1a:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8006b1e:	d137      	bne.n	8006b90 <SDMMC_GetCmdResp1+0xec>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006b20:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8006b24:	d136      	bne.n	8006b94 <SDMMC_GetCmdResp1+0xf0>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006b26:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8006b2a:	d136      	bne.n	8006b9a <SDMMC_GetCmdResp1+0xf6>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8006b2c:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 8006b30:	d136      	bne.n	8006ba0 <SDMMC_GetCmdResp1+0xfc>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006b32:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8006b36:	d136      	bne.n	8006ba6 <SDMMC_GetCmdResp1+0x102>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006b38:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8006b3c:	d136      	bne.n	8006bac <SDMMC_GetCmdResp1+0x108>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006b3e:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8006b42:	d136      	bne.n	8006bb2 <SDMMC_GetCmdResp1+0x10e>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8006b44:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8006b48:	d136      	bne.n	8006bb8 <SDMMC_GetCmdResp1+0x114>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006b4a:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8006b4e:	d136      	bne.n	8006bbe <SDMMC_GetCmdResp1+0x11a>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006b50:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8006b54:	d136      	bne.n	8006bc4 <SDMMC_GetCmdResp1+0x120>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8006b56:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8006b5a:	d136      	bne.n	8006bca <SDMMC_GetCmdResp1+0x126>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8006b5c:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8006b60:	d136      	bne.n	8006bd0 <SDMMC_GetCmdResp1+0x12c>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8006b62:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8006b66:	d136      	bne.n	8006bd6 <SDMMC_GetCmdResp1+0x132>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8006b68:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8006b6c:	d136      	bne.n	8006bdc <SDMMC_GetCmdResp1+0x138>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8006b6e:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8006b72:	d136      	bne.n	8006be2 <SDMMC_GetCmdResp1+0x13e>
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8006b74:	f013 0f08 	tst.w	r3, #8
 8006b78:	d036      	beq.n	8006be8 <SDMMC_GetCmdResp1+0x144>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8006b7a:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8006b7e:	e001      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
      return SDMMC_ERROR_TIMEOUT;
 8006b80:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8006b84:	bd70      	pop	{r4, r5, r6, pc}
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006b86:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8006b8a:	e7fb      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006b8c:	2040      	movs	r0, #64	@ 0x40
 8006b8e:	e7f9      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006b90:	2080      	movs	r0, #128	@ 0x80
 8006b92:	e7f7      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006b94:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8006b98:	e7f4      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006b9a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8006b9e:	e7f1      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006ba0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8006ba4:	e7ee      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006ba6:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8006baa:	e7eb      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006bac:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006bb0:	e7e8      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006bb2:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006bb6:	e7e5      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006bb8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8006bbc:	e7e2      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_CC_ERR;
 8006bbe:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006bc2:	e7df      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006bc4:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8006bc8:	e7dc      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006bca:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8006bce:	e7d9      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006bd0:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8006bd4:	e7d6      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006bd6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8006bda:	e7d3      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006bdc:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8006be0:	e7d0      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ERASE_RESET;
 8006be2:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8006be6:	e7cd      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006be8:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8006bec:	e7ca      	b.n	8006b84 <SDMMC_GetCmdResp1+0xe0>
 8006bee:	bf00      	nop
 8006bf0:	2000000c 	.word	0x2000000c
 8006bf4:	10624dd3 	.word	0x10624dd3
 8006bf8:	00200045 	.word	0x00200045
 8006bfc:	002000c5 	.word	0x002000c5
 8006c00:	fdffe008 	.word	0xfdffe008

08006c04 <SDMMC_CmdBlockLength>:
{
 8006c04:	b530      	push	{r4, r5, lr}
 8006c06:	b087      	sub	sp, #28
 8006c08:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8006c0a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8006c0c:	2510      	movs	r5, #16
 8006c0e:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006c10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006c14:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006c16:	2300      	movs	r3, #0
 8006c18:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006c1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006c1e:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006c20:	a901      	add	r1, sp, #4
 8006c22:	f7ff ff01 	bl	8006a28 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8006c26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c2a:	4629      	mov	r1, r5
 8006c2c:	4620      	mov	r0, r4
 8006c2e:	f7ff ff39 	bl	8006aa4 <SDMMC_GetCmdResp1>
}
 8006c32:	b007      	add	sp, #28
 8006c34:	bd30      	pop	{r4, r5, pc}

08006c36 <SDMMC_CmdSelDesel>:
{
 8006c36:	b530      	push	{r4, r5, lr}
 8006c38:	b087      	sub	sp, #28
 8006c3a:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006c3c:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8006c3e:	2507      	movs	r5, #7
 8006c40:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006c42:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006c46:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006c4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006c50:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006c52:	a901      	add	r1, sp, #4
 8006c54:	f7ff fee8 	bl	8006a28 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8006c58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c5c:	4629      	mov	r1, r5
 8006c5e:	4620      	mov	r0, r4
 8006c60:	f7ff ff20 	bl	8006aa4 <SDMMC_GetCmdResp1>
}
 8006c64:	b007      	add	sp, #28
 8006c66:	bd30      	pop	{r4, r5, pc}

08006c68 <SDMMC_CmdAppCommand>:
{
 8006c68:	b530      	push	{r4, r5, lr}
 8006c6a:	b087      	sub	sp, #28
 8006c6c:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006c6e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006c70:	2537      	movs	r5, #55	@ 0x37
 8006c72:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006c74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006c78:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006c7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006c82:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006c84:	a901      	add	r1, sp, #4
 8006c86:	f7ff fecf 	bl	8006a28 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8006c8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c8e:	4629      	mov	r1, r5
 8006c90:	4620      	mov	r0, r4
 8006c92:	f7ff ff07 	bl	8006aa4 <SDMMC_GetCmdResp1>
}
 8006c96:	b007      	add	sp, #28
 8006c98:	bd30      	pop	{r4, r5, pc}

08006c9a <SDMMC_CmdBusWidth>:
{
 8006c9a:	b530      	push	{r4, r5, lr}
 8006c9c:	b087      	sub	sp, #28
 8006c9e:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8006ca0:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8006ca2:	2506      	movs	r5, #6
 8006ca4:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006ca6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006caa:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006cac:	2300      	movs	r3, #0
 8006cae:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006cb0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006cb4:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006cb6:	a901      	add	r1, sp, #4
 8006cb8:	f7ff feb6 	bl	8006a28 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8006cbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cc0:	4629      	mov	r1, r5
 8006cc2:	4620      	mov	r0, r4
 8006cc4:	f7ff feee 	bl	8006aa4 <SDMMC_GetCmdResp1>
}
 8006cc8:	b007      	add	sp, #28
 8006cca:	bd30      	pop	{r4, r5, pc}

08006ccc <SDMMC_CmdSendSCR>:
{
 8006ccc:	b530      	push	{r4, r5, lr}
 8006cce:	b087      	sub	sp, #28
 8006cd0:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8006cd6:	2533      	movs	r5, #51	@ 0x33
 8006cd8:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006cda:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006cde:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006ce0:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006ce2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006ce6:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006ce8:	a901      	add	r1, sp, #4
 8006cea:	f7ff fe9d 	bl	8006a28 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8006cee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cf2:	4629      	mov	r1, r5
 8006cf4:	4620      	mov	r0, r4
 8006cf6:	f7ff fed5 	bl	8006aa4 <SDMMC_GetCmdResp1>
}
 8006cfa:	b007      	add	sp, #28
 8006cfc:	bd30      	pop	{r4, r5, pc}

08006cfe <SDMMC_CmdSendStatus>:
{
 8006cfe:	b530      	push	{r4, r5, lr}
 8006d00:	b087      	sub	sp, #28
 8006d02:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8006d04:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8006d06:	250d      	movs	r5, #13
 8006d08:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006d0a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006d0e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006d10:	2300      	movs	r3, #0
 8006d12:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006d14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006d18:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006d1a:	a901      	add	r1, sp, #4
 8006d1c:	f7ff fe84 	bl	8006a28 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8006d20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d24:	4629      	mov	r1, r5
 8006d26:	4620      	mov	r0, r4
 8006d28:	f7ff febc 	bl	8006aa4 <SDMMC_GetCmdResp1>
}
 8006d2c:	b007      	add	sp, #28
 8006d2e:	bd30      	pop	{r4, r5, pc}

08006d30 <SDMMC_CmdStatusRegister>:
{
 8006d30:	b530      	push	{r4, r5, lr}
 8006d32:	b087      	sub	sp, #28
 8006d34:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8006d36:	2300      	movs	r3, #0
 8006d38:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8006d3a:	250d      	movs	r5, #13
 8006d3c:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006d3e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006d42:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006d44:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006d46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006d4a:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006d4c:	a901      	add	r1, sp, #4
 8006d4e:	f7ff fe6b 	bl	8006a28 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8006d52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d56:	4629      	mov	r1, r5
 8006d58:	4620      	mov	r0, r4
 8006d5a:	f7ff fea3 	bl	8006aa4 <SDMMC_GetCmdResp1>
}
 8006d5e:	b007      	add	sp, #28
 8006d60:	bd30      	pop	{r4, r5, pc}
	...

08006d64 <SDMMC_GetCmdResp2>:
{
 8006d64:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8006d66:	4b14      	ldr	r3, [pc, #80]	@ (8006db8 <SDMMC_GetCmdResp2+0x54>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a14      	ldr	r2, [pc, #80]	@ (8006dbc <SDMMC_GetCmdResp2+0x58>)
 8006d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8006d70:	0a5b      	lsrs	r3, r3, #9
 8006d72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d76:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	3b01      	subs	r3, #1
 8006d7e:	b1ba      	cbz	r2, 8006db0 <SDMMC_GetCmdResp2+0x4c>
    sta_reg = SDMMCx->STA;
 8006d80:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006d82:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8006d86:	d0f8      	beq.n	8006d7a <SDMMC_GetCmdResp2+0x16>
 8006d88:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 8006d8c:	d1f5      	bne.n	8006d7a <SDMMC_GetCmdResp2+0x16>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006d8e:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8006d90:	f013 0f04 	tst.w	r3, #4
 8006d94:	d106      	bne.n	8006da4 <SDMMC_GetCmdResp2+0x40>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006d96:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 8006d98:	f010 0001 	ands.w	r0, r0, #1
 8006d9c:	d105      	bne.n	8006daa <SDMMC_GetCmdResp2+0x46>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006d9e:	4b08      	ldr	r3, [pc, #32]	@ (8006dc0 <SDMMC_GetCmdResp2+0x5c>)
 8006da0:	638b      	str	r3, [r1, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 8006da2:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006da4:	2004      	movs	r0, #4
 8006da6:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006da8:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006daa:	2001      	movs	r0, #1
 8006dac:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006dae:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8006db0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8006db4:	4770      	bx	lr
 8006db6:	bf00      	nop
 8006db8:	2000000c 	.word	0x2000000c
 8006dbc:	10624dd3 	.word	0x10624dd3
 8006dc0:	002000c5 	.word	0x002000c5

08006dc4 <SDMMC_CmdSendCID>:
{
 8006dc4:	b510      	push	{r4, lr}
 8006dc6:	b086      	sub	sp, #24
 8006dc8:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006dce:	2202      	movs	r2, #2
 8006dd0:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8006dd2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8006dd6:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006dd8:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006dda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006dde:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006de0:	a901      	add	r1, sp, #4
 8006de2:	f7ff fe21 	bl	8006a28 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8006de6:	4620      	mov	r0, r4
 8006de8:	f7ff ffbc 	bl	8006d64 <SDMMC_GetCmdResp2>
}
 8006dec:	b006      	add	sp, #24
 8006dee:	bd10      	pop	{r4, pc}

08006df0 <SDMMC_CmdSendCSD>:
{
 8006df0:	b510      	push	{r4, lr}
 8006df2:	b086      	sub	sp, #24
 8006df4:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8006df6:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006df8:	2309      	movs	r3, #9
 8006dfa:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8006dfc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8006e00:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006e02:	2300      	movs	r3, #0
 8006e04:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006e06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006e0a:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006e0c:	a901      	add	r1, sp, #4
 8006e0e:	f7ff fe0b 	bl	8006a28 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8006e12:	4620      	mov	r0, r4
 8006e14:	f7ff ffa6 	bl	8006d64 <SDMMC_GetCmdResp2>
}
 8006e18:	b006      	add	sp, #24
 8006e1a:	bd10      	pop	{r4, pc}

08006e1c <SDMMC_GetCmdResp3>:
{
 8006e1c:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8006e1e:	4b10      	ldr	r3, [pc, #64]	@ (8006e60 <SDMMC_GetCmdResp3+0x44>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a10      	ldr	r2, [pc, #64]	@ (8006e64 <SDMMC_GetCmdResp3+0x48>)
 8006e24:	fba2 2303 	umull	r2, r3, r2, r3
 8006e28:	0a5b      	lsrs	r3, r3, #9
 8006e2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e2e:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 8006e32:	461a      	mov	r2, r3
 8006e34:	3b01      	subs	r3, #1
 8006e36:	b182      	cbz	r2, 8006e5a <SDMMC_GetCmdResp3+0x3e>
    sta_reg = SDMMCx->STA;
 8006e38:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006e3a:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8006e3e:	d0f8      	beq.n	8006e32 <SDMMC_GetCmdResp3+0x16>
 8006e40:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 8006e44:	d1f5      	bne.n	8006e32 <SDMMC_GetCmdResp3+0x16>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006e46:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 8006e48:	f010 0004 	ands.w	r0, r0, #4
 8006e4c:	d102      	bne.n	8006e54 <SDMMC_GetCmdResp3+0x38>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006e4e:	4b06      	ldr	r3, [pc, #24]	@ (8006e68 <SDMMC_GetCmdResp3+0x4c>)
 8006e50:	638b      	str	r3, [r1, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 8006e52:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006e54:	2004      	movs	r0, #4
 8006e56:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006e58:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8006e5a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8006e5e:	4770      	bx	lr
 8006e60:	2000000c 	.word	0x2000000c
 8006e64:	10624dd3 	.word	0x10624dd3
 8006e68:	002000c5 	.word	0x002000c5

08006e6c <SDMMC_CmdAppOperCommand>:
{
 8006e6c:	b510      	push	{r4, lr}
 8006e6e:	b086      	sub	sp, #24
 8006e70:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8006e72:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8006e74:	2329      	movs	r3, #41	@ 0x29
 8006e76:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006e78:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006e7c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006e82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006e86:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006e88:	a901      	add	r1, sp, #4
 8006e8a:	f7ff fdcd 	bl	8006a28 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8006e8e:	4620      	mov	r0, r4
 8006e90:	f7ff ffc4 	bl	8006e1c <SDMMC_GetCmdResp3>
}
 8006e94:	b006      	add	sp, #24
 8006e96:	bd10      	pop	{r4, pc}

08006e98 <SDMMC_GetCmdResp6>:
{
 8006e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e9a:	4605      	mov	r5, r0
 8006e9c:	460e      	mov	r6, r1
 8006e9e:	4617      	mov	r7, r2
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8006ea0:	4b23      	ldr	r3, [pc, #140]	@ (8006f30 <SDMMC_GetCmdResp6+0x98>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a23      	ldr	r2, [pc, #140]	@ (8006f34 <SDMMC_GetCmdResp6+0x9c>)
 8006ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8006eaa:	0a5b      	lsrs	r3, r3, #9
 8006eac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006eb0:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 8006eb4:	461a      	mov	r2, r3
 8006eb6:	3b01      	subs	r3, #1
 8006eb8:	b38a      	cbz	r2, 8006f1e <SDMMC_GetCmdResp6+0x86>
    sta_reg = SDMMCx->STA;
 8006eba:	6b6c      	ldr	r4, [r5, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006ebc:	f014 0f45 	tst.w	r4, #69	@ 0x45
 8006ec0:	d0f8      	beq.n	8006eb4 <SDMMC_GetCmdResp6+0x1c>
 8006ec2:	f414 5f00 	tst.w	r4, #8192	@ 0x2000
 8006ec6:	d1f5      	bne.n	8006eb4 <SDMMC_GetCmdResp6+0x1c>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006ec8:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006eca:	f013 0f04 	tst.w	r3, #4
 8006ece:	d106      	bne.n	8006ede <SDMMC_GetCmdResp6+0x46>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006ed0:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006ed2:	f013 0f01 	tst.w	r3, #1
 8006ed6:	d005      	beq.n	8006ee4 <SDMMC_GetCmdResp6+0x4c>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006ed8:	2001      	movs	r0, #1
 8006eda:	63a8      	str	r0, [r5, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006edc:	e021      	b.n	8006f22 <SDMMC_GetCmdResp6+0x8a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006ede:	2004      	movs	r0, #4
 8006ee0:	63a8      	str	r0, [r5, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006ee2:	e01e      	b.n	8006f22 <SDMMC_GetCmdResp6+0x8a>
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8006ee4:	4628      	mov	r0, r5
 8006ee6:	f7ff fdb1 	bl	8006a4c <SDMMC_GetCommandResponse>
 8006eea:	42b0      	cmp	r0, r6
 8006eec:	d001      	beq.n	8006ef2 <SDMMC_GetCmdResp6+0x5a>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006eee:	2001      	movs	r0, #1
 8006ef0:	e017      	b.n	8006f22 <SDMMC_GetCmdResp6+0x8a>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006ef2:	4b11      	ldr	r3, [pc, #68]	@ (8006f38 <SDMMC_GetCmdResp6+0xa0>)
 8006ef4:	63ab      	str	r3, [r5, #56]	@ 0x38
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8006ef6:	2100      	movs	r1, #0
 8006ef8:	4628      	mov	r0, r5
 8006efa:	f7ff fdaa 	bl	8006a52 <SDMMC_GetResponse>
 8006efe:	4603      	mov	r3, r0
  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 8006f00:	f410 4060 	ands.w	r0, r0, #57344	@ 0xe000
 8006f04:	d008      	beq.n	8006f18 <SDMMC_GetCmdResp6+0x80>
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8006f06:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8006f0a:	d10b      	bne.n	8006f24 <SDMMC_GetCmdResp6+0x8c>
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8006f0c:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8006f10:	d00b      	beq.n	8006f2a <SDMMC_GetCmdResp6+0x92>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006f12:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006f16:	e004      	b.n	8006f22 <SDMMC_GetCmdResp6+0x8a>
    *pRCA = (uint16_t)(response_r1 >> 16);
 8006f18:	0c1b      	lsrs	r3, r3, #16
 8006f1a:	803b      	strh	r3, [r7, #0]
    return SDMMC_ERROR_NONE;
 8006f1c:	e001      	b.n	8006f22 <SDMMC_GetCmdResp6+0x8a>
      return SDMMC_ERROR_TIMEOUT;
 8006f1e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8006f22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006f24:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006f28:	e7fb      	b.n	8006f22 <SDMMC_GetCmdResp6+0x8a>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006f2a:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8006f2e:	e7f8      	b.n	8006f22 <SDMMC_GetCmdResp6+0x8a>
 8006f30:	2000000c 	.word	0x2000000c
 8006f34:	10624dd3 	.word	0x10624dd3
 8006f38:	002000c5 	.word	0x002000c5

08006f3c <SDMMC_CmdSetRelAdd>:
{
 8006f3c:	b570      	push	{r4, r5, r6, lr}
 8006f3e:	b086      	sub	sp, #24
 8006f40:	4604      	mov	r4, r0
 8006f42:	460d      	mov	r5, r1
  sdmmc_cmdinit.Argument         = 0U;
 8006f44:	2300      	movs	r3, #0
 8006f46:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8006f48:	2603      	movs	r6, #3
 8006f4a:	9602      	str	r6, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006f4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006f50:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006f52:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006f54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006f58:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006f5a:	a901      	add	r1, sp, #4
 8006f5c:	f7ff fd64 	bl	8006a28 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006f60:	462a      	mov	r2, r5
 8006f62:	4631      	mov	r1, r6
 8006f64:	4620      	mov	r0, r4
 8006f66:	f7ff ff97 	bl	8006e98 <SDMMC_GetCmdResp6>
}
 8006f6a:	b006      	add	sp, #24
 8006f6c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006f70 <SDMMC_GetCmdResp7>:
{
 8006f70:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8006f72:	4b16      	ldr	r3, [pc, #88]	@ (8006fcc <SDMMC_GetCmdResp7+0x5c>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a16      	ldr	r2, [pc, #88]	@ (8006fd0 <SDMMC_GetCmdResp7+0x60>)
 8006f78:	fba2 2303 	umull	r2, r3, r2, r3
 8006f7c:	0a5b      	lsrs	r3, r3, #9
 8006f7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f82:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 8006f86:	461a      	mov	r2, r3
 8006f88:	3b01      	subs	r3, #1
 8006f8a:	b1e2      	cbz	r2, 8006fc6 <SDMMC_GetCmdResp7+0x56>
    sta_reg = SDMMCx->STA;
 8006f8c:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006f8e:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8006f92:	d0f8      	beq.n	8006f86 <SDMMC_GetCmdResp7+0x16>
 8006f94:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 8006f98:	d1f5      	bne.n	8006f86 <SDMMC_GetCmdResp7+0x16>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006f9a:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8006f9c:	f013 0f04 	tst.w	r3, #4
 8006fa0:	d10b      	bne.n	8006fba <SDMMC_GetCmdResp7+0x4a>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006fa2:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8006fa4:	f013 0301 	ands.w	r3, r3, #1
 8006fa8:	d10a      	bne.n	8006fc0 <SDMMC_GetCmdResp7+0x50>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8006faa:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 8006fac:	f010 0040 	ands.w	r0, r0, #64	@ 0x40
 8006fb0:	d00b      	beq.n	8006fca <SDMMC_GetCmdResp7+0x5a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8006fb2:	2240      	movs	r2, #64	@ 0x40
 8006fb4:	638a      	str	r2, [r1, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006fba:	2004      	movs	r0, #4
 8006fbc:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006fbe:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006fc0:	2001      	movs	r0, #1
 8006fc2:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006fc4:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8006fc6:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8006fca:	4770      	bx	lr
 8006fcc:	2000000c 	.word	0x2000000c
 8006fd0:	10624dd3 	.word	0x10624dd3

08006fd4 <SDMMC_CmdOperCond>:
{
 8006fd4:	b510      	push	{r4, lr}
 8006fd6:	b086      	sub	sp, #24
 8006fd8:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8006fda:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8006fde:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006fe0:	2308      	movs	r3, #8
 8006fe2:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006fe4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006fe8:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006fea:	2300      	movs	r3, #0
 8006fec:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006fee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006ff2:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006ff4:	a901      	add	r1, sp, #4
 8006ff6:	f7ff fd17 	bl	8006a28 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8006ffa:	4620      	mov	r0, r4
 8006ffc:	f7ff ffb8 	bl	8006f70 <SDMMC_GetCmdResp7>
}
 8007000:	b006      	add	sp, #24
 8007002:	bd10      	pop	{r4, pc}

08007004 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007004:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8007006:	2300      	movs	r3, #0
 8007008:	9301      	str	r3, [sp, #4]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800700a:	9b01      	ldr	r3, [sp, #4]
 800700c:	3301      	adds	r3, #1
 800700e:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8007010:	9b01      	ldr	r3, [sp, #4]
 8007012:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007016:	d815      	bhi.n	8007044 <USB_CoreReset+0x40>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007018:	6903      	ldr	r3, [r0, #16]
 800701a:	2b00      	cmp	r3, #0
 800701c:	daf5      	bge.n	800700a <USB_CoreReset+0x6>

  /* Core Soft Reset */
  count = 0U;
 800701e:	2300      	movs	r3, #0
 8007020:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007022:	6903      	ldr	r3, [r0, #16]
 8007024:	f043 0301 	orr.w	r3, r3, #1
 8007028:	6103      	str	r3, [r0, #16]

  do
  {
    count++;
 800702a:	9b01      	ldr	r3, [sp, #4]
 800702c:	3301      	adds	r3, #1
 800702e:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8007030:	9b01      	ldr	r3, [sp, #4]
 8007032:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007036:	d808      	bhi.n	800704a <USB_CoreReset+0x46>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007038:	6903      	ldr	r3, [r0, #16]
 800703a:	f013 0f01 	tst.w	r3, #1
 800703e:	d1f4      	bne.n	800702a <USB_CoreReset+0x26>

  return HAL_OK;
 8007040:	2000      	movs	r0, #0
 8007042:	e000      	b.n	8007046 <USB_CoreReset+0x42>
      return HAL_TIMEOUT;
 8007044:	2003      	movs	r0, #3
}
 8007046:	b002      	add	sp, #8
 8007048:	4770      	bx	lr
      return HAL_TIMEOUT;
 800704a:	2003      	movs	r0, #3
 800704c:	e7fb      	b.n	8007046 <USB_CoreReset+0x42>
	...

08007050 <USB_CoreInit>:
{
 8007050:	b084      	sub	sp, #16
 8007052:	b510      	push	{r4, lr}
 8007054:	4604      	mov	r4, r0
 8007056:	a803      	add	r0, sp, #12
 8007058:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800705c:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8007060:	2b01      	cmp	r3, #1
 8007062:	d11f      	bne.n	80070a4 <USB_CoreInit+0x54>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007064:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8007066:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800706a:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800706c:	68e2      	ldr	r2, [r4, #12]
 800706e:	4b1f      	ldr	r3, [pc, #124]	@ (80070ec <USB_CoreInit+0x9c>)
 8007070:	4013      	ands	r3, r2
 8007072:	60e3      	str	r3, [r4, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007074:	68e3      	ldr	r3, [r4, #12]
 8007076:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800707a:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 800707c:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8007080:	2b01      	cmp	r3, #1
 8007082:	d00a      	beq.n	800709a <USB_CoreInit+0x4a>
    ret = USB_CoreReset(USBx);
 8007084:	4620      	mov	r0, r4
 8007086:	f7ff ffbd 	bl	8007004 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 800708a:	f89d 300e 	ldrb.w	r3, [sp, #14]
 800708e:	2b01      	cmp	r3, #1
 8007090:	d01c      	beq.n	80070cc <USB_CoreInit+0x7c>
}
 8007092:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007096:	b004      	add	sp, #16
 8007098:	4770      	bx	lr
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800709a:	68e3      	ldr	r3, [r4, #12]
 800709c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80070a0:	60e3      	str	r3, [r4, #12]
 80070a2:	e7ef      	b.n	8007084 <USB_CoreInit+0x34>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80070a4:	68e3      	ldr	r3, [r4, #12]
 80070a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070aa:	60e3      	str	r3, [r4, #12]
    ret = USB_CoreReset(USBx);
 80070ac:	4620      	mov	r0, r4
 80070ae:	f7ff ffa9 	bl	8007004 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 80070b2:	f89d 3015 	ldrb.w	r3, [sp, #21]
 80070b6:	b923      	cbnz	r3, 80070c2 <USB_CoreInit+0x72>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80070b8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80070ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070be:	63a3      	str	r3, [r4, #56]	@ 0x38
 80070c0:	e7e3      	b.n	800708a <USB_CoreInit+0x3a>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80070c2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80070c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070c8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80070ca:	e7de      	b.n	800708a <USB_CoreInit+0x3a>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80070cc:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80070ce:	b29b      	uxth	r3, r3
 80070d0:	65e3      	str	r3, [r4, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80070d2:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80070d4:	4b06      	ldr	r3, [pc, #24]	@ (80070f0 <USB_CoreInit+0xa0>)
 80070d6:	4313      	orrs	r3, r2
 80070d8:	65e3      	str	r3, [r4, #92]	@ 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80070da:	68a3      	ldr	r3, [r4, #8]
 80070dc:	f043 0306 	orr.w	r3, r3, #6
 80070e0:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80070e2:	68a3      	ldr	r3, [r4, #8]
 80070e4:	f043 0320 	orr.w	r3, r3, #32
 80070e8:	60a3      	str	r3, [r4, #8]
 80070ea:	e7d2      	b.n	8007092 <USB_CoreInit+0x42>
 80070ec:	ffbdffbf 	.word	0xffbdffbf
 80070f0:	03ee0000 	.word	0x03ee0000

080070f4 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 80070f4:	2a02      	cmp	r2, #2
 80070f6:	d00a      	beq.n	800710e <USB_SetTurnaroundTime+0x1a>
    UsbTrd = USBD_HS_TRDT_VALUE;
 80070f8:	2209      	movs	r2, #9
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80070fa:	68c3      	ldr	r3, [r0, #12]
 80070fc:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8007100:	60c3      	str	r3, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007102:	68c3      	ldr	r3, [r0, #12]
 8007104:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 8007108:	60c3      	str	r3, [r0, #12]
}
 800710a:	2000      	movs	r0, #0
 800710c:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800710e:	4b20      	ldr	r3, [pc, #128]	@ (8007190 <USB_SetTurnaroundTime+0x9c>)
 8007110:	440b      	add	r3, r1
 8007112:	4a20      	ldr	r2, [pc, #128]	@ (8007194 <USB_SetTurnaroundTime+0xa0>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d929      	bls.n	800716c <USB_SetTurnaroundTime+0x78>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007118:	4b1f      	ldr	r3, [pc, #124]	@ (8007198 <USB_SetTurnaroundTime+0xa4>)
 800711a:	440b      	add	r3, r1
 800711c:	4a1f      	ldr	r2, [pc, #124]	@ (800719c <USB_SetTurnaroundTime+0xa8>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d926      	bls.n	8007170 <USB_SetTurnaroundTime+0x7c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007122:	4b1f      	ldr	r3, [pc, #124]	@ (80071a0 <USB_SetTurnaroundTime+0xac>)
 8007124:	440b      	add	r3, r1
 8007126:	4a1f      	ldr	r2, [pc, #124]	@ (80071a4 <USB_SetTurnaroundTime+0xb0>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d923      	bls.n	8007174 <USB_SetTurnaroundTime+0x80>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800712c:	4b1e      	ldr	r3, [pc, #120]	@ (80071a8 <USB_SetTurnaroundTime+0xb4>)
 800712e:	440b      	add	r3, r1
 8007130:	4a1e      	ldr	r2, [pc, #120]	@ (80071ac <USB_SetTurnaroundTime+0xb8>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d320      	bcc.n	8007178 <USB_SetTurnaroundTime+0x84>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007136:	4b1e      	ldr	r3, [pc, #120]	@ (80071b0 <USB_SetTurnaroundTime+0xbc>)
 8007138:	440b      	add	r3, r1
 800713a:	4a1e      	ldr	r2, [pc, #120]	@ (80071b4 <USB_SetTurnaroundTime+0xc0>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d91d      	bls.n	800717c <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007140:	4b1d      	ldr	r3, [pc, #116]	@ (80071b8 <USB_SetTurnaroundTime+0xc4>)
 8007142:	440b      	add	r3, r1
 8007144:	4a1d      	ldr	r2, [pc, #116]	@ (80071bc <USB_SetTurnaroundTime+0xc8>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d31a      	bcc.n	8007180 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800714a:	4b1d      	ldr	r3, [pc, #116]	@ (80071c0 <USB_SetTurnaroundTime+0xcc>)
 800714c:	440b      	add	r3, r1
 800714e:	4a1d      	ldr	r2, [pc, #116]	@ (80071c4 <USB_SetTurnaroundTime+0xd0>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d317      	bcc.n	8007184 <USB_SetTurnaroundTime+0x90>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007154:	4b1c      	ldr	r3, [pc, #112]	@ (80071c8 <USB_SetTurnaroundTime+0xd4>)
 8007156:	440b      	add	r3, r1
 8007158:	4a1c      	ldr	r2, [pc, #112]	@ (80071cc <USB_SetTurnaroundTime+0xd8>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d314      	bcc.n	8007188 <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800715e:	4b1c      	ldr	r3, [pc, #112]	@ (80071d0 <USB_SetTurnaroundTime+0xdc>)
 8007160:	440b      	add	r3, r1
 8007162:	4a1c      	ldr	r2, [pc, #112]	@ (80071d4 <USB_SetTurnaroundTime+0xe0>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d211      	bcs.n	800718c <USB_SetTurnaroundTime+0x98>
      UsbTrd = 0x7U;
 8007168:	2207      	movs	r2, #7
 800716a:	e7c6      	b.n	80070fa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xFU;
 800716c:	220f      	movs	r2, #15
 800716e:	e7c4      	b.n	80070fa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xEU;
 8007170:	220e      	movs	r2, #14
 8007172:	e7c2      	b.n	80070fa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xDU;
 8007174:	220d      	movs	r2, #13
 8007176:	e7c0      	b.n	80070fa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xCU;
 8007178:	220c      	movs	r2, #12
 800717a:	e7be      	b.n	80070fa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xBU;
 800717c:	220b      	movs	r2, #11
 800717e:	e7bc      	b.n	80070fa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xAU;
 8007180:	220a      	movs	r2, #10
 8007182:	e7ba      	b.n	80070fa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x9U;
 8007184:	2209      	movs	r2, #9
 8007186:	e7b8      	b.n	80070fa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x8U;
 8007188:	2208      	movs	r2, #8
 800718a:	e7b6      	b.n	80070fa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x6U;
 800718c:	2206      	movs	r2, #6
 800718e:	e7b4      	b.n	80070fa <USB_SetTurnaroundTime+0x6>
 8007190:	ff275340 	.word	0xff275340
 8007194:	000c34ff 	.word	0x000c34ff
 8007198:	ff1b1e40 	.word	0xff1b1e40
 800719c:	000f423f 	.word	0x000f423f
 80071a0:	ff0bdc00 	.word	0xff0bdc00
 80071a4:	00124f7f 	.word	0x00124f7f
 80071a8:	fef98c80 	.word	0xfef98c80
 80071ac:	0013d620 	.word	0x0013d620
 80071b0:	fee5b660 	.word	0xfee5b660
 80071b4:	0016e35f 	.word	0x0016e35f
 80071b8:	feced300 	.word	0xfeced300
 80071bc:	001b7740 	.word	0x001b7740
 80071c0:	feb35bc0 	.word	0xfeb35bc0
 80071c4:	002191c0 	.word	0x002191c0
 80071c8:	fe91ca00 	.word	0xfe91ca00
 80071cc:	00387520 	.word	0x00387520
 80071d0:	fe5954e0 	.word	0xfe5954e0
 80071d4:	00419ce0 	.word	0x00419ce0

080071d8 <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80071d8:	6883      	ldr	r3, [r0, #8]
 80071da:	f043 0301 	orr.w	r3, r3, #1
 80071de:	6083      	str	r3, [r0, #8]
}
 80071e0:	2000      	movs	r0, #0
 80071e2:	4770      	bx	lr

080071e4 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80071e4:	6883      	ldr	r3, [r0, #8]
 80071e6:	f023 0301 	bic.w	r3, r3, #1
 80071ea:	6083      	str	r3, [r0, #8]
}
 80071ec:	2000      	movs	r0, #0
 80071ee:	4770      	bx	lr

080071f0 <USB_FlushTxFifo>:
{
 80071f0:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 80071f2:	2300      	movs	r3, #0
 80071f4:	9301      	str	r3, [sp, #4]
    count++;
 80071f6:	9b01      	ldr	r3, [sp, #4]
 80071f8:	3301      	adds	r3, #1
 80071fa:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 80071fc:	9b01      	ldr	r3, [sp, #4]
 80071fe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007202:	d815      	bhi.n	8007230 <USB_FlushTxFifo+0x40>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007204:	6903      	ldr	r3, [r0, #16]
 8007206:	2b00      	cmp	r3, #0
 8007208:	daf5      	bge.n	80071f6 <USB_FlushTxFifo+0x6>
  count = 0U;
 800720a:	2300      	movs	r3, #0
 800720c:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800720e:	0189      	lsls	r1, r1, #6
 8007210:	f041 0120 	orr.w	r1, r1, #32
 8007214:	6101      	str	r1, [r0, #16]
    count++;
 8007216:	9b01      	ldr	r3, [sp, #4]
 8007218:	3301      	adds	r3, #1
 800721a:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 800721c:	9b01      	ldr	r3, [sp, #4]
 800721e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007222:	d808      	bhi.n	8007236 <USB_FlushTxFifo+0x46>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007224:	6903      	ldr	r3, [r0, #16]
 8007226:	f013 0f20 	tst.w	r3, #32
 800722a:	d1f4      	bne.n	8007216 <USB_FlushTxFifo+0x26>
  return HAL_OK;
 800722c:	2000      	movs	r0, #0
 800722e:	e000      	b.n	8007232 <USB_FlushTxFifo+0x42>
      return HAL_TIMEOUT;
 8007230:	2003      	movs	r0, #3
}
 8007232:	b002      	add	sp, #8
 8007234:	4770      	bx	lr
      return HAL_TIMEOUT;
 8007236:	2003      	movs	r0, #3
 8007238:	e7fb      	b.n	8007232 <USB_FlushTxFifo+0x42>

0800723a <USB_FlushRxFifo>:
{
 800723a:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800723c:	2300      	movs	r3, #0
 800723e:	9301      	str	r3, [sp, #4]
    count++;
 8007240:	9b01      	ldr	r3, [sp, #4]
 8007242:	3301      	adds	r3, #1
 8007244:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8007246:	9b01      	ldr	r3, [sp, #4]
 8007248:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800724c:	d813      	bhi.n	8007276 <USB_FlushRxFifo+0x3c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800724e:	6903      	ldr	r3, [r0, #16]
 8007250:	2b00      	cmp	r3, #0
 8007252:	daf5      	bge.n	8007240 <USB_FlushRxFifo+0x6>
  count = 0U;
 8007254:	2300      	movs	r3, #0
 8007256:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007258:	2310      	movs	r3, #16
 800725a:	6103      	str	r3, [r0, #16]
    count++;
 800725c:	9b01      	ldr	r3, [sp, #4]
 800725e:	3301      	adds	r3, #1
 8007260:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8007262:	9b01      	ldr	r3, [sp, #4]
 8007264:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007268:	d808      	bhi.n	800727c <USB_FlushRxFifo+0x42>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800726a:	6903      	ldr	r3, [r0, #16]
 800726c:	f013 0f10 	tst.w	r3, #16
 8007270:	d1f4      	bne.n	800725c <USB_FlushRxFifo+0x22>
  return HAL_OK;
 8007272:	2000      	movs	r0, #0
 8007274:	e000      	b.n	8007278 <USB_FlushRxFifo+0x3e>
      return HAL_TIMEOUT;
 8007276:	2003      	movs	r0, #3
}
 8007278:	b002      	add	sp, #8
 800727a:	4770      	bx	lr
      return HAL_TIMEOUT;
 800727c:	2003      	movs	r0, #3
 800727e:	e7fb      	b.n	8007278 <USB_FlushRxFifo+0x3e>

08007280 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 8007280:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8007284:	4319      	orrs	r1, r3
 8007286:	f8c0 1800 	str.w	r1, [r0, #2048]	@ 0x800
}
 800728a:	2000      	movs	r0, #0
 800728c:	4770      	bx	lr
	...

08007290 <USB_DevInit>:
{
 8007290:	b084      	sub	sp, #16
 8007292:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007294:	4604      	mov	r4, r0
 8007296:	a807      	add	r0, sp, #28
 8007298:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 800729c:	2300      	movs	r3, #0
 800729e:	e006      	b.n	80072ae <USB_DevInit+0x1e>
    USBx->DIEPTXF[i] = 0U;
 80072a0:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 80072a4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80072a8:	2100      	movs	r1, #0
 80072aa:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 80072ac:	3301      	adds	r3, #1
 80072ae:	2b0e      	cmp	r3, #14
 80072b0:	d9f6      	bls.n	80072a0 <USB_DevInit+0x10>
  if (cfg.vbus_sensing_enable == 0U)
 80072b2:	f89d 6026 	ldrb.w	r6, [sp, #38]	@ 0x26
 80072b6:	bb06      	cbnz	r6, 80072fa <USB_DevInit+0x6a>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80072b8:	f8d4 3804 	ldr.w	r3, [r4, #2052]	@ 0x804
 80072bc:	f043 0302 	orr.w	r3, r3, #2
 80072c0:	f8c4 3804 	str.w	r3, [r4, #2052]	@ 0x804
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80072c4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80072c6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80072ca:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80072cc:	6823      	ldr	r3, [r4, #0]
 80072ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072d2:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80072d4:	6823      	ldr	r3, [r4, #0]
 80072d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072da:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 80072dc:	2300      	movs	r3, #0
 80072de:	f8c4 3e00 	str.w	r3, [r4, #3584]	@ 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80072e2:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 80072e6:	2b01      	cmp	r3, #1
 80072e8:	d111      	bne.n	800730e <USB_DevInit+0x7e>
    if (cfg.speed == USBD_HS_SPEED)
 80072ea:	f89d 301f 	ldrb.w	r3, [sp, #31]
 80072ee:	b94b      	cbnz	r3, 8007304 <USB_DevInit+0x74>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80072f0:	2100      	movs	r1, #0
 80072f2:	4620      	mov	r0, r4
 80072f4:	f7ff ffc4 	bl	8007280 <USB_SetDevSpeed>
 80072f8:	e00d      	b.n	8007316 <USB_DevInit+0x86>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80072fa:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80072fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007300:	63a3      	str	r3, [r4, #56]	@ 0x38
 8007302:	e7eb      	b.n	80072dc <USB_DevInit+0x4c>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007304:	2101      	movs	r1, #1
 8007306:	4620      	mov	r0, r4
 8007308:	f7ff ffba 	bl	8007280 <USB_SetDevSpeed>
 800730c:	e003      	b.n	8007316 <USB_DevInit+0x86>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800730e:	2103      	movs	r1, #3
 8007310:	4620      	mov	r0, r4
 8007312:	f7ff ffb5 	bl	8007280 <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007316:	2110      	movs	r1, #16
 8007318:	4620      	mov	r0, r4
 800731a:	f7ff ff69 	bl	80071f0 <USB_FlushTxFifo>
 800731e:	4605      	mov	r5, r0
 8007320:	b100      	cbz	r0, 8007324 <USB_DevInit+0x94>
    ret = HAL_ERROR;
 8007322:	2501      	movs	r5, #1
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007324:	4620      	mov	r0, r4
 8007326:	f7ff ff88 	bl	800723a <USB_FlushRxFifo>
 800732a:	b100      	cbz	r0, 800732e <USB_DevInit+0x9e>
    ret = HAL_ERROR;
 800732c:	2501      	movs	r5, #1
  USBx_DEVICE->DIEPMSK = 0U;
 800732e:	f504 6c00 	add.w	ip, r4, #2048	@ 0x800
 8007332:	2300      	movs	r3, #0
 8007334:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007338:	f8cc 3014 	str.w	r3, [ip, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800733c:	f8cc 301c 	str.w	r3, [ip, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007340:	e00d      	b.n	800735e <USB_DevInit+0xce>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007342:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007346:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 800734a:	e002      	b.n	8007352 <USB_DevInit+0xc2>
      USBx_INEP(i)->DIEPCTL = 0U;
 800734c:	2000      	movs	r0, #0
 800734e:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007352:	2200      	movs	r2, #0
 8007354:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007356:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 800735a:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800735c:	3301      	adds	r3, #1
 800735e:	f89d 101c 	ldrb.w	r1, [sp, #28]
 8007362:	4299      	cmp	r1, r3
 8007364:	d90e      	bls.n	8007384 <USB_DevInit+0xf4>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007366:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 800736a:	f502 6110 	add.w	r1, r2, #2304	@ 0x900
 800736e:	f8d2 0900 	ldr.w	r0, [r2, #2304]	@ 0x900
 8007372:	2800      	cmp	r0, #0
 8007374:	daea      	bge.n	800734c <USB_DevInit+0xbc>
      if (i == 0U)
 8007376:	2b00      	cmp	r3, #0
 8007378:	d1e3      	bne.n	8007342 <USB_DevInit+0xb2>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800737a:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 800737e:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 8007382:	e7e6      	b.n	8007352 <USB_DevInit+0xc2>
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007384:	2300      	movs	r3, #0
 8007386:	e00a      	b.n	800739e <USB_DevInit+0x10e>
      if (i == 0U)
 8007388:	b1bb      	cbz	r3, 80073ba <USB_DevInit+0x12a>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800738a:	f04f 4790 	mov.w	r7, #1207959552	@ 0x48000000
 800738e:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007392:	2200      	movs	r2, #0
 8007394:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007396:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 800739a:	6082      	str	r2, [r0, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800739c:	3301      	adds	r3, #1
 800739e:	4299      	cmp	r1, r3
 80073a0:	d910      	bls.n	80073c4 <USB_DevInit+0x134>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80073a2:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 80073a6:	f502 6030 	add.w	r0, r2, #2816	@ 0xb00
 80073aa:	f8d2 7b00 	ldr.w	r7, [r2, #2816]	@ 0xb00
 80073ae:	2f00      	cmp	r7, #0
 80073b0:	dbea      	blt.n	8007388 <USB_DevInit+0xf8>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80073b2:	2700      	movs	r7, #0
 80073b4:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 80073b8:	e7eb      	b.n	8007392 <USB_DevInit+0x102>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80073ba:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
 80073be:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 80073c2:	e7e6      	b.n	8007392 <USB_DevInit+0x102>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80073c4:	f8dc 3010 	ldr.w	r3, [ip, #16]
 80073c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073cc:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx->GINTMSK = 0U;
 80073d0:	2300      	movs	r3, #0
 80073d2:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 80073d4:	f06f 4380 	mvn.w	r3, #1073741824	@ 0x40000000
 80073d8:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 80073da:	f89d 301e 	ldrb.w	r3, [sp, #30]
 80073de:	b91b      	cbnz	r3, 80073e8 <USB_DevInit+0x158>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80073e0:	69a3      	ldr	r3, [r4, #24]
 80073e2:	f043 0310 	orr.w	r3, r3, #16
 80073e6:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80073e8:	69a2      	ldr	r2, [r4, #24]
 80073ea:	4b0b      	ldr	r3, [pc, #44]	@ (8007418 <USB_DevInit+0x188>)
 80073ec:	4313      	orrs	r3, r2
 80073ee:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 80073f0:	f89d 3022 	ldrb.w	r3, [sp, #34]	@ 0x22
 80073f4:	b11b      	cbz	r3, 80073fe <USB_DevInit+0x16e>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80073f6:	69a3      	ldr	r3, [r4, #24]
 80073f8:	f043 0308 	orr.w	r3, r3, #8
 80073fc:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 80073fe:	2e01      	cmp	r6, #1
 8007400:	d004      	beq.n	800740c <USB_DevInit+0x17c>
}
 8007402:	4628      	mov	r0, r5
 8007404:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007408:	b004      	add	sp, #16
 800740a:	4770      	bx	lr
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800740c:	69a2      	ldr	r2, [r4, #24]
 800740e:	4b03      	ldr	r3, [pc, #12]	@ (800741c <USB_DevInit+0x18c>)
 8007410:	4313      	orrs	r3, r2
 8007412:	61a3      	str	r3, [r4, #24]
 8007414:	e7f5      	b.n	8007402 <USB_DevInit+0x172>
 8007416:	bf00      	nop
 8007418:	803c3800 	.word	0x803c3800
 800741c:	40000004 	.word	0x40000004

08007420 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007420:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8007424:	f003 0306 	and.w	r3, r3, #6
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007428:	2b02      	cmp	r3, #2
 800742a:	d004      	beq.n	8007436 <USB_GetDevSpeed+0x16>
 800742c:	2b06      	cmp	r3, #6
 800742e:	d004      	beq.n	800743a <USB_GetDevSpeed+0x1a>
 8007430:	b92b      	cbnz	r3, 800743e <USB_GetDevSpeed+0x1e>
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007432:	2000      	movs	r0, #0
 8007434:	4770      	bx	lr
 8007436:	2002      	movs	r0, #2
 8007438:	4770      	bx	lr
 800743a:	2002      	movs	r0, #2
 800743c:	4770      	bx	lr
 800743e:	200f      	movs	r0, #15
}
 8007440:	4770      	bx	lr
	...

08007444 <USB_ActivateEndpoint>:
{
 8007444:	b510      	push	{r4, lr}
  uint32_t epnum = (uint32_t)ep->num;
 8007446:	f891 c000 	ldrb.w	ip, [r1]
  if (ep->is_in == 1U)
 800744a:	784b      	ldrb	r3, [r1, #1]
 800744c:	2b01      	cmp	r3, #1
 800744e:	d021      	beq.n	8007494 <USB_ActivateEndpoint+0x50>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007450:	f500 6e00 	add.w	lr, r0, #2048	@ 0x800
 8007454:	f8d0 381c 	ldr.w	r3, [r0, #2076]	@ 0x81c
 8007458:	f00c 040f 	and.w	r4, ip, #15
 800745c:	2201      	movs	r2, #1
 800745e:	40a2      	lsls	r2, r4
 8007460:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007464:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007468:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 800746c:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8007470:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8007474:	d10c      	bne.n	8007490 <USB_ActivateEndpoint+0x4c>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007476:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 800747a:	688b      	ldr	r3, [r1, #8]
 800747c:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007480:	7909      	ldrb	r1, [r1, #4]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007482:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 8007486:	431a      	orrs	r2, r3
 8007488:	4b13      	ldr	r3, [pc, #76]	@ (80074d8 <USB_ActivateEndpoint+0x94>)
 800748a:	4313      	orrs	r3, r2
 800748c:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 8007490:	2000      	movs	r0, #0
 8007492:	bd10      	pop	{r4, pc}
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007494:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8007498:	f00c 0e0f 	and.w	lr, ip, #15
 800749c:	fa03 f30e 	lsl.w	r3, r3, lr
 80074a0:	b29b      	uxth	r3, r3
 80074a2:	4313      	orrs	r3, r2
 80074a4:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80074a8:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 80074ac:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 80074b0:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 80074b4:	d1ec      	bne.n	8007490 <USB_ActivateEndpoint+0x4c>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80074b6:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 80074ba:	688b      	ldr	r3, [r1, #8]
 80074bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80074c0:	7909      	ldrb	r1, [r1, #4]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80074c2:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80074c6:	ea43 538c 	orr.w	r3, r3, ip, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80074ca:	431a      	orrs	r2, r3
 80074cc:	4b02      	ldr	r3, [pc, #8]	@ (80074d8 <USB_ActivateEndpoint+0x94>)
 80074ce:	4313      	orrs	r3, r2
 80074d0:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 80074d4:	e7dc      	b.n	8007490 <USB_ActivateEndpoint+0x4c>
 80074d6:	bf00      	nop
 80074d8:	10008000 	.word	0x10008000

080074dc <USB_DeactivateEndpoint>:
{
 80074dc:	b430      	push	{r4, r5}
  uint32_t epnum = (uint32_t)ep->num;
 80074de:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 80074e0:	784a      	ldrb	r2, [r1, #1]
 80074e2:	2a01      	cmp	r2, #1
 80074e4:	d026      	beq.n	8007534 <USB_DeactivateEndpoint+0x58>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80074e6:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 80074ea:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 80074ee:	2a00      	cmp	r2, #0
 80074f0:	db52      	blt.n	8007598 <USB_DeactivateEndpoint+0xbc>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80074f2:	f8d0 483c 	ldr.w	r4, [r0, #2108]	@ 0x83c
 80074f6:	780a      	ldrb	r2, [r1, #0]
 80074f8:	f002 020f 	and.w	r2, r2, #15
 80074fc:	f04f 0c01 	mov.w	ip, #1
 8007500:	fa0c f202 	lsl.w	r2, ip, r2
 8007504:	ea24 4202 	bic.w	r2, r4, r2, lsl #16
 8007508:	f8c0 283c 	str.w	r2, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800750c:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8007510:	7809      	ldrb	r1, [r1, #0]
 8007512:	f001 010f 	and.w	r1, r1, #15
 8007516:	fa0c fc01 	lsl.w	ip, ip, r1
 800751a:	ea22 420c 	bic.w	r2, r2, ip, lsl #16
 800751e:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007522:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 8007526:	4a23      	ldr	r2, [pc, #140]	@ (80075b4 <USB_DeactivateEndpoint+0xd8>)
 8007528:	400a      	ands	r2, r1
 800752a:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
}
 800752e:	2000      	movs	r0, #0
 8007530:	bc30      	pop	{r4, r5}
 8007532:	4770      	bx	lr
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007534:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8007538:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 800753c:	2a00      	cmp	r2, #0
 800753e:	db1e      	blt.n	800757e <USB_DeactivateEndpoint+0xa2>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007540:	f8d0 583c 	ldr.w	r5, [r0, #2108]	@ 0x83c
 8007544:	780a      	ldrb	r2, [r1, #0]
 8007546:	f002 020f 	and.w	r2, r2, #15
 800754a:	2401      	movs	r4, #1
 800754c:	fa04 f202 	lsl.w	r2, r4, r2
 8007550:	b292      	uxth	r2, r2
 8007552:	ea25 0202 	bic.w	r2, r5, r2
 8007556:	f8c0 283c 	str.w	r2, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800755a:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 800755e:	7809      	ldrb	r1, [r1, #0]
 8007560:	f001 010f 	and.w	r1, r1, #15
 8007564:	408c      	lsls	r4, r1
 8007566:	b2a4      	uxth	r4, r4
 8007568:	ea22 0204 	bic.w	r2, r2, r4
 800756c:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007570:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 8007574:	4a10      	ldr	r2, [pc, #64]	@ (80075b8 <USB_DeactivateEndpoint+0xdc>)
 8007576:	400a      	ands	r2, r1
 8007578:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
 800757c:	e7d7      	b.n	800752e <USB_DeactivateEndpoint+0x52>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800757e:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8007582:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8007586:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800758a:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 800758e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8007592:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
 8007596:	e7d3      	b.n	8007540 <USB_DeactivateEndpoint+0x64>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007598:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 800759c:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 80075a0:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80075a4:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 80075a8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80075ac:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 80075b0:	e79f      	b.n	80074f2 <USB_DeactivateEndpoint+0x16>
 80075b2:	bf00      	nop
 80075b4:	eff37800 	.word	0xeff37800
 80075b8:	ec337800 	.word	0xec337800

080075bc <USB_EPStopXfer>:
{
 80075bc:	b410      	push	{r4}
 80075be:	b083      	sub	sp, #12
 80075c0:	4602      	mov	r2, r0
  __IO uint32_t count = 0U;
 80075c2:	2300      	movs	r3, #0
 80075c4:	9301      	str	r3, [sp, #4]
  if (ep->is_in == 1U)
 80075c6:	7848      	ldrb	r0, [r1, #1]
 80075c8:	2801      	cmp	r0, #1
 80075ca:	d00b      	beq.n	80075e4 <USB_EPStopXfer+0x28>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80075cc:	780b      	ldrb	r3, [r1, #0]
 80075ce:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 80075d2:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 80075d6:	2800      	cmp	r0, #0
 80075d8:	db2d      	blt.n	8007636 <USB_EPStopXfer+0x7a>
  HAL_StatusTypeDef ret = HAL_OK;
 80075da:	2000      	movs	r0, #0
}
 80075dc:	b003      	add	sp, #12
 80075de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075e2:	4770      	bx	lr
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80075e4:	780b      	ldrb	r3, [r1, #0]
 80075e6:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 80075ea:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 80075ee:	2c00      	cmp	r4, #0
 80075f0:	db01      	blt.n	80075f6 <USB_EPStopXfer+0x3a>
  HAL_StatusTypeDef ret = HAL_OK;
 80075f2:	2000      	movs	r0, #0
 80075f4:	e7f2      	b.n	80075dc <USB_EPStopXfer+0x20>
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80075f6:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 80075fa:	f044 6400 	orr.w	r4, r4, #134217728	@ 0x8000000
 80075fe:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007602:	780b      	ldrb	r3, [r1, #0]
 8007604:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8007608:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 800760c:	f044 4480 	orr.w	r4, r4, #1073741824	@ 0x40000000
 8007610:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
        count++;
 8007614:	9b01      	ldr	r3, [sp, #4]
 8007616:	3301      	adds	r3, #1
 8007618:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 800761a:	9c01      	ldr	r4, [sp, #4]
 800761c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8007620:	429c      	cmp	r4, r3
 8007622:	d8db      	bhi.n	80075dc <USB_EPStopXfer+0x20>
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007624:	780b      	ldrb	r3, [r1, #0]
 8007626:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 800762a:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 800762e:	2b00      	cmp	r3, #0
 8007630:	dbf0      	blt.n	8007614 <USB_EPStopXfer+0x58>
  HAL_StatusTypeDef ret = HAL_OK;
 8007632:	2000      	movs	r0, #0
 8007634:	e7d2      	b.n	80075dc <USB_EPStopXfer+0x20>
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007636:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 800763a:	f040 6000 	orr.w	r0, r0, #134217728	@ 0x8000000
 800763e:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007642:	780b      	ldrb	r3, [r1, #0]
 8007644:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8007648:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 800764c:	f040 4080 	orr.w	r0, r0, #1073741824	@ 0x40000000
 8007650:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
        count++;
 8007654:	9b01      	ldr	r3, [sp, #4]
 8007656:	3301      	adds	r3, #1
 8007658:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 800765a:	9801      	ldr	r0, [sp, #4]
 800765c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8007660:	4298      	cmp	r0, r3
 8007662:	d808      	bhi.n	8007676 <USB_EPStopXfer+0xba>
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007664:	780b      	ldrb	r3, [r1, #0]
 8007666:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 800766a:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800766e:	2b00      	cmp	r3, #0
 8007670:	dbf0      	blt.n	8007654 <USB_EPStopXfer+0x98>
  HAL_StatusTypeDef ret = HAL_OK;
 8007672:	2000      	movs	r0, #0
 8007674:	e7b2      	b.n	80075dc <USB_EPStopXfer+0x20>
          ret = HAL_ERROR;
 8007676:	2001      	movs	r0, #1
 8007678:	e7b0      	b.n	80075dc <USB_EPStopXfer+0x20>

0800767a <USB_WritePacket>:
{
 800767a:	b510      	push	{r4, lr}
 800767c:	f89d 4008 	ldrb.w	r4, [sp, #8]
  if (dma == 0U)
 8007680:	b984      	cbnz	r4, 80076a4 <USB_WritePacket+0x2a>
    count32b = ((uint32_t)len + 3U) / 4U;
 8007682:	3303      	adds	r3, #3
 8007684:	ea4f 0e93 	mov.w	lr, r3, lsr #2
    for (i = 0U; i < count32b; i++)
 8007688:	f04f 0c00 	mov.w	ip, #0
 800768c:	e008      	b.n	80076a0 <USB_WritePacket+0x26>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800768e:	eb00 3302 	add.w	r3, r0, r2, lsl #12
 8007692:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007696:	f851 4b04 	ldr.w	r4, [r1], #4
 800769a:	601c      	str	r4, [r3, #0]
    for (i = 0U; i < count32b; i++)
 800769c:	f10c 0c01 	add.w	ip, ip, #1
 80076a0:	45f4      	cmp	ip, lr
 80076a2:	d3f4      	bcc.n	800768e <USB_WritePacket+0x14>
}
 80076a4:	2000      	movs	r0, #0
 80076a6:	bd10      	pop	{r4, pc}

080076a8 <USB_EPStartXfer>:
{
 80076a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076aa:	b083      	sub	sp, #12
  uint32_t epnum = (uint32_t)ep->num;
 80076ac:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 80076ae:	784b      	ldrb	r3, [r1, #1]
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d02d      	beq.n	8007710 <USB_EPStartXfer+0x68>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80076b4:	eb00 1c44 	add.w	ip, r0, r4, lsl #5
 80076b8:	f50c 6330 	add.w	r3, ip, #2816	@ 0xb00
 80076bc:	691d      	ldr	r5, [r3, #16]
 80076be:	f36f 0512 	bfc	r5, #0, #19
 80076c2:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80076c4:	691d      	ldr	r5, [r3, #16]
 80076c6:	f36f 45dc 	bfc	r5, #19, #10
 80076ca:	611d      	str	r5, [r3, #16]
    if (epnum == 0U)
 80076cc:	2c00      	cmp	r4, #0
 80076ce:	f040 80ce 	bne.w	800786e <USB_EPStartXfer+0x1c6>
      if (ep->xfer_len > 0U)
 80076d2:	690c      	ldr	r4, [r1, #16]
 80076d4:	b10c      	cbz	r4, 80076da <USB_EPStartXfer+0x32>
        ep->xfer_len = ep->maxpacket;
 80076d6:	688c      	ldr	r4, [r1, #8]
 80076d8:	610c      	str	r4, [r1, #16]
      ep->xfer_size = ep->maxpacket;
 80076da:	688c      	ldr	r4, [r1, #8]
 80076dc:	620c      	str	r4, [r1, #32]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80076de:	691d      	ldr	r5, [r3, #16]
 80076e0:	f3c4 0412 	ubfx	r4, r4, #0, #19
 80076e4:	432c      	orrs	r4, r5
 80076e6:	611c      	str	r4, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80076e8:	691c      	ldr	r4, [r3, #16]
 80076ea:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 80076ee:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 80076f0:	2a01      	cmp	r2, #1
 80076f2:	f000 80df 	beq.w	80078b4 <USB_EPStartXfer+0x20c>
    if (ep->type == EP_TYPE_ISOC)
 80076f6:	790b      	ldrb	r3, [r1, #4]
 80076f8:	2b01      	cmp	r3, #1
 80076fa:	f000 80e1 	beq.w	80078c0 <USB_EPStartXfer+0x218>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80076fe:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8007702:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007706:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
}
 800770a:	2000      	movs	r0, #0
 800770c:	b003      	add	sp, #12
 800770e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ep->xfer_len == 0U)
 8007710:	690b      	ldr	r3, [r1, #16]
 8007712:	bb73      	cbnz	r3, 8007772 <USB_EPStartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007714:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8007718:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 800771c:	f36f 45dc 	bfc	r5, #19, #10
 8007720:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007724:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8007728:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 800772c:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007730:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8007734:	f36f 0512 	bfc	r5, #0, #19
 8007738:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
    if (dma == 1U)
 800773c:	2a01      	cmp	r2, #1
 800773e:	d054      	beq.n	80077ea <USB_EPStartXfer+0x142>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007740:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8007744:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8007748:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800774c:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
      if (ep->type != EP_TYPE_ISOC)
 8007750:	790b      	ldrb	r3, [r1, #4]
 8007752:	2b01      	cmp	r3, #1
 8007754:	d072      	beq.n	800783c <USB_EPStartXfer+0x194>
        if (ep->xfer_len > 0U)
 8007756:	690b      	ldr	r3, [r1, #16]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d0d6      	beq.n	800770a <USB_EPStartXfer+0x62>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800775c:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
 8007760:	7809      	ldrb	r1, [r1, #0]
 8007762:	f001 010f 	and.w	r1, r1, #15
 8007766:	2201      	movs	r2, #1
 8007768:	408a      	lsls	r2, r1
 800776a:	4313      	orrs	r3, r2
 800776c:	f8c0 3834 	str.w	r3, [r0, #2100]	@ 0x834
 8007770:	e7cb      	b.n	800770a <USB_EPStartXfer+0x62>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007772:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8007776:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800777a:	691d      	ldr	r5, [r3, #16]
 800777c:	f36f 0512 	bfc	r5, #0, #19
 8007780:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007782:	691d      	ldr	r5, [r3, #16]
 8007784:	f36f 45dc 	bfc	r5, #19, #10
 8007788:	611d      	str	r5, [r3, #16]
      if (epnum == 0U)
 800778a:	b984      	cbnz	r4, 80077ae <USB_EPStartXfer+0x106>
        if (ep->xfer_len > ep->maxpacket)
 800778c:	690e      	ldr	r6, [r1, #16]
 800778e:	688d      	ldr	r5, [r1, #8]
 8007790:	42ae      	cmp	r6, r5
 8007792:	d900      	bls.n	8007796 <USB_EPStartXfer+0xee>
          ep->xfer_len = ep->maxpacket;
 8007794:	610d      	str	r5, [r1, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007796:	691d      	ldr	r5, [r3, #16]
 8007798:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 800779c:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800779e:	691d      	ldr	r5, [r3, #16]
 80077a0:	690e      	ldr	r6, [r1, #16]
 80077a2:	f3c6 0c12 	ubfx	ip, r6, #0, #19
 80077a6:	ea45 050c 	orr.w	r5, r5, ip
 80077aa:	611d      	str	r5, [r3, #16]
 80077ac:	e7c6      	b.n	800773c <USB_EPStartXfer+0x94>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80077ae:	690d      	ldr	r5, [r1, #16]
 80077b0:	688e      	ldr	r6, [r1, #8]
 80077b2:	4435      	add	r5, r6
 80077b4:	3d01      	subs	r5, #1
 80077b6:	fbb5 f5f6 	udiv	r5, r5, r6
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80077ba:	691e      	ldr	r6, [r3, #16]
 80077bc:	fa1f fc85 	uxth.w	ip, r5
 80077c0:	4f49      	ldr	r7, [pc, #292]	@ (80078e8 <USB_EPStartXfer+0x240>)
 80077c2:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
 80077c6:	4335      	orrs	r5, r6
 80077c8:	611d      	str	r5, [r3, #16]
        if (ep->type == EP_TYPE_ISOC)
 80077ca:	790d      	ldrb	r5, [r1, #4]
 80077cc:	2d01      	cmp	r5, #1
 80077ce:	d1e6      	bne.n	800779e <USB_EPStartXfer+0xf6>
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80077d0:	691d      	ldr	r5, [r3, #16]
 80077d2:	f025 45c0 	bic.w	r5, r5, #1610612736	@ 0x60000000
 80077d6:	611d      	str	r5, [r3, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80077d8:	691d      	ldr	r5, [r3, #16]
 80077da:	ea4f 7c4c 	mov.w	ip, ip, lsl #29
 80077de:	f00c 4cc0 	and.w	ip, ip, #1610612736	@ 0x60000000
 80077e2:	ea45 050c 	orr.w	r5, r5, ip
 80077e6:	611d      	str	r5, [r3, #16]
 80077e8:	e7d9      	b.n	800779e <USB_EPStartXfer+0xf6>
      if ((uint32_t)ep->dma_addr != 0U)
 80077ea:	69cb      	ldr	r3, [r1, #28]
 80077ec:	b11b      	cbz	r3, 80077f6 <USB_EPStartXfer+0x14e>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80077ee:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 80077f2:	f8c2 3914 	str.w	r3, [r2, #2324]	@ 0x914
      if (ep->type == EP_TYPE_ISOC)
 80077f6:	790b      	ldrb	r3, [r1, #4]
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	d008      	beq.n	800780e <USB_EPStartXfer+0x166>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80077fc:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8007800:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8007804:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007808:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 800780c:	e77d      	b.n	800770a <USB_EPStartXfer+0x62>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800780e:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8007812:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8007816:	d108      	bne.n	800782a <USB_EPStartXfer+0x182>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007818:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 800781c:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 8007820:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007824:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 8007828:	e7e8      	b.n	80077fc <USB_EPStartXfer+0x154>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800782a:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 800782e:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 8007832:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007836:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 800783a:	e7df      	b.n	80077fc <USB_EPStartXfer+0x154>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800783c:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8007840:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8007844:	d10c      	bne.n	8007860 <USB_EPStartXfer+0x1b8>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007846:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 800784a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800784e:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007852:	9200      	str	r2, [sp, #0]
 8007854:	8a0b      	ldrh	r3, [r1, #16]
 8007856:	780a      	ldrb	r2, [r1, #0]
 8007858:	68c9      	ldr	r1, [r1, #12]
 800785a:	f7ff ff0e 	bl	800767a <USB_WritePacket>
 800785e:	e754      	b.n	800770a <USB_EPStartXfer+0x62>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007860:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8007864:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007868:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 800786c:	e7f1      	b.n	8007852 <USB_EPStartXfer+0x1aa>
      if (ep->xfer_len == 0U)
 800786e:	690c      	ldr	r4, [r1, #16]
 8007870:	b954      	cbnz	r4, 8007888 <USB_EPStartXfer+0x1e0>
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007872:	691c      	ldr	r4, [r3, #16]
 8007874:	688d      	ldr	r5, [r1, #8]
 8007876:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800787a:	432c      	orrs	r4, r5
 800787c:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800787e:	691c      	ldr	r4, [r3, #16]
 8007880:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8007884:	611c      	str	r4, [r3, #16]
 8007886:	e733      	b.n	80076f0 <USB_EPStartXfer+0x48>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007888:	688d      	ldr	r5, [r1, #8]
 800788a:	442c      	add	r4, r5
 800788c:	3c01      	subs	r4, #1
 800788e:	fbb4 f4f5 	udiv	r4, r4, r5
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007892:	b2a4      	uxth	r4, r4
 8007894:	fb04 f505 	mul.w	r5, r4, r5
 8007898:	620d      	str	r5, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800789a:	691d      	ldr	r5, [r3, #16]
 800789c:	4e12      	ldr	r6, [pc, #72]	@ (80078e8 <USB_EPStartXfer+0x240>)
 800789e:	ea06 44c4 	and.w	r4, r6, r4, lsl #19
 80078a2:	432c      	orrs	r4, r5
 80078a4:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80078a6:	691c      	ldr	r4, [r3, #16]
 80078a8:	6a0d      	ldr	r5, [r1, #32]
 80078aa:	f3c5 0512 	ubfx	r5, r5, #0, #19
 80078ae:	432c      	orrs	r4, r5
 80078b0:	611c      	str	r4, [r3, #16]
 80078b2:	e71d      	b.n	80076f0 <USB_EPStartXfer+0x48>
      if ((uint32_t)ep->xfer_buff != 0U)
 80078b4:	68ca      	ldr	r2, [r1, #12]
 80078b6:	2a00      	cmp	r2, #0
 80078b8:	f43f af1d 	beq.w	80076f6 <USB_EPStartXfer+0x4e>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80078bc:	615a      	str	r2, [r3, #20]
 80078be:	e71a      	b.n	80076f6 <USB_EPStartXfer+0x4e>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80078c0:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 80078c4:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80078c8:	d106      	bne.n	80078d8 <USB_EPStartXfer+0x230>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80078ca:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 80078ce:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80078d2:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 80078d6:	e712      	b.n	80076fe <USB_EPStartXfer+0x56>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80078d8:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 80078dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80078e0:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 80078e4:	e70b      	b.n	80076fe <USB_EPStartXfer+0x56>
 80078e6:	bf00      	nop
 80078e8:	1ff80000 	.word	0x1ff80000

080078ec <USB_ReadPacket>:
{
 80078ec:	b510      	push	{r4, lr}
 80078ee:	4684      	mov	ip, r0
 80078f0:	4608      	mov	r0, r1
  uint32_t count32b = (uint32_t)len >> 2U;
 80078f2:	ea4f 0e92 	mov.w	lr, r2, lsr #2
  uint16_t remaining_bytes = len % 4U;
 80078f6:	f002 0203 	and.w	r2, r2, #3
  for (i = 0U; i < count32b; i++)
 80078fa:	2300      	movs	r3, #0
 80078fc:	e005      	b.n	800790a <USB_ReadPacket+0x1e>
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80078fe:	f50c 5180 	add.w	r1, ip, #4096	@ 0x1000
 8007902:	6809      	ldr	r1, [r1, #0]
 8007904:	f840 1b04 	str.w	r1, [r0], #4
  for (i = 0U; i < count32b; i++)
 8007908:	3301      	adds	r3, #1
 800790a:	4573      	cmp	r3, lr
 800790c:	d3f7      	bcc.n	80078fe <USB_ReadPacket+0x12>
  if (remaining_bytes != 0U)
 800790e:	b17a      	cbz	r2, 8007930 <USB_ReadPacket+0x44>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007910:	f50c 5c80 	add.w	ip, ip, #4096	@ 0x1000
 8007914:	f8dc 4000 	ldr.w	r4, [ip]
    i = 0U;
 8007918:	2100      	movs	r1, #0
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800791a:	b2cb      	uxtb	r3, r1
 800791c:	00db      	lsls	r3, r3, #3
 800791e:	fa24 f303 	lsr.w	r3, r4, r3
 8007922:	f800 3b01 	strb.w	r3, [r0], #1
      i++;
 8007926:	3101      	adds	r1, #1
      remaining_bytes--;
 8007928:	3a01      	subs	r2, #1
 800792a:	b292      	uxth	r2, r2
    } while (remaining_bytes != 0U);
 800792c:	2a00      	cmp	r2, #0
 800792e:	d1f4      	bne.n	800791a <USB_ReadPacket+0x2e>
}
 8007930:	bd10      	pop	{r4, pc}

08007932 <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8007932:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8007934:	784a      	ldrb	r2, [r1, #1]
 8007936:	2a01      	cmp	r2, #1
 8007938:	d014      	beq.n	8007964 <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800793a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800793e:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 8007942:	2a00      	cmp	r2, #0
 8007944:	db06      	blt.n	8007954 <USB_EPSetStall+0x22>
 8007946:	b12b      	cbz	r3, 8007954 <USB_EPSetStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007948:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 800794c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007950:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007954:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8007958:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800795c:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 8007960:	2000      	movs	r0, #0
 8007962:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007964:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8007968:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 800796c:	2a00      	cmp	r2, #0
 800796e:	db06      	blt.n	800797e <USB_EPSetStall+0x4c>
 8007970:	b12b      	cbz	r3, 800797e <USB_EPSetStall+0x4c>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007972:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8007976:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800797a:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800797e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8007982:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007986:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 800798a:	e7e9      	b.n	8007960 <USB_EPSetStall+0x2e>

0800798c <USB_EPClearStall>:
  uint32_t epnum = (uint32_t)ep->num;
 800798c:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800798e:	784a      	ldrb	r2, [r1, #1]
 8007990:	2a01      	cmp	r2, #1
 8007992:	d00e      	beq.n	80079b2 <USB_EPClearStall+0x26>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007994:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8007998:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 800799c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80079a0:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80079a4:	790b      	ldrb	r3, [r1, #4]
 80079a6:	3b02      	subs	r3, #2
 80079a8:	b2db      	uxtb	r3, r3
 80079aa:	2b01      	cmp	r3, #1
 80079ac:	d915      	bls.n	80079da <USB_EPClearStall+0x4e>
}
 80079ae:	2000      	movs	r0, #0
 80079b0:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80079b2:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80079b6:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 80079ba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80079be:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80079c2:	790b      	ldrb	r3, [r1, #4]
 80079c4:	3b02      	subs	r3, #2
 80079c6:	b2db      	uxtb	r3, r3
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d8f0      	bhi.n	80079ae <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80079cc:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 80079d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079d4:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 80079d8:	e7e9      	b.n	80079ae <USB_EPClearStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80079da:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80079de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079e2:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 80079e6:	e7e2      	b.n	80079ae <USB_EPClearStall+0x22>

080079e8 <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80079e8:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 80079ec:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80079f0:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80079f4:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 80079f8:	0109      	lsls	r1, r1, #4
 80079fa:	f401 61fe 	and.w	r1, r1, #2032	@ 0x7f0
 80079fe:	430b      	orrs	r3, r1
 8007a00:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
}
 8007a04:	2000      	movs	r0, #0
 8007a06:	4770      	bx	lr

08007a08 <USB_DevConnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007a08:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 8007a0c:	f023 0303 	bic.w	r3, r3, #3
 8007a10:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007a14:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8007a18:	f023 0302 	bic.w	r3, r3, #2
 8007a1c:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8007a20:	2000      	movs	r0, #0
 8007a22:	4770      	bx	lr

08007a24 <USB_DevDisconnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007a24:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 8007a28:	f023 0303 	bic.w	r3, r3, #3
 8007a2c:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007a30:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8007a34:	f043 0302 	orr.w	r3, r3, #2
 8007a38:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8007a3c:	2000      	movs	r0, #0
 8007a3e:	4770      	bx	lr

08007a40 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 8007a40:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 8007a42:	6980      	ldr	r0, [r0, #24]
}
 8007a44:	4010      	ands	r0, r2
 8007a46:	4770      	bx	lr

08007a48 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8007a48:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 8007a4c:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007a50:	69c0      	ldr	r0, [r0, #28]
 8007a52:	4018      	ands	r0, r3
}
 8007a54:	0c00      	lsrs	r0, r0, #16
 8007a56:	4770      	bx	lr

08007a58 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8007a58:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 8007a5c:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007a60:	69c0      	ldr	r0, [r0, #28]
 8007a62:	4018      	ands	r0, r3
}
 8007a64:	b280      	uxth	r0, r0
 8007a66:	4770      	bx	lr

08007a68 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007a68:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8007a6c:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	@ 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007a70:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
 8007a74:	6940      	ldr	r0, [r0, #20]
}
 8007a76:	4010      	ands	r0, r2
 8007a78:	4770      	bx	lr

08007a7a <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 8007a7a:	f8d0 2810 	ldr.w	r2, [r0, #2064]	@ 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007a7e:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007a82:	f001 0c0f 	and.w	ip, r1, #15
 8007a86:	fa23 f30c 	lsr.w	r3, r3, ip
 8007a8a:	01db      	lsls	r3, r3, #7
 8007a8c:	b2db      	uxtb	r3, r3
 8007a8e:	4313      	orrs	r3, r2
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007a90:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 8007a94:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
 8007a98:	6880      	ldr	r0, [r0, #8]
}
 8007a9a:	4018      	ands	r0, r3
 8007a9c:	4770      	bx	lr

08007a9e <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8007a9e:	6940      	ldr	r0, [r0, #20]
}
 8007aa0:	f000 0001 	and.w	r0, r0, #1
 8007aa4:	4770      	bx	lr

08007aa6 <USB_SetCurrentMode>:
{
 8007aa6:	b538      	push	{r3, r4, r5, lr}
 8007aa8:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007aaa:	68c3      	ldr	r3, [r0, #12]
 8007aac:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007ab0:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8007ab2:	2901      	cmp	r1, #1
 8007ab4:	d013      	beq.n	8007ade <USB_SetCurrentMode+0x38>
  else if (mode == USB_DEVICE_MODE)
 8007ab6:	bb19      	cbnz	r1, 8007b00 <USB_SetCurrentMode+0x5a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007ab8:	68c3      	ldr	r3, [r0, #12]
 8007aba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007abe:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 8007ac0:	2400      	movs	r4, #0
      HAL_Delay(10U);
 8007ac2:	200a      	movs	r0, #10
 8007ac4:	f7f9 f8c8 	bl	8000c58 <HAL_Delay>
      ms += 10U;
 8007ac8:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007aca:	4628      	mov	r0, r5
 8007acc:	f7ff ffe7 	bl	8007a9e <USB_GetMode>
 8007ad0:	b108      	cbz	r0, 8007ad6 <USB_SetCurrentMode+0x30>
 8007ad2:	2cc7      	cmp	r4, #199	@ 0xc7
 8007ad4:	d9f5      	bls.n	8007ac2 <USB_SetCurrentMode+0x1c>
  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007ad6:	2cc8      	cmp	r4, #200	@ 0xc8
 8007ad8:	d014      	beq.n	8007b04 <USB_SetCurrentMode+0x5e>
  return HAL_OK;
 8007ada:	2000      	movs	r0, #0
}
 8007adc:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007ade:	68c3      	ldr	r3, [r0, #12]
 8007ae0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007ae4:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 8007ae6:	2400      	movs	r4, #0
      HAL_Delay(10U);
 8007ae8:	200a      	movs	r0, #10
 8007aea:	f7f9 f8b5 	bl	8000c58 <HAL_Delay>
      ms += 10U;
 8007aee:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007af0:	4628      	mov	r0, r5
 8007af2:	f7ff ffd4 	bl	8007a9e <USB_GetMode>
 8007af6:	2801      	cmp	r0, #1
 8007af8:	d0ed      	beq.n	8007ad6 <USB_SetCurrentMode+0x30>
 8007afa:	2cc7      	cmp	r4, #199	@ 0xc7
 8007afc:	d9f4      	bls.n	8007ae8 <USB_SetCurrentMode+0x42>
 8007afe:	e7ea      	b.n	8007ad6 <USB_SetCurrentMode+0x30>
    return HAL_ERROR;
 8007b00:	2001      	movs	r0, #1
 8007b02:	e7eb      	b.n	8007adc <USB_SetCurrentMode+0x36>
    return HAL_ERROR;
 8007b04:	2001      	movs	r0, #1
 8007b06:	e7e9      	b.n	8007adc <USB_SetCurrentMode+0x36>

08007b08 <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007b08:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8007b0c:	f36f 030a 	bfc	r3, #0, #11
 8007b10:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007b14:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8007b18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b1c:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8007b20:	2000      	movs	r0, #0
 8007b22:	4770      	bx	lr

08007b24 <USB_EP0_OutStart>:
{
 8007b24:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007b26:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007b28:	4b15      	ldr	r3, [pc, #84]	@ (8007b80 <USB_EP0_OutStart+0x5c>)
 8007b2a:	429c      	cmp	r4, r3
 8007b2c:	d903      	bls.n	8007b36 <USB_EP0_OutStart+0x12>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007b2e:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	db16      	blt.n	8007b64 <USB_EP0_OutStart+0x40>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007b36:	2400      	movs	r4, #0
 8007b38:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007b3c:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8007b40:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8007b44:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007b48:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8007b4c:	f044 0418 	orr.w	r4, r4, #24
 8007b50:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007b54:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8007b58:	f044 44c0 	orr.w	r4, r4, #1610612736	@ 0x60000000
 8007b5c:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  if (dma == 1U)
 8007b60:	2901      	cmp	r1, #1
 8007b62:	d003      	beq.n	8007b6c <USB_EP0_OutStart+0x48>
}
 8007b64:	2000      	movs	r0, #0
 8007b66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b6a:	4770      	bx	lr
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007b6c:	f8c0 2b14 	str.w	r2, [r0, #2836]	@ 0xb14
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007b70:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8007b74:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8007b78:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 8007b7c:	e7f2      	b.n	8007b64 <USB_EP0_OutStart+0x40>
 8007b7e:	bf00      	nop
 8007b80:	4f54300a 	.word	0x4f54300a

08007b84 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007b84:	b570      	push	{r4, r5, r6, lr}
 8007b86:	460c      	mov	r4, r1
 8007b88:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007b8a:	2500      	movs	r5, #0
 8007b8c:	e006      	b.n	8007b9c <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8007b8e:	f3af 8000 	nop.w
 8007b92:	4621      	mov	r1, r4
 8007b94:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007b98:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8007b9a:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007b9c:	42b5      	cmp	r5, r6
 8007b9e:	dbf6      	blt.n	8007b8e <_read+0xa>
  }

  return len;
}
 8007ba0:	4630      	mov	r0, r6
 8007ba2:	bd70      	pop	{r4, r5, r6, pc}

08007ba4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007ba4:	b570      	push	{r4, r5, r6, lr}
 8007ba6:	460c      	mov	r4, r1
 8007ba8:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007baa:	2500      	movs	r5, #0
 8007bac:	e004      	b.n	8007bb8 <_write+0x14>
  {
    __io_putchar(*ptr++);
 8007bae:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007bb2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007bb6:	3501      	adds	r5, #1
 8007bb8:	42b5      	cmp	r5, r6
 8007bba:	dbf8      	blt.n	8007bae <_write+0xa>
  }
  return len;
}
 8007bbc:	4630      	mov	r0, r6
 8007bbe:	bd70      	pop	{r4, r5, r6, pc}

08007bc0 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8007bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8007bc4:	4770      	bx	lr

08007bc6 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8007bc6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007bca:	604b      	str	r3, [r1, #4]
  return 0;
}
 8007bcc:	2000      	movs	r0, #0
 8007bce:	4770      	bx	lr

08007bd0 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8007bd0:	2001      	movs	r0, #1
 8007bd2:	4770      	bx	lr

08007bd4 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8007bd4:	2000      	movs	r0, #0
 8007bd6:	4770      	bx	lr

08007bd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007bd8:	b510      	push	{r4, lr}
 8007bda:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007bdc:	4a0c      	ldr	r2, [pc, #48]	@ (8007c10 <_sbrk+0x38>)
 8007bde:	490d      	ldr	r1, [pc, #52]	@ (8007c14 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007be0:	480d      	ldr	r0, [pc, #52]	@ (8007c18 <_sbrk+0x40>)
 8007be2:	6800      	ldr	r0, [r0, #0]
 8007be4:	b140      	cbz	r0, 8007bf8 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007be6:	480c      	ldr	r0, [pc, #48]	@ (8007c18 <_sbrk+0x40>)
 8007be8:	6800      	ldr	r0, [r0, #0]
 8007bea:	4403      	add	r3, r0
 8007bec:	1a52      	subs	r2, r2, r1
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d806      	bhi.n	8007c00 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8007bf2:	4a09      	ldr	r2, [pc, #36]	@ (8007c18 <_sbrk+0x40>)
 8007bf4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8007bf6:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8007bf8:	4807      	ldr	r0, [pc, #28]	@ (8007c18 <_sbrk+0x40>)
 8007bfa:	4c08      	ldr	r4, [pc, #32]	@ (8007c1c <_sbrk+0x44>)
 8007bfc:	6004      	str	r4, [r0, #0]
 8007bfe:	e7f2      	b.n	8007be6 <_sbrk+0xe>
    errno = ENOMEM;
 8007c00:	f001 fd32 	bl	8009668 <__errno>
 8007c04:	230c      	movs	r3, #12
 8007c06:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8007c08:	f04f 30ff 	mov.w	r0, #4294967295
 8007c0c:	e7f3      	b.n	8007bf6 <_sbrk+0x1e>
 8007c0e:	bf00      	nop
 8007c10:	20020000 	.word	0x20020000
 8007c14:	00006000 	.word	0x00006000
 8007c18:	20000684 	.word	0x20000684
 8007c1c:	200023b8 	.word	0x200023b8

08007c20 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007c20:	4a31      	ldr	r2, [pc, #196]	@ (8007ce8 <SystemInit+0xc8>)
 8007c22:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007c26:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007c2a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8007c2e:	4b2f      	ldr	r3, [pc, #188]	@ (8007cec <SystemInit+0xcc>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f003 030f 	and.w	r3, r3, #15
 8007c36:	2b06      	cmp	r3, #6
 8007c38:	d806      	bhi.n	8007c48 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8007c3a:	4a2c      	ldr	r2, [pc, #176]	@ (8007cec <SystemInit+0xcc>)
 8007c3c:	6813      	ldr	r3, [r2, #0]
 8007c3e:	f023 030f 	bic.w	r3, r3, #15
 8007c42:	f043 0307 	orr.w	r3, r3, #7
 8007c46:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8007c48:	4b29      	ldr	r3, [pc, #164]	@ (8007cf0 <SystemInit+0xd0>)
 8007c4a:	681a      	ldr	r2, [r3, #0]
 8007c4c:	f042 0201 	orr.w	r2, r2, #1
 8007c50:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007c52:	2200      	movs	r2, #0
 8007c54:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8007c56:	6819      	ldr	r1, [r3, #0]
 8007c58:	4a26      	ldr	r2, [pc, #152]	@ (8007cf4 <SystemInit+0xd4>)
 8007c5a:	400a      	ands	r2, r1
 8007c5c:	601a      	str	r2, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8007c5e:	4b23      	ldr	r3, [pc, #140]	@ (8007cec <SystemInit+0xcc>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f013 0f08 	tst.w	r3, #8
 8007c66:	d006      	beq.n	8007c76 <SystemInit+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8007c68:	4a20      	ldr	r2, [pc, #128]	@ (8007cec <SystemInit+0xcc>)
 8007c6a:	6813      	ldr	r3, [r2, #0]
 8007c6c:	f023 030f 	bic.w	r3, r3, #15
 8007c70:	f043 0307 	orr.w	r3, r3, #7
 8007c74:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8007c76:	4b1e      	ldr	r3, [pc, #120]	@ (8007cf0 <SystemInit+0xd0>)
 8007c78:	2200      	movs	r2, #0
 8007c7a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8007c7c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8007c7e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8007c80:	491d      	ldr	r1, [pc, #116]	@ (8007cf8 <SystemInit+0xd8>)
 8007c82:	6299      	str	r1, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8007c84:	491d      	ldr	r1, [pc, #116]	@ (8007cfc <SystemInit+0xdc>)
 8007c86:	62d9      	str	r1, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8007c88:	491d      	ldr	r1, [pc, #116]	@ (8007d00 <SystemInit+0xe0>)
 8007c8a:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8007c8c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8007c8e:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8007c90:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8007c92:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8007c94:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007c96:	6819      	ldr	r1, [r3, #0]
 8007c98:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8007c9c:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8007c9e:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8007ca0:	4b18      	ldr	r3, [pc, #96]	@ (8007d04 <SystemInit+0xe4>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f36f 030f 	bfc	r3, #0, #16
 8007ca8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007cac:	d203      	bcs.n	8007cb6 <SystemInit+0x96>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8007cae:	4b16      	ldr	r3, [pc, #88]	@ (8007d08 <SystemInit+0xe8>)
 8007cb0:	2201      	movs	r2, #1
 8007cb2:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8007cb6:	4b0e      	ldr	r3, [pc, #56]	@ (8007cf0 <SystemInit+0xd0>)
 8007cb8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8007cbc:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8007cc0:	d110      	bne.n	8007ce4 <SystemInit+0xc4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8007cc2:	4b0b      	ldr	r3, [pc, #44]	@ (8007cf0 <SystemInit+0xd0>)
 8007cc4:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8007cc8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007ccc:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8007cd0:	4a0e      	ldr	r2, [pc, #56]	@ (8007d0c <SystemInit+0xec>)
 8007cd2:	f243 01d2 	movw	r1, #12498	@ 0x30d2
 8007cd6:	6011      	str	r1, [r2, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8007cd8:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8007cdc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007ce0:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8007ce4:	4770      	bx	lr
 8007ce6:	bf00      	nop
 8007ce8:	e000ed00 	.word	0xe000ed00
 8007cec:	52002000 	.word	0x52002000
 8007cf0:	58024400 	.word	0x58024400
 8007cf4:	eaf6ed7f 	.word	0xeaf6ed7f
 8007cf8:	02020200 	.word	0x02020200
 8007cfc:	01ff0000 	.word	0x01ff0000
 8007d00:	01010280 	.word	0x01010280
 8007d04:	5c001000 	.word	0x5c001000
 8007d08:	51008000 	.word	0x51008000
 8007d0c:	52004000 	.word	0x52004000

08007d10 <ExitRun0Mode>:
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8007d10:	4a05      	ldr	r2, [pc, #20]	@ (8007d28 <ExitRun0Mode+0x18>)
 8007d12:	68d3      	ldr	r3, [r2, #12]
 8007d14:	f043 0302 	orr.w	r3, r3, #2
 8007d18:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8007d1a:	4b03      	ldr	r3, [pc, #12]	@ (8007d28 <ExitRun0Mode+0x18>)
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8007d22:	d0fa      	beq.n	8007d1a <ExitRun0Mode+0xa>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8007d24:	4770      	bx	lr
 8007d26:	bf00      	nop
 8007d28:	58024800 	.word	0x58024800

08007d2c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007d2c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007d2e:	2200      	movs	r2, #0
 8007d30:	4910      	ldr	r1, [pc, #64]	@ (8007d74 <MX_USB_DEVICE_Init+0x48>)
 8007d32:	4811      	ldr	r0, [pc, #68]	@ (8007d78 <MX_USB_DEVICE_Init+0x4c>)
 8007d34:	f000 fc4e 	bl	80085d4 <USBD_Init>
 8007d38:	b980      	cbnz	r0, 8007d5c <MX_USB_DEVICE_Init+0x30>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007d3a:	4910      	ldr	r1, [pc, #64]	@ (8007d7c <MX_USB_DEVICE_Init+0x50>)
 8007d3c:	480e      	ldr	r0, [pc, #56]	@ (8007d78 <MX_USB_DEVICE_Init+0x4c>)
 8007d3e:	f000 fc6d 	bl	800861c <USBD_RegisterClass>
 8007d42:	b970      	cbnz	r0, 8007d62 <MX_USB_DEVICE_Init+0x36>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007d44:	490e      	ldr	r1, [pc, #56]	@ (8007d80 <MX_USB_DEVICE_Init+0x54>)
 8007d46:	480c      	ldr	r0, [pc, #48]	@ (8007d78 <MX_USB_DEVICE_Init+0x4c>)
 8007d48:	f000 fa3b 	bl	80081c2 <USBD_CDC_RegisterInterface>
 8007d4c:	b960      	cbnz	r0, 8007d68 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007d4e:	480a      	ldr	r0, [pc, #40]	@ (8007d78 <MX_USB_DEVICE_Init+0x4c>)
 8007d50:	f000 fc92 	bl	8008678 <USBD_Start>
 8007d54:	b958      	cbnz	r0, 8007d6e <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler();
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8007d56:	f7fa fd89 	bl	800286c <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007d5a:	bd08      	pop	{r3, pc}
    Error_Handler();
 8007d5c:	f7f8 fcde 	bl	800071c <Error_Handler>
 8007d60:	e7eb      	b.n	8007d3a <MX_USB_DEVICE_Init+0xe>
    Error_Handler();
 8007d62:	f7f8 fcdb 	bl	800071c <Error_Handler>
 8007d66:	e7ed      	b.n	8007d44 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 8007d68:	f7f8 fcd8 	bl	800071c <Error_Handler>
 8007d6c:	e7ef      	b.n	8007d4e <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 8007d6e:	f7f8 fcd5 	bl	800071c <Error_Handler>
 8007d72:	e7f0      	b.n	8007d56 <MX_USB_DEVICE_Init+0x2a>
 8007d74:	200000e0 	.word	0x200000e0
 8007d78:	20000688 	.word	0x20000688
 8007d7c:	20000054 	.word	0x20000054
 8007d80:	20000098 	.word	0x20000098

08007d84 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007d84:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007d86:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007d8a:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8007d8e:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]

  if (hcdc == NULL)
 8007d92:	b18c      	cbz	r4, 8007db8 <USBD_CDC_EP0_RxReady+0x34>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007d94:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8007d98:	6843      	ldr	r3, [r0, #4]
 8007d9a:	b17b      	cbz	r3, 8007dbc <USBD_CDC_EP0_RxReady+0x38>
 8007d9c:	f894 0200 	ldrb.w	r0, [r4, #512]	@ 0x200
 8007da0:	28ff      	cmp	r0, #255	@ 0xff
 8007da2:	d00d      	beq.n	8007dc0 <USBD_CDC_EP0_RxReady+0x3c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007da4:	689b      	ldr	r3, [r3, #8]
 8007da6:	f894 2201 	ldrb.w	r2, [r4, #513]	@ 0x201
 8007daa:	4621      	mov	r1, r4
 8007dac:	4798      	blx	r3
                                                                     (uint8_t *)hcdc->data,
                                                                     (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 8007dae:	23ff      	movs	r3, #255	@ 0xff
 8007db0:	f884 3200 	strb.w	r3, [r4, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007db4:	2000      	movs	r0, #0
}
 8007db6:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 8007db8:	2003      	movs	r0, #3
 8007dba:	e7fc      	b.n	8007db6 <USBD_CDC_EP0_RxReady+0x32>
  return (uint8_t)USBD_OK;
 8007dbc:	2000      	movs	r0, #0
 8007dbe:	e7fa      	b.n	8007db6 <USBD_CDC_EP0_RxReady+0x32>
 8007dc0:	2000      	movs	r0, #0
 8007dc2:	e7f8      	b.n	8007db6 <USBD_CDC_EP0_RxReady+0x32>

08007dc4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007dc4:	230a      	movs	r3, #10
 8007dc6:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 8007dc8:	4800      	ldr	r0, [pc, #0]	@ (8007dcc <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8007dca:	4770      	bx	lr
 8007dcc:	2000008c 	.word	0x2000008c

08007dd0 <USBD_CDC_GetOtherSpeedCfgDesc>:
{
 8007dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dd2:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007dd4:	4f0f      	ldr	r7, [pc, #60]	@ (8007e14 <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 8007dd6:	2182      	movs	r1, #130	@ 0x82
 8007dd8:	4638      	mov	r0, r7
 8007dda:	f000 fe00 	bl	80089de <USBD_GetEpDesc>
 8007dde:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007de0:	2101      	movs	r1, #1
 8007de2:	4638      	mov	r0, r7
 8007de4:	f000 fdfb 	bl	80089de <USBD_GetEpDesc>
 8007de8:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007dea:	2181      	movs	r1, #129	@ 0x81
 8007dec:	4638      	mov	r0, r7
 8007dee:	f000 fdf6 	bl	80089de <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 8007df2:	b10d      	cbz	r5, 8007df8 <USBD_CDC_GetOtherSpeedCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007df4:	2210      	movs	r2, #16
 8007df6:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 8007df8:	b11c      	cbz	r4, 8007e02 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007dfa:	2240      	movs	r2, #64	@ 0x40
 8007dfc:	7122      	strb	r2, [r4, #4]
 8007dfe:	2200      	movs	r2, #0
 8007e00:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 8007e02:	b118      	cbz	r0, 8007e0c <USBD_CDC_GetOtherSpeedCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e04:	2240      	movs	r2, #64	@ 0x40
 8007e06:	7102      	strb	r2, [r0, #4]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007e0c:	2343      	movs	r3, #67	@ 0x43
 8007e0e:	8033      	strh	r3, [r6, #0]
}
 8007e10:	4800      	ldr	r0, [pc, #0]	@ (8007e14 <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 8007e12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e14:	20000010 	.word	0x20000010

08007e18 <USBD_CDC_GetFSCfgDesc>:
{
 8007e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e1a:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e1c:	4f0f      	ldr	r7, [pc, #60]	@ (8007e5c <USBD_CDC_GetFSCfgDesc+0x44>)
 8007e1e:	2182      	movs	r1, #130	@ 0x82
 8007e20:	4638      	mov	r0, r7
 8007e22:	f000 fddc 	bl	80089de <USBD_GetEpDesc>
 8007e26:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007e28:	2101      	movs	r1, #1
 8007e2a:	4638      	mov	r0, r7
 8007e2c:	f000 fdd7 	bl	80089de <USBD_GetEpDesc>
 8007e30:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007e32:	2181      	movs	r1, #129	@ 0x81
 8007e34:	4638      	mov	r0, r7
 8007e36:	f000 fdd2 	bl	80089de <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 8007e3a:	b10d      	cbz	r5, 8007e40 <USBD_CDC_GetFSCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007e3c:	2210      	movs	r2, #16
 8007e3e:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 8007e40:	b11c      	cbz	r4, 8007e4a <USBD_CDC_GetFSCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e42:	2240      	movs	r2, #64	@ 0x40
 8007e44:	7122      	strb	r2, [r4, #4]
 8007e46:	2200      	movs	r2, #0
 8007e48:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 8007e4a:	b118      	cbz	r0, 8007e54 <USBD_CDC_GetFSCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e4c:	2240      	movs	r2, #64	@ 0x40
 8007e4e:	7102      	strb	r2, [r0, #4]
 8007e50:	2200      	movs	r2, #0
 8007e52:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007e54:	2343      	movs	r3, #67	@ 0x43
 8007e56:	8033      	strh	r3, [r6, #0]
}
 8007e58:	4800      	ldr	r0, [pc, #0]	@ (8007e5c <USBD_CDC_GetFSCfgDesc+0x44>)
 8007e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e5c:	20000010 	.word	0x20000010

08007e60 <USBD_CDC_GetHSCfgDesc>:
{
 8007e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e62:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e64:	4f0f      	ldr	r7, [pc, #60]	@ (8007ea4 <USBD_CDC_GetHSCfgDesc+0x44>)
 8007e66:	2182      	movs	r1, #130	@ 0x82
 8007e68:	4638      	mov	r0, r7
 8007e6a:	f000 fdb8 	bl	80089de <USBD_GetEpDesc>
 8007e6e:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007e70:	2101      	movs	r1, #1
 8007e72:	4638      	mov	r0, r7
 8007e74:	f000 fdb3 	bl	80089de <USBD_GetEpDesc>
 8007e78:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007e7a:	2181      	movs	r1, #129	@ 0x81
 8007e7c:	4638      	mov	r0, r7
 8007e7e:	f000 fdae 	bl	80089de <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 8007e82:	b10d      	cbz	r5, 8007e88 <USBD_CDC_GetHSCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007e84:	2210      	movs	r2, #16
 8007e86:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 8007e88:	b11c      	cbz	r4, 8007e92 <USBD_CDC_GetHSCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	7122      	strb	r2, [r4, #4]
 8007e8e:	2202      	movs	r2, #2
 8007e90:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 8007e92:	b118      	cbz	r0, 8007e9c <USBD_CDC_GetHSCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007e94:	2200      	movs	r2, #0
 8007e96:	7102      	strb	r2, [r0, #4]
 8007e98:	2202      	movs	r2, #2
 8007e9a:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007e9c:	2343      	movs	r3, #67	@ 0x43
 8007e9e:	8033      	strh	r3, [r6, #0]
}
 8007ea0:	4800      	ldr	r0, [pc, #0]	@ (8007ea4 <USBD_CDC_GetHSCfgDesc+0x44>)
 8007ea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ea4:	20000010 	.word	0x20000010

08007ea8 <USBD_CDC_DataOut>:
{
 8007ea8:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007eaa:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007eae:	33b0      	adds	r3, #176	@ 0xb0
 8007eb0:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007eb4:	b195      	cbz	r5, 8007edc <USBD_CDC_DataOut+0x34>
 8007eb6:	4604      	mov	r4, r0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007eb8:	f000 fb34 	bl	8008524 <USBD_LL_GetRxDataSize>
 8007ebc:	f8c5 020c 	str.w	r0, [r5, #524]	@ 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007ec0:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8007ec4:	33b0      	adds	r3, #176	@ 0xb0
 8007ec6:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8007eca:	6863      	ldr	r3, [r4, #4]
 8007ecc:	68db      	ldr	r3, [r3, #12]
 8007ece:	f505 7103 	add.w	r1, r5, #524	@ 0x20c
 8007ed2:	f8d5 0204 	ldr.w	r0, [r5, #516]	@ 0x204
 8007ed6:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8007ed8:	2000      	movs	r0, #0
}
 8007eda:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 8007edc:	2003      	movs	r0, #3
 8007ede:	e7fc      	b.n	8007eda <USBD_CDC_DataOut+0x32>

08007ee0 <USBD_CDC_DataIn>:
{
 8007ee0:	b538      	push	{r3, r4, r5, lr}
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007ee2:	f8d0 52c8 	ldr.w	r5, [r0, #712]	@ 0x2c8
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007ee6:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007eea:	33b0      	adds	r3, #176	@ 0xb0
 8007eec:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8007ef0:	b384      	cbz	r4, 8007f54 <USBD_CDC_DataIn+0x74>
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007ef2:	f001 030f 	and.w	r3, r1, #15
 8007ef6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8007efa:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007efe:	6992      	ldr	r2, [r2, #24]
 8007f00:	b14a      	cbz	r2, 8007f16 <USBD_CDC_DataIn+0x36>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007f02:	eb03 0cc3 	add.w	ip, r3, r3, lsl #3
 8007f06:	eb05 058c 	add.w	r5, r5, ip, lsl #2
 8007f0a:	69ed      	ldr	r5, [r5, #28]
 8007f0c:	fbb2 fcf5 	udiv	ip, r2, r5
 8007f10:	fb05 221c 	mls	r2, r5, ip, r2
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007f14:	b192      	cbz	r2, 8007f3c <USBD_CDC_DataIn+0x5c>
    hcdc->TxState = 0U;
 8007f16:	2300      	movs	r3, #0
 8007f18:	f8c4 3214 	str.w	r3, [r4, #532]	@ 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007f1c:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007f20:	33b0      	adds	r3, #176	@ 0xb0
 8007f22:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8007f26:	6843      	ldr	r3, [r0, #4]
 8007f28:	691b      	ldr	r3, [r3, #16]
 8007f2a:	b1ab      	cbz	r3, 8007f58 <USBD_CDC_DataIn+0x78>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007f2c:	460a      	mov	r2, r1
 8007f2e:	f504 7104 	add.w	r1, r4, #528	@ 0x210
 8007f32:	f8d4 0208 	ldr.w	r0, [r4, #520]	@ 0x208
 8007f36:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8007f38:	2000      	movs	r0, #0
}
 8007f3a:	bd38      	pop	{r3, r4, r5, pc}
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007f3c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007f40:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8007f44:	2400      	movs	r4, #0
 8007f46:	619c      	str	r4, [r3, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007f48:	4623      	mov	r3, r4
 8007f4a:	4622      	mov	r2, r4
 8007f4c:	f000 fb32 	bl	80085b4 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 8007f50:	4620      	mov	r0, r4
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007f52:	e7f2      	b.n	8007f3a <USBD_CDC_DataIn+0x5a>
    return (uint8_t)USBD_FAIL;
 8007f54:	2003      	movs	r0, #3
 8007f56:	e7f0      	b.n	8007f3a <USBD_CDC_DataIn+0x5a>
  return (uint8_t)USBD_OK;
 8007f58:	2000      	movs	r0, #0
 8007f5a:	e7ee      	b.n	8007f3a <USBD_CDC_DataIn+0x5a>

08007f5c <USBD_CDC_Setup>:
{
 8007f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f5e:	b083      	sub	sp, #12
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007f60:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007f64:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8007f68:	f850 7022 	ldr.w	r7, [r0, r2, lsl #2]
  uint8_t ifalt = 0U;
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	f88d 2007 	strb.w	r2, [sp, #7]
  uint16_t status_info = 0U;
 8007f72:	f8ad 2004 	strh.w	r2, [sp, #4]
  if (hcdc == NULL)
 8007f76:	2f00      	cmp	r7, #0
 8007f78:	d078      	beq.n	800806c <USBD_CDC_Setup+0x110>
 8007f7a:	4604      	mov	r4, r0
 8007f7c:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007f7e:	7809      	ldrb	r1, [r1, #0]
 8007f80:	f011 0660 	ands.w	r6, r1, #96	@ 0x60
 8007f84:	d034      	beq.n	8007ff0 <USBD_CDC_Setup+0x94>
 8007f86:	2e20      	cmp	r6, #32
 8007f88:	d169      	bne.n	800805e <USBD_CDC_Setup+0x102>
      if (req->wLength != 0U)
 8007f8a:	88ea      	ldrh	r2, [r5, #6]
 8007f8c:	b32a      	cbz	r2, 8007fda <USBD_CDC_Setup+0x7e>
        if ((req->bmRequest & 0x80U) != 0U)
 8007f8e:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8007f92:	d10e      	bne.n	8007fb2 <USBD_CDC_Setup+0x56>
          hcdc->CmdOpCode = req->bRequest;
 8007f94:	786b      	ldrb	r3, [r5, #1]
 8007f96:	f887 3200 	strb.w	r3, [r7, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007f9a:	88ea      	ldrh	r2, [r5, #6]
 8007f9c:	2a3f      	cmp	r2, #63	@ 0x3f
 8007f9e:	d81a      	bhi.n	8007fd6 <USBD_CDC_Setup+0x7a>
 8007fa0:	b2d2      	uxtb	r2, r2
 8007fa2:	f887 2201 	strb.w	r2, [r7, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007fa6:	4639      	mov	r1, r7
 8007fa8:	4620      	mov	r0, r4
 8007faa:	f001 f994 	bl	80092d6 <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 8007fae:	2600      	movs	r6, #0
 8007fb0:	e059      	b.n	8008066 <USBD_CDC_Setup+0x10a>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007fb2:	33b0      	adds	r3, #176	@ 0xb0
 8007fb4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8007fb8:	685b      	ldr	r3, [r3, #4]
 8007fba:	689b      	ldr	r3, [r3, #8]
 8007fbc:	4639      	mov	r1, r7
 8007fbe:	7868      	ldrb	r0, [r5, #1]
 8007fc0:	4798      	blx	r3
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007fc2:	88ea      	ldrh	r2, [r5, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007fc4:	2a07      	cmp	r2, #7
 8007fc6:	bf28      	it	cs
 8007fc8:	2207      	movcs	r2, #7
 8007fca:	4639      	mov	r1, r7
 8007fcc:	4620      	mov	r0, r4
 8007fce:	f001 f96d 	bl	80092ac <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8007fd2:	2600      	movs	r6, #0
 8007fd4:	e047      	b.n	8008066 <USBD_CDC_Setup+0x10a>
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007fd6:	2240      	movs	r2, #64	@ 0x40
 8007fd8:	e7e3      	b.n	8007fa2 <USBD_CDC_Setup+0x46>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007fda:	33b0      	adds	r3, #176	@ 0xb0
 8007fdc:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8007fe0:	685b      	ldr	r3, [r3, #4]
 8007fe2:	689b      	ldr	r3, [r3, #8]
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	4629      	mov	r1, r5
 8007fe8:	7868      	ldrb	r0, [r5, #1]
 8007fea:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_OK;
 8007fec:	2600      	movs	r6, #0
 8007fee:	e03a      	b.n	8008066 <USBD_CDC_Setup+0x10a>
      switch (req->bRequest)
 8007ff0:	786f      	ldrb	r7, [r5, #1]
 8007ff2:	2f0b      	cmp	r7, #11
 8007ff4:	d82e      	bhi.n	8008054 <USBD_CDC_Setup+0xf8>
 8007ff6:	e8df f007 	tbb	[pc, r7]
 8007ffa:	3606      	.short	0x3606
 8007ffc:	2d2d2d2d 	.word	0x2d2d2d2d
 8008000:	2d2d2d2d 	.word	0x2d2d2d2d
 8008004:	2415      	.short	0x2415
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008006:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800800a:	2b03      	cmp	r3, #3
 800800c:	d004      	beq.n	8008018 <USBD_CDC_Setup+0xbc>
            USBD_CtlError(pdev, req);
 800800e:	4629      	mov	r1, r5
 8008010:	f000 fd22 	bl	8008a58 <USBD_CtlError>
            ret = USBD_FAIL;
 8008014:	2603      	movs	r6, #3
 8008016:	e026      	b.n	8008066 <USBD_CDC_Setup+0x10a>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008018:	2202      	movs	r2, #2
 800801a:	a901      	add	r1, sp, #4
 800801c:	f001 f946 	bl	80092ac <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8008020:	463e      	mov	r6, r7
 8008022:	e020      	b.n	8008066 <USBD_CDC_Setup+0x10a>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008024:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008028:	2b03      	cmp	r3, #3
 800802a:	d004      	beq.n	8008036 <USBD_CDC_Setup+0xda>
            USBD_CtlError(pdev, req);
 800802c:	4629      	mov	r1, r5
 800802e:	f000 fd13 	bl	8008a58 <USBD_CtlError>
            ret = USBD_FAIL;
 8008032:	2603      	movs	r6, #3
 8008034:	e017      	b.n	8008066 <USBD_CDC_Setup+0x10a>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008036:	2201      	movs	r2, #1
 8008038:	f10d 0107 	add.w	r1, sp, #7
 800803c:	f001 f936 	bl	80092ac <USBD_CtlSendData>
 8008040:	e011      	b.n	8008066 <USBD_CDC_Setup+0x10a>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008042:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008046:	2b03      	cmp	r3, #3
 8008048:	d00d      	beq.n	8008066 <USBD_CDC_Setup+0x10a>
            USBD_CtlError(pdev, req);
 800804a:	4629      	mov	r1, r5
 800804c:	f000 fd04 	bl	8008a58 <USBD_CtlError>
            ret = USBD_FAIL;
 8008050:	2603      	movs	r6, #3
 8008052:	e008      	b.n	8008066 <USBD_CDC_Setup+0x10a>
          USBD_CtlError(pdev, req);
 8008054:	4629      	mov	r1, r5
 8008056:	f000 fcff 	bl	8008a58 <USBD_CtlError>
          ret = USBD_FAIL;
 800805a:	2603      	movs	r6, #3
          break;
 800805c:	e003      	b.n	8008066 <USBD_CDC_Setup+0x10a>
      USBD_CtlError(pdev, req);
 800805e:	4629      	mov	r1, r5
 8008060:	f000 fcfa 	bl	8008a58 <USBD_CtlError>
      ret = USBD_FAIL;
 8008064:	2603      	movs	r6, #3
}
 8008066:	4630      	mov	r0, r6
 8008068:	b003      	add	sp, #12
 800806a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 800806c:	2603      	movs	r6, #3
 800806e:	e7fa      	b.n	8008066 <USBD_CDC_Setup+0x10a>

08008070 <USBD_CDC_DeInit>:
{
 8008070:	b538      	push	{r3, r4, r5, lr}
 8008072:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008074:	2181      	movs	r1, #129	@ 0x81
 8008076:	f000 fa7d 	bl	8008574 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800807a:	2500      	movs	r5, #0
 800807c:	8725      	strh	r5, [r4, #56]	@ 0x38
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800807e:	2101      	movs	r1, #1
 8008080:	4620      	mov	r0, r4
 8008082:	f000 fa77 	bl	8008574 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008086:	f8a4 5178 	strh.w	r5, [r4, #376]	@ 0x178
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800808a:	2182      	movs	r1, #130	@ 0x82
 800808c:	4620      	mov	r0, r4
 800808e:	f000 fa71 	bl	8008574 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008092:	f8a4 504c 	strh.w	r5, [r4, #76]	@ 0x4c
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008096:	f8a4 504e 	strh.w	r5, [r4, #78]	@ 0x4e
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800809a:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800809e:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80080a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80080a6:	b19a      	cbz	r2, 80080d0 <USBD_CDC_DeInit+0x60>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80080a8:	33b0      	adds	r3, #176	@ 0xb0
 80080aa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80080ae:	685b      	ldr	r3, [r3, #4]
 80080b0:	685b      	ldr	r3, [r3, #4]
 80080b2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80080b4:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80080b8:	33b0      	adds	r3, #176	@ 0xb0
 80080ba:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 80080be:	f000 fa3b 	bl	8008538 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80080c2:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80080c6:	33b0      	adds	r3, #176	@ 0xb0
 80080c8:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
    pdev->pClassData = NULL;
 80080cc:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
}
 80080d0:	2000      	movs	r0, #0
 80080d2:	bd38      	pop	{r3, r4, r5, pc}

080080d4 <USBD_CDC_Init>:
{
 80080d4:	b570      	push	{r4, r5, r6, lr}
 80080d6:	4604      	mov	r4, r0
  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80080d8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80080dc:	f000 fa28 	bl	8008530 <USBD_static_malloc>
  if (hcdc == NULL)
 80080e0:	2800      	cmp	r0, #0
 80080e2:	d049      	beq.n	8008178 <USBD_CDC_Init+0xa4>
 80080e4:	4605      	mov	r5, r0
  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80080e6:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80080ea:	2100      	movs	r1, #0
 80080ec:	f001 fa6e 	bl	80095cc <memset>
  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80080f0:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80080f4:	33b0      	adds	r3, #176	@ 0xb0
 80080f6:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80080fa:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80080fe:	7c23      	ldrb	r3, [r4, #16]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d141      	bne.n	8008188 <USBD_CDC_Init+0xb4>
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008104:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008108:	2202      	movs	r2, #2
 800810a:	2181      	movs	r1, #129	@ 0x81
 800810c:	4620      	mov	r0, r4
 800810e:	f000 fa26 	bl	800855e <USBD_LL_OpenEP>
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008112:	2601      	movs	r6, #1
 8008114:	8726      	strh	r6, [r4, #56]	@ 0x38
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008116:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800811a:	2202      	movs	r2, #2
 800811c:	4631      	mov	r1, r6
 800811e:	4620      	mov	r0, r4
 8008120:	f000 fa1d 	bl	800855e <USBD_LL_OpenEP>
    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008124:	f8a4 6178 	strh.w	r6, [r4, #376]	@ 0x178
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008128:	2310      	movs	r3, #16
 800812a:	f8a4 304e 	strh.w	r3, [r4, #78]	@ 0x4e
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800812e:	2308      	movs	r3, #8
 8008130:	2203      	movs	r2, #3
 8008132:	2182      	movs	r1, #130	@ 0x82
 8008134:	4620      	mov	r0, r4
 8008136:	f000 fa12 	bl	800855e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800813a:	2301      	movs	r3, #1
 800813c:	f8a4 304c 	strh.w	r3, [r4, #76]	@ 0x4c
  hcdc->RxBuffer = NULL;
 8008140:	2600      	movs	r6, #0
 8008142:	f8c5 6204 	str.w	r6, [r5, #516]	@ 0x204
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008146:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800814a:	33b0      	adds	r3, #176	@ 0xb0
 800814c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008150:	685b      	ldr	r3, [r3, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4798      	blx	r3
  hcdc->TxState = 0U;
 8008156:	f8c5 6214 	str.w	r6, [r5, #532]	@ 0x214
  hcdc->RxState = 0U;
 800815a:	f8c5 6218 	str.w	r6, [r5, #536]	@ 0x218
  if (hcdc->RxBuffer == NULL)
 800815e:	f8d5 2204 	ldr.w	r2, [r5, #516]	@ 0x204
 8008162:	b362      	cbz	r2, 80081be <USBD_CDC_Init+0xea>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008164:	7c25      	ldrb	r5, [r4, #16]
 8008166:	bb1d      	cbnz	r5, 80081b0 <USBD_CDC_Init+0xdc>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008168:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800816c:	2101      	movs	r1, #1
 800816e:	4620      	mov	r0, r4
 8008170:	f000 fa28 	bl	80085c4 <USBD_LL_PrepareReceive>
}
 8008174:	4628      	mov	r0, r5
 8008176:	bd70      	pop	{r4, r5, r6, pc}
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008178:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800817c:	33b0      	adds	r3, #176	@ 0xb0
 800817e:	2200      	movs	r2, #0
 8008180:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008184:	2502      	movs	r5, #2
 8008186:	e7f5      	b.n	8008174 <USBD_CDC_Init+0xa0>
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008188:	2340      	movs	r3, #64	@ 0x40
 800818a:	2202      	movs	r2, #2
 800818c:	2181      	movs	r1, #129	@ 0x81
 800818e:	4620      	mov	r0, r4
 8008190:	f000 f9e5 	bl	800855e <USBD_LL_OpenEP>
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008194:	2601      	movs	r6, #1
 8008196:	8726      	strh	r6, [r4, #56]	@ 0x38
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008198:	2340      	movs	r3, #64	@ 0x40
 800819a:	2202      	movs	r2, #2
 800819c:	4631      	mov	r1, r6
 800819e:	4620      	mov	r0, r4
 80081a0:	f000 f9dd 	bl	800855e <USBD_LL_OpenEP>
    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80081a4:	f8a4 6178 	strh.w	r6, [r4, #376]	@ 0x178
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80081a8:	2310      	movs	r3, #16
 80081aa:	f8a4 304e 	strh.w	r3, [r4, #78]	@ 0x4e
 80081ae:	e7be      	b.n	800812e <USBD_CDC_Init+0x5a>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80081b0:	2340      	movs	r3, #64	@ 0x40
 80081b2:	2101      	movs	r1, #1
 80081b4:	4620      	mov	r0, r4
 80081b6:	f000 fa05 	bl	80085c4 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 80081ba:	2500      	movs	r5, #0
 80081bc:	e7da      	b.n	8008174 <USBD_CDC_Init+0xa0>
    return (uint8_t)USBD_EMEM;
 80081be:	2502      	movs	r5, #2
 80081c0:	e7d8      	b.n	8008174 <USBD_CDC_Init+0xa0>

080081c2 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 80081c2:	b139      	cbz	r1, 80081d4 <USBD_CDC_RegisterInterface+0x12>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData[pdev->classId] = fops;
 80081c4:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80081c8:	33b0      	adds	r3, #176	@ 0xb0
 80081ca:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80081ce:	6041      	str	r1, [r0, #4]

  return (uint8_t)USBD_OK;
 80081d0:	2000      	movs	r0, #0
 80081d2:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 80081d4:	2003      	movs	r0, #3
}
 80081d6:	4770      	bx	lr

080081d8 <USBD_CDC_SetTxBuffer>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80081d8:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80081dc:	33b0      	adds	r3, #176	@ 0xb0
 80081de:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80081e2:	b12b      	cbz	r3, 80081f0 <USBD_CDC_SetTxBuffer+0x18>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->TxBuffer = pbuff;
 80081e4:	f8c3 1208 	str.w	r1, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80081e8:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80081ec:	2000      	movs	r0, #0
 80081ee:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 80081f0:	2003      	movs	r0, #3
}
 80081f2:	4770      	bx	lr

080081f4 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80081f4:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80081f8:	33b0      	adds	r3, #176	@ 0xb0
 80081fa:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]

  if (hcdc == NULL)
 80081fe:	b11b      	cbz	r3, 8008208 <USBD_CDC_SetRxBuffer+0x14>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;
 8008200:	f8c3 1204 	str.w	r1, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008204:	2000      	movs	r0, #0
 8008206:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8008208:	2003      	movs	r0, #3
}
 800820a:	4770      	bx	lr

0800820c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800820c:	b508      	push	{r3, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800820e:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8008212:	33b0      	adds	r3, #176	@ 0xb0
 8008214:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008218:	b18a      	cbz	r2, 800823e <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 800821a:	f8d2 3214 	ldr.w	r3, [r2, #532]	@ 0x214
 800821e:	b10b      	cbz	r3, 8008224 <USBD_CDC_TransmitPacket+0x18>
  USBD_StatusTypeDef ret = USBD_BUSY;
 8008220:	2001      	movs	r0, #1

    ret = USBD_OK;
  }

  return (uint8_t)ret;
}
 8008222:	bd08      	pop	{r3, pc}
    hcdc->TxState = 1U;
 8008224:	2301      	movs	r3, #1
 8008226:	f8c2 3214 	str.w	r3, [r2, #532]	@ 0x214
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800822a:	f8d2 3210 	ldr.w	r3, [r2, #528]	@ 0x210
 800822e:	62c3      	str	r3, [r0, #44]	@ 0x2c
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008230:	f8d2 2208 	ldr.w	r2, [r2, #520]	@ 0x208
 8008234:	2181      	movs	r1, #129	@ 0x81
 8008236:	f000 f9bd 	bl	80085b4 <USBD_LL_Transmit>
    ret = USBD_OK;
 800823a:	2000      	movs	r0, #0
 800823c:	e7f1      	b.n	8008222 <USBD_CDC_TransmitPacket+0x16>
    return (uint8_t)USBD_FAIL;
 800823e:	2003      	movs	r0, #3
 8008240:	e7ef      	b.n	8008222 <USBD_CDC_TransmitPacket+0x16>

08008242 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008242:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008244:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8008248:	33b0      	adds	r3, #176	@ 0xb0
 800824a:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800824e:	b192      	cbz	r2, 8008276 <USBD_CDC_ReceivePacket+0x34>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008250:	7c04      	ldrb	r4, [r0, #16]
 8008252:	b944      	cbnz	r4, 8008266 <USBD_CDC_ReceivePacket+0x24>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008254:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008258:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
 800825c:	2101      	movs	r1, #1
 800825e:	f000 f9b1 	bl	80085c4 <USBD_LL_PrepareReceive>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
}
 8008262:	4620      	mov	r0, r4
 8008264:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008266:	2340      	movs	r3, #64	@ 0x40
 8008268:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
 800826c:	2101      	movs	r1, #1
 800826e:	f000 f9a9 	bl	80085c4 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8008272:	2400      	movs	r4, #0
 8008274:	e7f5      	b.n	8008262 <USBD_CDC_ReceivePacket+0x20>
    return (uint8_t)USBD_FAIL;
 8008276:	2403      	movs	r4, #3
 8008278:	e7f3      	b.n	8008262 <USBD_CDC_ReceivePacket+0x20>

0800827a <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 800827a:	2000      	movs	r0, #0
 800827c:	4770      	bx	lr

0800827e <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 800827e:	2000      	movs	r0, #0
 8008280:	4770      	bx	lr

08008282 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 8008282:	2000      	movs	r0, #0
 8008284:	4770      	bx	lr
	...

08008288 <CDC_Receive_FS>:
{
 8008288:	b510      	push	{r4, lr}
 800828a:	4601      	mov	r1, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800828c:	4c04      	ldr	r4, [pc, #16]	@ (80082a0 <CDC_Receive_FS+0x18>)
 800828e:	4620      	mov	r0, r4
 8008290:	f7ff ffb0 	bl	80081f4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008294:	4620      	mov	r0, r4
 8008296:	f7ff ffd4 	bl	8008242 <USBD_CDC_ReceivePacket>
}
 800829a:	2000      	movs	r0, #0
 800829c:	bd10      	pop	{r4, pc}
 800829e:	bf00      	nop
 80082a0:	20000688 	.word	0x20000688

080082a4 <CDC_Init_FS>:
{
 80082a4:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80082a6:	4c06      	ldr	r4, [pc, #24]	@ (80082c0 <CDC_Init_FS+0x1c>)
 80082a8:	2200      	movs	r2, #0
 80082aa:	4906      	ldr	r1, [pc, #24]	@ (80082c4 <CDC_Init_FS+0x20>)
 80082ac:	4620      	mov	r0, r4
 80082ae:	f7ff ff93 	bl	80081d8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80082b2:	4905      	ldr	r1, [pc, #20]	@ (80082c8 <CDC_Init_FS+0x24>)
 80082b4:	4620      	mov	r0, r4
 80082b6:	f7ff ff9d 	bl	80081f4 <USBD_CDC_SetRxBuffer>
}
 80082ba:	2000      	movs	r0, #0
 80082bc:	bd10      	pop	{r4, pc}
 80082be:	bf00      	nop
 80082c0:	20000688 	.word	0x20000688
 80082c4:	20000964 	.word	0x20000964
 80082c8:	20001164 	.word	0x20001164

080082cc <CDC_Transmit_FS>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80082cc:	4b09      	ldr	r3, [pc, #36]	@ (80082f4 <CDC_Transmit_FS+0x28>)
 80082ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
  if (hcdc->TxState != 0){
 80082d2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80082d6:	b10b      	cbz	r3, 80082dc <CDC_Transmit_FS+0x10>
    return USBD_BUSY;
 80082d8:	2001      	movs	r0, #1
}
 80082da:	4770      	bx	lr
{
 80082dc:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80082de:	4c05      	ldr	r4, [pc, #20]	@ (80082f4 <CDC_Transmit_FS+0x28>)
 80082e0:	460a      	mov	r2, r1
 80082e2:	4601      	mov	r1, r0
 80082e4:	4620      	mov	r0, r4
 80082e6:	f7ff ff77 	bl	80081d8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80082ea:	4620      	mov	r0, r4
 80082ec:	f7ff ff8e 	bl	800820c <USBD_CDC_TransmitPacket>
}
 80082f0:	bd10      	pop	{r4, pc}
 80082f2:	bf00      	nop
 80082f4:	20000688 	.word	0x20000688

080082f8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80082f8:	b530      	push	{r4, r5, lr}
 80082fa:	b0b9      	sub	sp, #228	@ 0xe4
 80082fc:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80082fe:	2100      	movs	r1, #0
 8008300:	9133      	str	r1, [sp, #204]	@ 0xcc
 8008302:	9134      	str	r1, [sp, #208]	@ 0xd0
 8008304:	9135      	str	r1, [sp, #212]	@ 0xd4
 8008306:	9136      	str	r1, [sp, #216]	@ 0xd8
 8008308:	9137      	str	r1, [sp, #220]	@ 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800830a:	22c0      	movs	r2, #192	@ 0xc0
 800830c:	a802      	add	r0, sp, #8
 800830e:	f001 f95d 	bl	80095cc <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8008312:	6822      	ldr	r2, [r4, #0]
 8008314:	4b22      	ldr	r3, [pc, #136]	@ (80083a0 <HAL_PCD_MspInit+0xa8>)
 8008316:	429a      	cmp	r2, r3
 8008318:	d001      	beq.n	800831e <HAL_PCD_MspInit+0x26>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800831a:	b039      	add	sp, #228	@ 0xe4
 800831c:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800831e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8008322:	2300      	movs	r3, #0
 8008324:	e9cd 2302 	strd	r2, r3, [sp, #8]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8008328:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800832c:	9324      	str	r3, [sp, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800832e:	a802      	add	r0, sp, #8
 8008330:	f7fb fa12 	bl	8003758 <HAL_RCCEx_PeriphCLKConfig>
 8008334:	bb88      	cbnz	r0, 800839a <HAL_PCD_MspInit+0xa2>
    HAL_PWREx_EnableUSBVoltageDetector();
 8008336:	f7fa fa99 	bl	800286c <HAL_PWREx_EnableUSBVoltageDetector>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800833a:	4c1a      	ldr	r4, [pc, #104]	@ (80083a4 <HAL_PCD_MspInit+0xac>)
 800833c:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8008340:	f043 0301 	orr.w	r3, r3, #1
 8008344:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 8008348:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 800834c:	f003 0301 	and.w	r3, r3, #1
 8008350:	9300      	str	r3, [sp, #0]
 8008352:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8008354:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8008358:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800835a:	2302      	movs	r3, #2
 800835c:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800835e:	2500      	movs	r5, #0
 8008360:	9535      	str	r5, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008362:	9536      	str	r5, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8008364:	230a      	movs	r3, #10
 8008366:	9337      	str	r3, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008368:	a933      	add	r1, sp, #204	@ 0xcc
 800836a:	480f      	ldr	r0, [pc, #60]	@ (80083a8 <HAL_PCD_MspInit+0xb0>)
 800836c:	f7f8 ff90 	bl	8001290 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008370:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 8008374:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008378:	f8c4 30d8 	str.w	r3, [r4, #216]	@ 0xd8
 800837c:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 8008380:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008384:	9301      	str	r3, [sp, #4]
 8008386:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008388:	462a      	mov	r2, r5
 800838a:	4629      	mov	r1, r5
 800838c:	2065      	movs	r0, #101	@ 0x65
 800838e:	f7f8 fcd9 	bl	8000d44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008392:	2065      	movs	r0, #101	@ 0x65
 8008394:	f7f8 fce6 	bl	8000d64 <HAL_NVIC_EnableIRQ>
}
 8008398:	e7bf      	b.n	800831a <HAL_PCD_MspInit+0x22>
      Error_Handler();
 800839a:	f7f8 f9bf 	bl	800071c <Error_Handler>
 800839e:	e7ca      	b.n	8008336 <HAL_PCD_MspInit+0x3e>
 80083a0:	40080000 	.word	0x40080000
 80083a4:	58024400 	.word	0x58024400
 80083a8:	58020000 	.word	0x58020000

080083ac <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80083ac:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80083ae:	f200 419c 	addw	r1, r0, #1180	@ 0x49c
 80083b2:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80083b6:	f000 f975 	bl	80086a4 <USBD_LL_SetupStage>
}
 80083ba:	bd08      	pop	{r3, pc}

080083bc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80083bc:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80083be:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 80083c2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80083c6:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 80083ca:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80083ce:	f000 fa36 	bl	800883e <USBD_LL_DataOutStage>
}
 80083d2:	bd08      	pop	{r3, pc}

080083d4 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80083d4:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80083d6:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 80083da:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80083de:	6a1a      	ldr	r2, [r3, #32]
 80083e0:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80083e4:	f000 fa8b 	bl	80088fe <USBD_LL_DataInStage>
}
 80083e8:	bd08      	pop	{r3, pc}

080083ea <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80083ea:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80083ec:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80083f0:	f000 f9d3 	bl	800879a <USBD_LL_SOF>
}
 80083f4:	bd08      	pop	{r3, pc}

080083f6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80083f6:	b510      	push	{r4, lr}
 80083f8:	4604      	mov	r4, r0
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80083fa:	79c1      	ldrb	r1, [r0, #7]
 80083fc:	b111      	cbz	r1, 8008404 <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80083fe:	2902      	cmp	r1, #2
 8008400:	d109      	bne.n	8008416 <HAL_PCD_ResetCallback+0x20>
  {
    speed = USBD_SPEED_FULL;
 8008402:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008404:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 8008408:	f000 f9aa 	bl	8008760 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800840c:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 8008410:	f000 f974 	bl	80086fc <USBD_LL_Reset>
}
 8008414:	bd10      	pop	{r4, pc}
    Error_Handler();
 8008416:	f7f8 f981 	bl	800071c <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800841a:	2101      	movs	r1, #1
 800841c:	e7f2      	b.n	8008404 <HAL_PCD_ResetCallback+0xe>
	...

08008420 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008420:	b510      	push	{r4, lr}
 8008422:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008424:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8008428:	f000 f99d 	bl	8008766 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800842c:	6822      	ldr	r2, [r4, #0]
 800842e:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	@ 0xe00
 8008432:	f043 0301 	orr.w	r3, r3, #1
 8008436:	f8c2 3e00 	str.w	r3, [r2, #3584]	@ 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800843a:	7ae3      	ldrb	r3, [r4, #11]
 800843c:	b123      	cbz	r3, 8008448 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800843e:	4a03      	ldr	r2, [pc, #12]	@ (800844c <HAL_PCD_SuspendCallback+0x2c>)
 8008440:	6913      	ldr	r3, [r2, #16]
 8008442:	f043 0306 	orr.w	r3, r3, #6
 8008446:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008448:	bd10      	pop	{r4, pc}
 800844a:	bf00      	nop
 800844c:	e000ed00 	.word	0xe000ed00

08008450 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008450:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008452:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8008456:	f000 f994 	bl	8008782 <USBD_LL_Resume>
}
 800845a:	bd08      	pop	{r3, pc}

0800845c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800845c:	b508      	push	{r3, lr}
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800845e:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8008462:	f000 f9c0 	bl	80087e6 <USBD_LL_IsoOUTIncomplete>
}
 8008466:	bd08      	pop	{r3, pc}

08008468 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008468:	b508      	push	{r3, lr}
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800846a:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800846e:	f000 f9a4 	bl	80087ba <USBD_LL_IsoINIncomplete>
}
 8008472:	bd08      	pop	{r3, pc}

08008474 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008474:	b508      	push	{r3, lr}
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008476:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800847a:	f000 f9ca 	bl	8008812 <USBD_LL_DevConnected>
}
 800847e:	bd08      	pop	{r3, pc}

08008480 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008480:	b508      	push	{r3, lr}
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008482:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8008486:	f000 f9c6 	bl	8008816 <USBD_LL_DevDisconnected>
}
 800848a:	bd08      	pop	{r3, pc}

0800848c <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800848c:	7802      	ldrb	r2, [r0, #0]
 800848e:	b10a      	cbz	r2, 8008494 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
}
 8008490:	2000      	movs	r0, #0
 8008492:	4770      	bx	lr
{
 8008494:	b510      	push	{r4, lr}
 8008496:	4603      	mov	r3, r0
  hpcd_USB_OTG_FS.pData = pdev;
 8008498:	4815      	ldr	r0, [pc, #84]	@ (80084f0 <USBD_LL_Init+0x64>)
 800849a:	f8c0 34e0 	str.w	r3, [r0, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800849e:	f8c3 02c8 	str.w	r0, [r3, #712]	@ 0x2c8
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80084a2:	4b14      	ldr	r3, [pc, #80]	@ (80084f4 <USBD_LL_Init+0x68>)
 80084a4:	6003      	str	r3, [r0, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80084a6:	2309      	movs	r3, #9
 80084a8:	7103      	strb	r3, [r0, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80084aa:	2202      	movs	r2, #2
 80084ac:	71c2      	strb	r2, [r0, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80084ae:	2300      	movs	r3, #0
 80084b0:	7183      	strb	r3, [r0, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80084b2:	7242      	strb	r2, [r0, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80084b4:	7283      	strb	r3, [r0, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80084b6:	72c3      	strb	r3, [r0, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80084b8:	7303      	strb	r3, [r0, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80084ba:	7343      	strb	r3, [r0, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80084bc:	7383      	strb	r3, [r0, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80084be:	73c3      	strb	r3, [r0, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80084c0:	f7f9 fba0 	bl	8001c04 <HAL_PCD_Init>
 80084c4:	b980      	cbnz	r0, 80084e8 <USBD_LL_Init+0x5c>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80084c6:	4c0a      	ldr	r4, [pc, #40]	@ (80084f0 <USBD_LL_Init+0x64>)
 80084c8:	2180      	movs	r1, #128	@ 0x80
 80084ca:	4620      	mov	r0, r4
 80084cc:	f7fa f989 	bl	80027e2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80084d0:	2240      	movs	r2, #64	@ 0x40
 80084d2:	2100      	movs	r1, #0
 80084d4:	4620      	mov	r0, r4
 80084d6:	f7fa f95e 	bl	8002796 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80084da:	2280      	movs	r2, #128	@ 0x80
 80084dc:	2101      	movs	r1, #1
 80084de:	4620      	mov	r0, r4
 80084e0:	f7fa f959 	bl	8002796 <HAL_PCDEx_SetTxFiFo>
}
 80084e4:	2000      	movs	r0, #0
 80084e6:	bd10      	pop	{r4, pc}
    Error_Handler( );
 80084e8:	f7f8 f918 	bl	800071c <Error_Handler>
 80084ec:	e7eb      	b.n	80084c6 <USBD_LL_Init+0x3a>
 80084ee:	bf00      	nop
 80084f0:	20001b84 	.word	0x20001b84
 80084f4:	40080000 	.word	0x40080000

080084f8 <USBD_LL_IsStallEP>:
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80084f8:	f8d0 32c8 	ldr.w	r3, [r0, #712]	@ 0x2c8

  if((ep_addr & 0x80) == 0x80)
 80084fc:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8008500:	d108      	bne.n	8008514 <USBD_LL_IsStallEP+0x1c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008502:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8008506:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800850a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800850e:	f893 0256 	ldrb.w	r0, [r3, #598]	@ 0x256
  }
}
 8008512:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008514:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8008518:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800851c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8008520:	7d98      	ldrb	r0, [r3, #22]
 8008522:	4770      	bx	lr

08008524 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008524:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008526:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800852a:	f7f9 fd6f 	bl	800200c <HAL_PCD_EP_GetRxCount>
}
 800852e:	bd08      	pop	{r3, pc}

08008530 <USBD_static_malloc>:
void *USBD_static_malloc(uint32_t size)
{
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 8008530:	4800      	ldr	r0, [pc, #0]	@ (8008534 <USBD_static_malloc+0x4>)
 8008532:	4770      	bx	lr
 8008534:	20001964 	.word	0x20001964

08008538 <USBD_static_free>:
  * @retval None
  */
void USBD_static_free(void *p)
{
  UNUSED(p);
}
 8008538:	4770      	bx	lr

0800853a <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800853a:	2803      	cmp	r0, #3
 800853c:	d805      	bhi.n	800854a <USBD_Get_USB_Status+0x10>
 800853e:	e8df f000 	tbb	[pc, r0]
 8008542:	0405      	.short	0x0405
 8008544:	0502      	.short	0x0502
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008546:	2001      	movs	r0, #1
    break;
 8008548:	4770      	bx	lr
      usb_status = USBD_FAIL;
 800854a:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 800854c:	4770      	bx	lr

0800854e <USBD_LL_Start>:
{
 800854e:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8008550:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8008554:	f7f9 fbd7 	bl	8001d06 <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008558:	f7ff ffef 	bl	800853a <USBD_Get_USB_Status>
}
 800855c:	bd08      	pop	{r3, pc}

0800855e <USBD_LL_OpenEP>:
{
 800855e:	b508      	push	{r3, lr}
 8008560:	4694      	mov	ip, r2
 8008562:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008564:	4663      	mov	r3, ip
 8008566:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800856a:	f7f9 fcac 	bl	8001ec6 <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800856e:	f7ff ffe4 	bl	800853a <USBD_Get_USB_Status>
}
 8008572:	bd08      	pop	{r3, pc}

08008574 <USBD_LL_CloseEP>:
{
 8008574:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008576:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800857a:	f7f9 fcea 	bl	8001f52 <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800857e:	f7ff ffdc 	bl	800853a <USBD_Get_USB_Status>
}
 8008582:	bd08      	pop	{r3, pc}

08008584 <USBD_LL_StallEP>:
{
 8008584:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008586:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800858a:	f7f9 fd6d 	bl	8002068 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800858e:	f7ff ffd4 	bl	800853a <USBD_Get_USB_Status>
}
 8008592:	bd08      	pop	{r3, pc}

08008594 <USBD_LL_ClearStallEP>:
{
 8008594:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008596:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800859a:	f7f9 fda8 	bl	80020ee <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800859e:	f7ff ffcc 	bl	800853a <USBD_Get_USB_Status>
}
 80085a2:	bd08      	pop	{r3, pc}

080085a4 <USBD_LL_SetUSBAddress>:
{
 80085a4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80085a6:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80085aa:	f7f9 fc79 	bl	8001ea0 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80085ae:	f7ff ffc4 	bl	800853a <USBD_Get_USB_Status>
}
 80085b2:	bd08      	pop	{r3, pc}

080085b4 <USBD_LL_Transmit>:
{
 80085b4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80085b6:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80085ba:	f7f9 fd30 	bl	800201e <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80085be:	f7ff ffbc 	bl	800853a <USBD_Get_USB_Status>
}
 80085c2:	bd08      	pop	{r3, pc}

080085c4 <USBD_LL_PrepareReceive>:
{
 80085c4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80085c6:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80085ca:	f7f9 fcfa 	bl	8001fc2 <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80085ce:	f7ff ffb4 	bl	800853a <USBD_Get_USB_Status>
}
 80085d2:	bd08      	pop	{r3, pc}

080085d4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80085d4:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80085d6:	b190      	cbz	r0, 80085fe <USBD_Init+0x2a>
 80085d8:	4603      	mov	r3, r0
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80085da:	2000      	movs	r0, #0
 80085dc:	f8c3 02b8 	str.w	r0, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80085e0:	f8c3 02c4 	str.w	r0, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80085e4:	f8c3 02d0 	str.w	r0, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80085e8:	b109      	cbz	r1, 80085ee <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 80085ea:	f8c3 12b4 	str.w	r1, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80085ee:	2101      	movs	r1, #1
 80085f0:	f883 129c 	strb.w	r1, [r3, #668]	@ 0x29c
  pdev->id = id;
 80085f4:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80085f6:	4618      	mov	r0, r3
 80085f8:	f7ff ff48 	bl	800848c <USBD_LL_Init>

  return ret;
}
 80085fc:	bd08      	pop	{r3, pc}
    USBD_ErrLog("Invalid Device handle");
 80085fe:	4805      	ldr	r0, [pc, #20]	@ (8008614 <USBD_Init+0x40>)
 8008600:	f000 ff86 	bl	8009510 <iprintf>
 8008604:	4804      	ldr	r0, [pc, #16]	@ (8008618 <USBD_Init+0x44>)
 8008606:	f000 ff83 	bl	8009510 <iprintf>
 800860a:	200a      	movs	r0, #10
 800860c:	f000 ff92 	bl	8009534 <putchar>
    return USBD_FAIL;
 8008610:	2003      	movs	r0, #3
 8008612:	e7f3      	b.n	80085fc <USBD_Init+0x28>
 8008614:	0800a5e0 	.word	0x0800a5e0
 8008618:	0800a5e8 	.word	0x0800a5e8

0800861c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800861c:	b510      	push	{r4, lr}
 800861e:	b082      	sub	sp, #8
  uint16_t len = 0U;
 8008620:	2300      	movs	r3, #0
 8008622:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 8008626:	b1b9      	cbz	r1, 8008658 <USBD_RegisterClass+0x3c>
 8008628:	4604      	mov	r4, r0
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800862a:	f8c0 12b8 	str.w	r1, [r0, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800862e:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8008632:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8008634:	b142      	cbz	r2, 8008648 <USBD_RegisterClass+0x2c>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008636:	33ae      	adds	r3, #174	@ 0xae
 8008638:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800863c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800863e:	f10d 0006 	add.w	r0, sp, #6
 8008642:	4798      	blx	r3
 8008644:	f8c4 02d0 	str.w	r0, [r4, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008648:	f8d4 32d8 	ldr.w	r3, [r4, #728]	@ 0x2d8
 800864c:	3301      	adds	r3, #1
 800864e:	f8c4 32d8 	str.w	r3, [r4, #728]	@ 0x2d8

  return USBD_OK;
 8008652:	2000      	movs	r0, #0
}
 8008654:	b002      	add	sp, #8
 8008656:	bd10      	pop	{r4, pc}
    USBD_ErrLog("Invalid Class handle");
 8008658:	4805      	ldr	r0, [pc, #20]	@ (8008670 <USBD_RegisterClass+0x54>)
 800865a:	f000 ff59 	bl	8009510 <iprintf>
 800865e:	4805      	ldr	r0, [pc, #20]	@ (8008674 <USBD_RegisterClass+0x58>)
 8008660:	f000 ff56 	bl	8009510 <iprintf>
 8008664:	200a      	movs	r0, #10
 8008666:	f000 ff65 	bl	8009534 <putchar>
    return USBD_FAIL;
 800866a:	2003      	movs	r0, #3
 800866c:	e7f2      	b.n	8008654 <USBD_RegisterClass+0x38>
 800866e:	bf00      	nop
 8008670:	0800a5e0 	.word	0x0800a5e0
 8008674:	0800a600 	.word	0x0800a600

08008678 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008678:	b508      	push	{r3, lr}
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800867a:	f7ff ff68 	bl	800854e <USBD_LL_Start>
}
 800867e:	bd08      	pop	{r3, pc}

08008680 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008680:	b508      	push	{r3, lr}
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008682:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8008686:	b113      	cbz	r3, 800868e <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800868c:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 800868e:	2000      	movs	r0, #0
 8008690:	e7fc      	b.n	800868c <USBD_SetClassConfig+0xc>

08008692 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008692:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008694:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8008698:	685b      	ldr	r3, [r3, #4]
 800869a:	4798      	blx	r3
 800869c:	b900      	cbnz	r0, 80086a0 <USBD_ClrClassConfig+0xe>
    ret = USBD_FAIL;
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800869e:	bd08      	pop	{r3, pc}
    ret = USBD_FAIL;
 80086a0:	2003      	movs	r0, #3
 80086a2:	e7fc      	b.n	800869e <USBD_ClrClassConfig+0xc>

080086a4 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80086a4:	b538      	push	{r3, r4, r5, lr}
 80086a6:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80086a8:	f200 25aa 	addw	r5, r0, #682	@ 0x2aa
 80086ac:	4628      	mov	r0, r5
 80086ae:	f000 f9bf 	bl	8008a30 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80086b2:	2301      	movs	r3, #1
 80086b4:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80086b8:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	@ 0x2b0
 80086bc:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80086c0:	f894 12aa 	ldrb.w	r1, [r4, #682]	@ 0x2aa
 80086c4:	f001 031f 	and.w	r3, r1, #31
 80086c8:	2b01      	cmp	r3, #1
 80086ca:	d007      	beq.n	80086dc <USBD_LL_SetupStage+0x38>
 80086cc:	2b02      	cmp	r3, #2
 80086ce:	d00a      	beq.n	80086e6 <USBD_LL_SetupStage+0x42>
 80086d0:	b973      	cbnz	r3, 80086f0 <USBD_LL_SetupStage+0x4c>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80086d2:	4629      	mov	r1, r5
 80086d4:	4620      	mov	r0, r4
 80086d6:	f000 fb91 	bl	8008dfc <USBD_StdDevReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 80086da:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80086dc:	4629      	mov	r1, r5
 80086de:	4620      	mov	r0, r4
 80086e0:	f000 fbc7 	bl	8008e72 <USBD_StdItfReq>
      break;
 80086e4:	e7f9      	b.n	80086da <USBD_LL_SetupStage+0x36>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80086e6:	4629      	mov	r1, r5
 80086e8:	4620      	mov	r0, r4
 80086ea:	f000 fc04 	bl	8008ef6 <USBD_StdEPReq>
      break;
 80086ee:	e7f4      	b.n	80086da <USBD_LL_SetupStage+0x36>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80086f0:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 80086f4:	4620      	mov	r0, r4
 80086f6:	f7ff ff45 	bl	8008584 <USBD_LL_StallEP>
      break;
 80086fa:	e7ee      	b.n	80086da <USBD_LL_SetupStage+0x36>

080086fc <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80086fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086fe:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret = USBD_OK;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008700:	2301      	movs	r3, #1
 8008702:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008706:	2300      	movs	r3, #0
 8008708:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294
  pdev->dev_config = 0U;
 800870c:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 800870e:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008712:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008716:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800871a:	b1db      	cbz	r3, 8008754 <USBD_LL_Reset+0x58>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800871c:	685b      	ldr	r3, [r3, #4]
 800871e:	b1db      	cbz	r3, 8008758 <USBD_LL_Reset+0x5c>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008720:	2100      	movs	r1, #0
 8008722:	4798      	blx	r3
 8008724:	4607      	mov	r7, r0
 8008726:	b9c8      	cbnz	r0, 800875c <USBD_LL_Reset+0x60>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008728:	2340      	movs	r3, #64	@ 0x40
 800872a:	2200      	movs	r2, #0
 800872c:	4611      	mov	r1, r2
 800872e:	4620      	mov	r0, r4
 8008730:	f7ff ff15 	bl	800855e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008734:	2601      	movs	r6, #1
 8008736:	f8a4 6164 	strh.w	r6, [r4, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800873a:	2540      	movs	r5, #64	@ 0x40
 800873c:	f8c4 5160 	str.w	r5, [r4, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008740:	462b      	mov	r3, r5
 8008742:	2200      	movs	r2, #0
 8008744:	2180      	movs	r1, #128	@ 0x80
 8008746:	4620      	mov	r0, r4
 8008748:	f7ff ff09 	bl	800855e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800874c:	84a6      	strh	r6, [r4, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800874e:	6225      	str	r5, [r4, #32]

  return ret;
}
 8008750:	4638      	mov	r0, r7
 8008752:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 8008754:	2700      	movs	r7, #0
 8008756:	e7e7      	b.n	8008728 <USBD_LL_Reset+0x2c>
 8008758:	2700      	movs	r7, #0
 800875a:	e7e5      	b.n	8008728 <USBD_LL_Reset+0x2c>
        ret = USBD_FAIL;
 800875c:	2703      	movs	r7, #3
 800875e:	e7e3      	b.n	8008728 <USBD_LL_Reset+0x2c>

08008760 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8008760:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8008762:	2000      	movs	r0, #0
 8008764:	4770      	bx	lr

08008766 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008766:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800876a:	2b04      	cmp	r3, #4
 800876c:	d004      	beq.n	8008778 <USBD_LL_Suspend+0x12>
  {
    pdev->dev_old_state = pdev->dev_state;
 800876e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008772:	b2db      	uxtb	r3, r3
 8008774:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008778:	2304      	movs	r3, #4
 800877a:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 800877e:	2000      	movs	r0, #0
 8008780:	4770      	bx	lr

08008782 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008782:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008786:	2b04      	cmp	r3, #4
 8008788:	d001      	beq.n	800878e <USBD_LL_Resume+0xc>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 800878a:	2000      	movs	r0, #0
 800878c:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 800878e:	f890 329d 	ldrb.w	r3, [r0, #669]	@ 0x29d
 8008792:	b2db      	uxtb	r3, r3
 8008794:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
 8008798:	e7f7      	b.n	800878a <USBD_LL_Resume+0x8>

0800879a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800879a:	b508      	push	{r3, lr}
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800879c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80087a0:	2b03      	cmp	r3, #3
 80087a2:	d001      	beq.n	80087a8 <USBD_LL_SOF+0xe>
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 80087a4:	2000      	movs	r0, #0
 80087a6:	bd08      	pop	{r3, pc}
    if (pdev->pClass[0] != NULL)
 80087a8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d0f9      	beq.n	80087a4 <USBD_LL_SOF+0xa>
      if (pdev->pClass[0]->SOF != NULL)
 80087b0:	69db      	ldr	r3, [r3, #28]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d0f6      	beq.n	80087a4 <USBD_LL_SOF+0xa>
        (void)pdev->pClass[0]->SOF(pdev);
 80087b6:	4798      	blx	r3
 80087b8:	e7f4      	b.n	80087a4 <USBD_LL_SOF+0xa>

080087ba <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80087ba:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 80087bc:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80087c0:	33ae      	adds	r3, #174	@ 0xae
 80087c2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80087c6:	b153      	cbz	r3, 80087de <USBD_LL_IsoINIncomplete+0x24>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087c8:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 80087cc:	2a03      	cmp	r2, #3
 80087ce:	d001      	beq.n	80087d4 <USBD_LL_IsoINIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 80087d0:	2000      	movs	r0, #0
}
 80087d2:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80087d4:	6a1b      	ldr	r3, [r3, #32]
 80087d6:	b123      	cbz	r3, 80087e2 <USBD_LL_IsoINIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80087d8:	4798      	blx	r3
  return USBD_OK;
 80087da:	2000      	movs	r0, #0
 80087dc:	e7f9      	b.n	80087d2 <USBD_LL_IsoINIncomplete+0x18>
    return USBD_FAIL;
 80087de:	2003      	movs	r0, #3
 80087e0:	e7f7      	b.n	80087d2 <USBD_LL_IsoINIncomplete+0x18>
  return USBD_OK;
 80087e2:	2000      	movs	r0, #0
 80087e4:	e7f5      	b.n	80087d2 <USBD_LL_IsoINIncomplete+0x18>

080087e6 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80087e6:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 80087e8:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80087ec:	33ae      	adds	r3, #174	@ 0xae
 80087ee:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80087f2:	b153      	cbz	r3, 800880a <USBD_LL_IsoOUTIncomplete+0x24>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087f4:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 80087f8:	2a03      	cmp	r2, #3
 80087fa:	d001      	beq.n	8008800 <USBD_LL_IsoOUTIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 80087fc:	2000      	movs	r0, #0
}
 80087fe:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008802:	b123      	cbz	r3, 800880e <USBD_LL_IsoOUTIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008804:	4798      	blx	r3
  return USBD_OK;
 8008806:	2000      	movs	r0, #0
 8008808:	e7f9      	b.n	80087fe <USBD_LL_IsoOUTIncomplete+0x18>
    return USBD_FAIL;
 800880a:	2003      	movs	r0, #3
 800880c:	e7f7      	b.n	80087fe <USBD_LL_IsoOUTIncomplete+0x18>
  return USBD_OK;
 800880e:	2000      	movs	r0, #0
 8008810:	e7f5      	b.n	80087fe <USBD_LL_IsoOUTIncomplete+0x18>

08008812 <USBD_LL_DevConnected>:
{
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
}
 8008812:	2000      	movs	r0, #0
 8008814:	4770      	bx	lr

08008816 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008816:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_OK;

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008818:	2301      	movs	r3, #1
 800881a:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800881e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8008822:	b123      	cbz	r3, 800882e <USBD_LL_DevDisconnected+0x18>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008824:	685b      	ldr	r3, [r3, #4]
 8008826:	7901      	ldrb	r1, [r0, #4]
 8008828:	4798      	blx	r3
 800882a:	b910      	cbnz	r0, 8008832 <USBD_LL_DevDisconnected+0x1c>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800882c:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef   ret = USBD_OK;
 800882e:	2000      	movs	r0, #0
 8008830:	e7fc      	b.n	800882c <USBD_LL_DevDisconnected+0x16>
      ret = USBD_FAIL;
 8008832:	2003      	movs	r0, #3
 8008834:	e7fa      	b.n	800882c <USBD_LL_DevDisconnected+0x16>

08008836 <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8008836:	2000      	movs	r0, #0
 8008838:	4770      	bx	lr

0800883a <USBD_CoreFindEP>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 800883a:	2000      	movs	r0, #0
 800883c:	4770      	bx	lr

0800883e <USBD_LL_DataOutStage>:
{
 800883e:	b538      	push	{r3, r4, r5, lr}
 8008840:	4604      	mov	r4, r0
  if (epnum == 0U)
 8008842:	460d      	mov	r5, r1
 8008844:	2900      	cmp	r1, #0
 8008846:	d141      	bne.n	80088cc <USBD_LL_DataOutStage+0x8e>
 8008848:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800884a:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 800884e:	2a03      	cmp	r2, #3
 8008850:	d001      	beq.n	8008856 <USBD_LL_DataOutStage+0x18>
  return USBD_OK;
 8008852:	4608      	mov	r0, r1
}
 8008854:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8008856:	f8d0 115c 	ldr.w	r1, [r0, #348]	@ 0x15c
 800885a:	f8d0 2160 	ldr.w	r2, [r0, #352]	@ 0x160
 800885e:	4291      	cmp	r1, r2
 8008860:	d809      	bhi.n	8008876 <USBD_LL_DataOutStage+0x38>
        switch (pdev->request.bmRequest & 0x1FU)
 8008862:	f890 32aa 	ldrb.w	r3, [r0, #682]	@ 0x2aa
 8008866:	f003 031f 	and.w	r3, r3, #31
 800886a:	2b01      	cmp	r3, #1
 800886c:	d00e      	beq.n	800888c <USBD_LL_DataOutStage+0x4e>
 800886e:	2b02      	cmp	r3, #2
 8008870:	d01a      	beq.n	80088a8 <USBD_LL_DataOutStage+0x6a>
 8008872:	4628      	mov	r0, r5
 8008874:	e00f      	b.n	8008896 <USBD_LL_DataOutStage+0x58>
        pep->rem_length -= pep->maxpacket;
 8008876:	1a89      	subs	r1, r1, r2
 8008878:	f8c0 115c 	str.w	r1, [r0, #348]	@ 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800887c:	428a      	cmp	r2, r1
 800887e:	bf28      	it	cs
 8008880:	460a      	movcs	r2, r1
 8008882:	4619      	mov	r1, r3
 8008884:	f000 fd36 	bl	80092f4 <USBD_CtlContinueRx>
  return USBD_OK;
 8008888:	4628      	mov	r0, r5
 800888a:	e7e3      	b.n	8008854 <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800888c:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 8008890:	f7ff ffd1 	bl	8008836 <USBD_CoreFindIF>
        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008894:	b918      	cbnz	r0, 800889e <USBD_LL_DataOutStage+0x60>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008896:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 800889a:	2b03      	cmp	r3, #3
 800889c:	d009      	beq.n	80088b2 <USBD_LL_DataOutStage+0x74>
        (void)USBD_CtlSendStatus(pdev);
 800889e:	4620      	mov	r0, r4
 80088a0:	f000 fd30 	bl	8009304 <USBD_CtlSendStatus>
  return USBD_OK;
 80088a4:	4628      	mov	r0, r5
 80088a6:	e7d5      	b.n	8008854 <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80088a8:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 80088ac:	f7ff ffc5 	bl	800883a <USBD_CoreFindEP>
            break;
 80088b0:	e7f0      	b.n	8008894 <USBD_LL_DataOutStage+0x56>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80088b2:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 80088b6:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80088ba:	691a      	ldr	r2, [r3, #16]
 80088bc:	2a00      	cmp	r2, #0
 80088be:	d0ee      	beq.n	800889e <USBD_LL_DataOutStage+0x60>
              pdev->classId = idx;
 80088c0:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80088c4:	691b      	ldr	r3, [r3, #16]
 80088c6:	4620      	mov	r0, r4
 80088c8:	4798      	blx	r3
 80088ca:	e7e8      	b.n	800889e <USBD_LL_DataOutStage+0x60>
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80088cc:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80088d0:	f7ff ffb3 	bl	800883a <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80088d4:	b988      	cbnz	r0, 80088fa <USBD_LL_DataOutStage+0xbc>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088d6:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 80088da:	2b03      	cmp	r3, #3
 80088dc:	d1ba      	bne.n	8008854 <USBD_LL_DataOutStage+0x16>
        if (pdev->pClass[idx]->DataOut != NULL)
 80088de:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 80088e2:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80088e6:	699a      	ldr	r2, [r3, #24]
 80088e8:	2a00      	cmp	r2, #0
 80088ea:	d0b3      	beq.n	8008854 <USBD_LL_DataOutStage+0x16>
          pdev->classId = idx;
 80088ec:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80088f0:	699b      	ldr	r3, [r3, #24]
 80088f2:	4629      	mov	r1, r5
 80088f4:	4620      	mov	r0, r4
 80088f6:	4798      	blx	r3
      if (ret != USBD_OK)
 80088f8:	e7ac      	b.n	8008854 <USBD_LL_DataOutStage+0x16>
  return USBD_OK;
 80088fa:	2000      	movs	r0, #0
 80088fc:	e7aa      	b.n	8008854 <USBD_LL_DataOutStage+0x16>

080088fe <USBD_LL_DataInStage>:
{
 80088fe:	b538      	push	{r3, r4, r5, lr}
 8008900:	4604      	mov	r4, r0
  if (epnum == 0U)
 8008902:	460d      	mov	r5, r1
 8008904:	2900      	cmp	r1, #0
 8008906:	d14a      	bne.n	800899e <USBD_LL_DataInStage+0xa0>
 8008908:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800890a:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 800890e:	2a02      	cmp	r2, #2
 8008910:	d007      	beq.n	8008922 <USBD_LL_DataInStage+0x24>
    if (pdev->dev_test_mode != 0U)
 8008912:	f894 02a0 	ldrb.w	r0, [r4, #672]	@ 0x2a0
 8008916:	b118      	cbz	r0, 8008920 <USBD_LL_DataInStage+0x22>
      pdev->dev_test_mode = 0U;
 8008918:	2300      	movs	r3, #0
 800891a:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
  return USBD_OK;
 800891e:	4628      	mov	r0, r5
}
 8008920:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8008922:	69c2      	ldr	r2, [r0, #28]
 8008924:	6a01      	ldr	r1, [r0, #32]
 8008926:	428a      	cmp	r2, r1
 8008928:	d80d      	bhi.n	8008946 <USBD_LL_DataInStage+0x48>
        if ((pep->maxpacket == pep->rem_length) &&
 800892a:	428a      	cmp	r2, r1
 800892c:	d017      	beq.n	800895e <USBD_LL_DataInStage+0x60>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800892e:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8008932:	2b03      	cmp	r3, #3
 8008934:	d027      	beq.n	8008986 <USBD_LL_DataInStage+0x88>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008936:	2180      	movs	r1, #128	@ 0x80
 8008938:	4620      	mov	r0, r4
 800893a:	f7ff fe23 	bl	8008584 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800893e:	4620      	mov	r0, r4
 8008940:	f000 fceb 	bl	800931a <USBD_CtlReceiveStatus>
 8008944:	e7e5      	b.n	8008912 <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8008946:	1a52      	subs	r2, r2, r1
 8008948:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800894a:	4619      	mov	r1, r3
 800894c:	f000 fcbb 	bl	80092c6 <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008950:	2300      	movs	r3, #0
 8008952:	461a      	mov	r2, r3
 8008954:	4619      	mov	r1, r3
 8008956:	4620      	mov	r0, r4
 8008958:	f7ff fe34 	bl	80085c4 <USBD_LL_PrepareReceive>
 800895c:	e7d9      	b.n	8008912 <USBD_LL_DataInStage+0x14>
            (pep->total_length >= pep->maxpacket) &&
 800895e:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 8008960:	4299      	cmp	r1, r3
 8008962:	d8e4      	bhi.n	800892e <USBD_LL_DataInStage+0x30>
            (pep->total_length < pdev->ep0_data_len))
 8008964:	f8d0 2298 	ldr.w	r2, [r0, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008968:	4293      	cmp	r3, r2
 800896a:	d2e0      	bcs.n	800892e <USBD_LL_DataInStage+0x30>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800896c:	2200      	movs	r2, #0
 800896e:	4611      	mov	r1, r2
 8008970:	f000 fca9 	bl	80092c6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008974:	2100      	movs	r1, #0
 8008976:	f8c4 1298 	str.w	r1, [r4, #664]	@ 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800897a:	460b      	mov	r3, r1
 800897c:	460a      	mov	r2, r1
 800897e:	4620      	mov	r0, r4
 8008980:	f7ff fe20 	bl	80085c4 <USBD_LL_PrepareReceive>
 8008984:	e7c5      	b.n	8008912 <USBD_LL_DataInStage+0x14>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008986:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 800898a:	68da      	ldr	r2, [r3, #12]
 800898c:	2a00      	cmp	r2, #0
 800898e:	d0d2      	beq.n	8008936 <USBD_LL_DataInStage+0x38>
              pdev->classId = 0U;
 8008990:	2200      	movs	r2, #0
 8008992:	f8c4 22d4 	str.w	r2, [r4, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008996:	68db      	ldr	r3, [r3, #12]
 8008998:	4620      	mov	r0, r4
 800899a:	4798      	blx	r3
 800899c:	e7cb      	b.n	8008936 <USBD_LL_DataInStage+0x38>
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800899e:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 80089a2:	f7ff ff4a 	bl	800883a <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80089a6:	b988      	cbnz	r0, 80089cc <USBD_LL_DataInStage+0xce>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089a8:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 80089ac:	2b03      	cmp	r3, #3
 80089ae:	d1b7      	bne.n	8008920 <USBD_LL_DataInStage+0x22>
        if (pdev->pClass[idx]->DataIn != NULL)
 80089b0:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 80089b4:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80089b8:	695a      	ldr	r2, [r3, #20]
 80089ba:	2a00      	cmp	r2, #0
 80089bc:	d0b0      	beq.n	8008920 <USBD_LL_DataInStage+0x22>
          pdev->classId = idx;
 80089be:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80089c2:	695b      	ldr	r3, [r3, #20]
 80089c4:	4629      	mov	r1, r5
 80089c6:	4620      	mov	r0, r4
 80089c8:	4798      	blx	r3
          if (ret != USBD_OK)
 80089ca:	e7a9      	b.n	8008920 <USBD_LL_DataInStage+0x22>
  return USBD_OK;
 80089cc:	2000      	movs	r0, #0
 80089ce:	e7a7      	b.n	8008920 <USBD_LL_DataInStage+0x22>

080089d0 <USBD_GetNextDesc>:
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;

  *ptr += pnext->bLength;
 80089d0:	880b      	ldrh	r3, [r1, #0]
 80089d2:	7802      	ldrb	r2, [r0, #0]
 80089d4:	4413      	add	r3, r2
 80089d6:	800b      	strh	r3, [r1, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80089d8:	7803      	ldrb	r3, [r0, #0]

  return (pnext);
}
 80089da:	4418      	add	r0, r3
 80089dc:	4770      	bx	lr

080089de <USBD_GetEpDesc>:
  if (desc->wTotalLength > desc->bLength)
 80089de:	8842      	ldrh	r2, [r0, #2]
 80089e0:	7803      	ldrb	r3, [r0, #0]
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d918      	bls.n	8008a18 <USBD_GetEpDesc+0x3a>
{
 80089e6:	b530      	push	{r4, r5, lr}
 80089e8:	b083      	sub	sp, #12
 80089ea:	4604      	mov	r4, r0
 80089ec:	460d      	mov	r5, r1
    ptr = desc->bLength;
 80089ee:	f8ad 3006 	strh.w	r3, [sp, #6]
    while (ptr < desc->wTotalLength)
 80089f2:	8863      	ldrh	r3, [r4, #2]
 80089f4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80089f8:	429a      	cmp	r2, r3
 80089fa:	d20a      	bcs.n	8008a12 <USBD_GetEpDesc+0x34>
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80089fc:	f10d 0106 	add.w	r1, sp, #6
 8008a00:	f7ff ffe6 	bl	80089d0 <USBD_GetNextDesc>
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008a04:	7843      	ldrb	r3, [r0, #1]
 8008a06:	2b05      	cmp	r3, #5
 8008a08:	d1f3      	bne.n	80089f2 <USBD_GetEpDesc+0x14>
        if (pEpDesc->bEndpointAddress == EpAddr)
 8008a0a:	7883      	ldrb	r3, [r0, #2]
 8008a0c:	42ab      	cmp	r3, r5
 8008a0e:	d1f0      	bne.n	80089f2 <USBD_GetEpDesc+0x14>
 8008a10:	e000      	b.n	8008a14 <USBD_GetEpDesc+0x36>
 8008a12:	2000      	movs	r0, #0
}
 8008a14:	b003      	add	sp, #12
 8008a16:	bd30      	pop	{r4, r5, pc}
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008a18:	2000      	movs	r0, #0
}
 8008a1a:	4770      	bx	lr

08008a1c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008a1c:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 8008a1e:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 8008a20:	e002      	b.n	8008a28 <USBD_GetLen+0xc>
  {
    len++;
 8008a22:	3001      	adds	r0, #1
 8008a24:	b2c0      	uxtb	r0, r0
    pbuff++;
 8008a26:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 8008a28:	781a      	ldrb	r2, [r3, #0]
 8008a2a:	2a00      	cmp	r2, #0
 8008a2c:	d1f9      	bne.n	8008a22 <USBD_GetLen+0x6>
  }

  return len;
}
 8008a2e:	4770      	bx	lr

08008a30 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 8008a30:	780b      	ldrb	r3, [r1, #0]
 8008a32:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8008a34:	784b      	ldrb	r3, [r1, #1]
 8008a36:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 8008a38:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 8008a3a:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008a3c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 8008a40:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 8008a42:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 8008a44:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008a46:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 8008a4a:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 8008a4c:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 8008a4e:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008a50:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 8008a54:	80c3      	strh	r3, [r0, #6]
}
 8008a56:	4770      	bx	lr

08008a58 <USBD_CtlError>:
{
 8008a58:	b510      	push	{r4, lr}
 8008a5a:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008a5c:	2180      	movs	r1, #128	@ 0x80
 8008a5e:	f7ff fd91 	bl	8008584 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008a62:	2100      	movs	r1, #0
 8008a64:	4620      	mov	r0, r4
 8008a66:	f7ff fd8d 	bl	8008584 <USBD_LL_StallEP>
}
 8008a6a:	bd10      	pop	{r4, pc}

08008a6c <USBD_GetDescriptor>:
{
 8008a6c:	b530      	push	{r4, r5, lr}
 8008a6e:	b083      	sub	sp, #12
 8008a70:	4605      	mov	r5, r0
 8008a72:	460c      	mov	r4, r1
  uint16_t len = 0U;
 8008a74:	2300      	movs	r3, #0
 8008a76:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 8008a7a:	884a      	ldrh	r2, [r1, #2]
 8008a7c:	0a13      	lsrs	r3, r2, #8
 8008a7e:	3b01      	subs	r3, #1
 8008a80:	2b0e      	cmp	r3, #14
 8008a82:	f200 80bb 	bhi.w	8008bfc <USBD_GetDescriptor+0x190>
 8008a86:	e8df f003 	tbb	[pc, r3]
 8008a8a:	2f15      	.short	0x2f15
 8008a8c:	9db9b943 	.word	0x9db9b943
 8008a90:	b9b9b9aa 	.word	0xb9b9b9aa
 8008a94:	b9b9b9b9 	.word	0xb9b9b9b9
 8008a98:	08          	.byte	0x08
 8008a99:	00          	.byte	0x00
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8008a9a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008a9e:	69db      	ldr	r3, [r3, #28]
 8008aa0:	b123      	cbz	r3, 8008aac <USBD_GetDescriptor+0x40>
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8008aa2:	f10d 0106 	add.w	r1, sp, #6
 8008aa6:	7c00      	ldrb	r0, [r0, #16]
 8008aa8:	4798      	blx	r3
  if (err != 0U)
 8008aaa:	e00a      	b.n	8008ac2 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 8008aac:	4621      	mov	r1, r4
 8008aae:	f7ff ffd3 	bl	8008a58 <USBD_CtlError>
  if (err != 0U)
 8008ab2:	e0a6      	b.n	8008c02 <USBD_GetDescriptor+0x196>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008ab4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f10d 0106 	add.w	r1, sp, #6
 8008abe:	7c00      	ldrb	r0, [r0, #16]
 8008ac0:	4798      	blx	r3
  if (req->wLength != 0U)
 8008ac2:	88e2      	ldrh	r2, [r4, #6]
 8008ac4:	2a00      	cmp	r2, #0
 8008ac6:	f000 80a3 	beq.w	8008c10 <USBD_GetDescriptor+0x1a4>
    if (len != 0U)
 8008aca:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	f000 8099 	beq.w	8008c06 <USBD_GetDescriptor+0x19a>
      len = MIN(len, req->wLength);
 8008ad4:	429a      	cmp	r2, r3
 8008ad6:	bf28      	it	cs
 8008ad8:	461a      	movcs	r2, r3
 8008ada:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008ade:	4601      	mov	r1, r0
 8008ae0:	4628      	mov	r0, r5
 8008ae2:	f000 fbe3 	bl	80092ac <USBD_CtlSendData>
 8008ae6:	e08c      	b.n	8008c02 <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ae8:	7c03      	ldrb	r3, [r0, #16]
 8008aea:	b943      	cbnz	r3, 8008afe <USBD_GetDescriptor+0x92>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008aec:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8008af0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008af2:	f10d 0006 	add.w	r0, sp, #6
 8008af6:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008af8:	2302      	movs	r3, #2
 8008afa:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8008afc:	e7e1      	b.n	8008ac2 <USBD_GetDescriptor+0x56>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008afe:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8008b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b04:	f10d 0006 	add.w	r0, sp, #6
 8008b08:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008b0a:	2302      	movs	r3, #2
 8008b0c:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8008b0e:	e7d8      	b.n	8008ac2 <USBD_GetDescriptor+0x56>
      switch ((uint8_t)(req->wValue))
 8008b10:	b2d2      	uxtb	r2, r2
 8008b12:	2a05      	cmp	r2, #5
 8008b14:	d852      	bhi.n	8008bbc <USBD_GetDescriptor+0x150>
 8008b16:	e8df f002 	tbb	[pc, r2]
 8008b1a:	1003      	.short	0x1003
 8008b1c:	44372a1d 	.word	0x44372a1d
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008b20:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008b24:	685b      	ldr	r3, [r3, #4]
 8008b26:	b123      	cbz	r3, 8008b32 <USBD_GetDescriptor+0xc6>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008b28:	f10d 0106 	add.w	r1, sp, #6
 8008b2c:	7c00      	ldrb	r0, [r0, #16]
 8008b2e:	4798      	blx	r3
  if (err != 0U)
 8008b30:	e7c7      	b.n	8008ac2 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8008b32:	4621      	mov	r1, r4
 8008b34:	f7ff ff90 	bl	8008a58 <USBD_CtlError>
  if (err != 0U)
 8008b38:	e063      	b.n	8008c02 <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008b3a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008b3e:	689b      	ldr	r3, [r3, #8]
 8008b40:	b123      	cbz	r3, 8008b4c <USBD_GetDescriptor+0xe0>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008b42:	f10d 0106 	add.w	r1, sp, #6
 8008b46:	7c00      	ldrb	r0, [r0, #16]
 8008b48:	4798      	blx	r3
  if (err != 0U)
 8008b4a:	e7ba      	b.n	8008ac2 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8008b4c:	4621      	mov	r1, r4
 8008b4e:	f7ff ff83 	bl	8008a58 <USBD_CtlError>
  if (err != 0U)
 8008b52:	e056      	b.n	8008c02 <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008b54:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008b58:	68db      	ldr	r3, [r3, #12]
 8008b5a:	b123      	cbz	r3, 8008b66 <USBD_GetDescriptor+0xfa>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008b5c:	f10d 0106 	add.w	r1, sp, #6
 8008b60:	7c00      	ldrb	r0, [r0, #16]
 8008b62:	4798      	blx	r3
  if (err != 0U)
 8008b64:	e7ad      	b.n	8008ac2 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8008b66:	4621      	mov	r1, r4
 8008b68:	f7ff ff76 	bl	8008a58 <USBD_CtlError>
  if (err != 0U)
 8008b6c:	e049      	b.n	8008c02 <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008b6e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008b72:	691b      	ldr	r3, [r3, #16]
 8008b74:	b123      	cbz	r3, 8008b80 <USBD_GetDescriptor+0x114>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008b76:	f10d 0106 	add.w	r1, sp, #6
 8008b7a:	7c00      	ldrb	r0, [r0, #16]
 8008b7c:	4798      	blx	r3
  if (err != 0U)
 8008b7e:	e7a0      	b.n	8008ac2 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8008b80:	4621      	mov	r1, r4
 8008b82:	f7ff ff69 	bl	8008a58 <USBD_CtlError>
  if (err != 0U)
 8008b86:	e03c      	b.n	8008c02 <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008b88:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008b8c:	695b      	ldr	r3, [r3, #20]
 8008b8e:	b123      	cbz	r3, 8008b9a <USBD_GetDescriptor+0x12e>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008b90:	f10d 0106 	add.w	r1, sp, #6
 8008b94:	7c00      	ldrb	r0, [r0, #16]
 8008b96:	4798      	blx	r3
  if (err != 0U)
 8008b98:	e793      	b.n	8008ac2 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8008b9a:	4621      	mov	r1, r4
 8008b9c:	f7ff ff5c 	bl	8008a58 <USBD_CtlError>
  if (err != 0U)
 8008ba0:	e02f      	b.n	8008c02 <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008ba2:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008ba6:	699b      	ldr	r3, [r3, #24]
 8008ba8:	b123      	cbz	r3, 8008bb4 <USBD_GetDescriptor+0x148>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008baa:	f10d 0106 	add.w	r1, sp, #6
 8008bae:	7c00      	ldrb	r0, [r0, #16]
 8008bb0:	4798      	blx	r3
  if (err != 0U)
 8008bb2:	e786      	b.n	8008ac2 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8008bb4:	4621      	mov	r1, r4
 8008bb6:	f7ff ff4f 	bl	8008a58 <USBD_CtlError>
  if (err != 0U)
 8008bba:	e022      	b.n	8008c02 <USBD_GetDescriptor+0x196>
          USBD_CtlError(pdev, req);
 8008bbc:	4621      	mov	r1, r4
 8008bbe:	f7ff ff4b 	bl	8008a58 <USBD_CtlError>
  if (err != 0U)
 8008bc2:	e01e      	b.n	8008c02 <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008bc4:	7c03      	ldrb	r3, [r0, #16]
 8008bc6:	b933      	cbnz	r3, 8008bd6 <USBD_GetDescriptor+0x16a>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008bc8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8008bcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008bce:	f10d 0006 	add.w	r0, sp, #6
 8008bd2:	4798      	blx	r3
  if (err != 0U)
 8008bd4:	e775      	b.n	8008ac2 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 8008bd6:	4621      	mov	r1, r4
 8008bd8:	f7ff ff3e 	bl	8008a58 <USBD_CtlError>
  if (err != 0U)
 8008bdc:	e011      	b.n	8008c02 <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008bde:	7c03      	ldrb	r3, [r0, #16]
 8008be0:	b943      	cbnz	r3, 8008bf4 <USBD_GetDescriptor+0x188>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008be2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8008be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008be8:	f10d 0006 	add.w	r0, sp, #6
 8008bec:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008bee:	2307      	movs	r3, #7
 8008bf0:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8008bf2:	e766      	b.n	8008ac2 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 8008bf4:	4621      	mov	r1, r4
 8008bf6:	f7ff ff2f 	bl	8008a58 <USBD_CtlError>
  if (err != 0U)
 8008bfa:	e002      	b.n	8008c02 <USBD_GetDescriptor+0x196>
      USBD_CtlError(pdev, req);
 8008bfc:	4621      	mov	r1, r4
 8008bfe:	f7ff ff2b 	bl	8008a58 <USBD_CtlError>
}
 8008c02:	b003      	add	sp, #12
 8008c04:	bd30      	pop	{r4, r5, pc}
      USBD_CtlError(pdev, req);
 8008c06:	4621      	mov	r1, r4
 8008c08:	4628      	mov	r0, r5
 8008c0a:	f7ff ff25 	bl	8008a58 <USBD_CtlError>
 8008c0e:	e7f8      	b.n	8008c02 <USBD_GetDescriptor+0x196>
    (void)USBD_CtlSendStatus(pdev);
 8008c10:	4628      	mov	r0, r5
 8008c12:	f000 fb77 	bl	8009304 <USBD_CtlSendStatus>
 8008c16:	e7f4      	b.n	8008c02 <USBD_GetDescriptor+0x196>

08008c18 <USBD_SetAddress>:
{
 8008c18:	b538      	push	{r3, r4, r5, lr}
 8008c1a:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008c1c:	888b      	ldrh	r3, [r1, #4]
 8008c1e:	b9f3      	cbnz	r3, 8008c5e <USBD_SetAddress+0x46>
 8008c20:	88cb      	ldrh	r3, [r1, #6]
 8008c22:	b9e3      	cbnz	r3, 8008c5e <USBD_SetAddress+0x46>
 8008c24:	884b      	ldrh	r3, [r1, #2]
 8008c26:	2b7f      	cmp	r3, #127	@ 0x7f
 8008c28:	d819      	bhi.n	8008c5e <USBD_SetAddress+0x46>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008c2a:	f003 057f 	and.w	r5, r3, #127	@ 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c2e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008c32:	2b03      	cmp	r3, #3
 8008c34:	d00c      	beq.n	8008c50 <USBD_SetAddress+0x38>
      pdev->dev_address = dev_addr;
 8008c36:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008c3a:	4629      	mov	r1, r5
 8008c3c:	f7ff fcb2 	bl	80085a4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008c40:	4620      	mov	r0, r4
 8008c42:	f000 fb5f 	bl	8009304 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8008c46:	b135      	cbz	r5, 8008c56 <USBD_SetAddress+0x3e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c48:	2302      	movs	r3, #2
 8008c4a:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8008c4e:	e009      	b.n	8008c64 <USBD_SetAddress+0x4c>
      USBD_CtlError(pdev, req);
 8008c50:	f7ff ff02 	bl	8008a58 <USBD_CtlError>
 8008c54:	e006      	b.n	8008c64 <USBD_SetAddress+0x4c>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008c56:	2301      	movs	r3, #1
 8008c58:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8008c5c:	e002      	b.n	8008c64 <USBD_SetAddress+0x4c>
    USBD_CtlError(pdev, req);
 8008c5e:	4620      	mov	r0, r4
 8008c60:	f7ff fefa 	bl	8008a58 <USBD_CtlError>
}
 8008c64:	bd38      	pop	{r3, r4, r5, pc}
	...

08008c68 <USBD_SetConfig>:
{
 8008c68:	b570      	push	{r4, r5, r6, lr}
 8008c6a:	4604      	mov	r4, r0
 8008c6c:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 8008c6e:	788d      	ldrb	r5, [r1, #2]
 8008c70:	4b2f      	ldr	r3, [pc, #188]	@ (8008d30 <USBD_SetConfig+0xc8>)
 8008c72:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008c74:	2d01      	cmp	r5, #1
 8008c76:	d810      	bhi.n	8008c9a <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 8008c78:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008c7c:	b2da      	uxtb	r2, r3
 8008c7e:	2b02      	cmp	r3, #2
 8008c80:	d00f      	beq.n	8008ca2 <USBD_SetConfig+0x3a>
 8008c82:	2a03      	cmp	r2, #3
 8008c84:	d026      	beq.n	8008cd4 <USBD_SetConfig+0x6c>
      USBD_CtlError(pdev, req);
 8008c86:	f7ff fee7 	bl	8008a58 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008c8a:	4b29      	ldr	r3, [pc, #164]	@ (8008d30 <USBD_SetConfig+0xc8>)
 8008c8c:	7819      	ldrb	r1, [r3, #0]
 8008c8e:	4620      	mov	r0, r4
 8008c90:	f7ff fcff 	bl	8008692 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008c94:	2503      	movs	r5, #3
}
 8008c96:	4628      	mov	r0, r5
 8008c98:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 8008c9a:	f7ff fedd 	bl	8008a58 <USBD_CtlError>
    return USBD_FAIL;
 8008c9e:	2503      	movs	r5, #3
 8008ca0:	e7f9      	b.n	8008c96 <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 8008ca2:	b1a5      	cbz	r5, 8008cce <USBD_SetConfig+0x66>
        pdev->dev_config = cfgidx;
 8008ca4:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008ca6:	4629      	mov	r1, r5
 8008ca8:	f7ff fcea 	bl	8008680 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8008cac:	4605      	mov	r5, r0
 8008cae:	b138      	cbz	r0, 8008cc0 <USBD_SetConfig+0x58>
          USBD_CtlError(pdev, req);
 8008cb0:	4631      	mov	r1, r6
 8008cb2:	4620      	mov	r0, r4
 8008cb4:	f7ff fed0 	bl	8008a58 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008cb8:	2302      	movs	r3, #2
 8008cba:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8008cbe:	e7ea      	b.n	8008c96 <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8008cc0:	4620      	mov	r0, r4
 8008cc2:	f000 fb1f 	bl	8009304 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008cc6:	2303      	movs	r3, #3
 8008cc8:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8008ccc:	e7e3      	b.n	8008c96 <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8008cce:	f000 fb19 	bl	8009304 <USBD_CtlSendStatus>
 8008cd2:	e7e0      	b.n	8008c96 <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 8008cd4:	b1cd      	cbz	r5, 8008d0a <USBD_SetConfig+0xa2>
      else if (cfgidx != pdev->dev_config)
 8008cd6:	6841      	ldr	r1, [r0, #4]
 8008cd8:	428d      	cmp	r5, r1
 8008cda:	d025      	beq.n	8008d28 <USBD_SetConfig+0xc0>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008cdc:	b2c9      	uxtb	r1, r1
 8008cde:	f7ff fcd8 	bl	8008692 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008ce2:	4b13      	ldr	r3, [pc, #76]	@ (8008d30 <USBD_SetConfig+0xc8>)
 8008ce4:	7819      	ldrb	r1, [r3, #0]
 8008ce6:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008ce8:	4620      	mov	r0, r4
 8008cea:	f7ff fcc9 	bl	8008680 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8008cee:	4605      	mov	r5, r0
 8008cf0:	b1b0      	cbz	r0, 8008d20 <USBD_SetConfig+0xb8>
          USBD_CtlError(pdev, req);
 8008cf2:	4631      	mov	r1, r6
 8008cf4:	4620      	mov	r0, r4
 8008cf6:	f7ff feaf 	bl	8008a58 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008cfa:	7921      	ldrb	r1, [r4, #4]
 8008cfc:	4620      	mov	r0, r4
 8008cfe:	f7ff fcc8 	bl	8008692 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008d02:	2302      	movs	r3, #2
 8008d04:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8008d08:	e7c5      	b.n	8008c96 <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008d0a:	2302      	movs	r3, #2
 8008d0c:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008d10:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008d12:	4629      	mov	r1, r5
 8008d14:	f7ff fcbd 	bl	8008692 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008d18:	4620      	mov	r0, r4
 8008d1a:	f000 faf3 	bl	8009304 <USBD_CtlSendStatus>
 8008d1e:	e7ba      	b.n	8008c96 <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8008d20:	4620      	mov	r0, r4
 8008d22:	f000 faef 	bl	8009304 <USBD_CtlSendStatus>
 8008d26:	e7b6      	b.n	8008c96 <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8008d28:	f000 faec 	bl	8009304 <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8008d2c:	2500      	movs	r5, #0
 8008d2e:	e7b2      	b.n	8008c96 <USBD_SetConfig+0x2e>
 8008d30:	20002068 	.word	0x20002068

08008d34 <USBD_GetConfig>:
{
 8008d34:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 8008d36:	88cb      	ldrh	r3, [r1, #6]
 8008d38:	2b01      	cmp	r3, #1
 8008d3a:	d10b      	bne.n	8008d54 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 8008d3c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008d40:	b2da      	uxtb	r2, r3
 8008d42:	2b02      	cmp	r3, #2
 8008d44:	d909      	bls.n	8008d5a <USBD_GetConfig+0x26>
 8008d46:	2a03      	cmp	r2, #3
 8008d48:	d111      	bne.n	8008d6e <USBD_GetConfig+0x3a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	1d01      	adds	r1, r0, #4
 8008d4e:	f000 faad 	bl	80092ac <USBD_CtlSendData>
        break;
 8008d52:	e001      	b.n	8008d58 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 8008d54:	f7ff fe80 	bl	8008a58 <USBD_CtlError>
}
 8008d58:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 8008d5a:	b252      	sxtb	r2, r2
 8008d5c:	b13a      	cbz	r2, 8008d6e <USBD_GetConfig+0x3a>
        pdev->dev_default_config = 0U;
 8008d5e:	4601      	mov	r1, r0
 8008d60:	2300      	movs	r3, #0
 8008d62:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008d66:	2201      	movs	r2, #1
 8008d68:	f000 faa0 	bl	80092ac <USBD_CtlSendData>
        break;
 8008d6c:	e7f4      	b.n	8008d58 <USBD_GetConfig+0x24>
        USBD_CtlError(pdev, req);
 8008d6e:	f7ff fe73 	bl	8008a58 <USBD_CtlError>
}
 8008d72:	e7f1      	b.n	8008d58 <USBD_GetConfig+0x24>

08008d74 <USBD_GetStatus>:
{
 8008d74:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8008d76:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008d7a:	3b01      	subs	r3, #1
 8008d7c:	2b02      	cmp	r3, #2
 8008d7e:	d812      	bhi.n	8008da6 <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 8008d80:	88cb      	ldrh	r3, [r1, #6]
 8008d82:	2b02      	cmp	r3, #2
 8008d84:	d10c      	bne.n	8008da0 <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008d86:	2301      	movs	r3, #1
 8008d88:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 8008d8a:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 8008d8e:	b10b      	cbz	r3, 8008d94 <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008d90:	2303      	movs	r3, #3
 8008d92:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008d94:	2202      	movs	r2, #2
 8008d96:	f100 010c 	add.w	r1, r0, #12
 8008d9a:	f000 fa87 	bl	80092ac <USBD_CtlSendData>
}
 8008d9e:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 8008da0:	f7ff fe5a 	bl	8008a58 <USBD_CtlError>
        break;
 8008da4:	e7fb      	b.n	8008d9e <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 8008da6:	f7ff fe57 	bl	8008a58 <USBD_CtlError>
}
 8008daa:	e7f8      	b.n	8008d9e <USBD_GetStatus+0x2a>

08008dac <USBD_SetFeature>:
{
 8008dac:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008dae:	884b      	ldrh	r3, [r1, #2]
 8008db0:	2b01      	cmp	r3, #1
 8008db2:	d004      	beq.n	8008dbe <USBD_SetFeature+0x12>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008db4:	2b02      	cmp	r3, #2
 8008db6:	d007      	beq.n	8008dc8 <USBD_SetFeature+0x1c>
    USBD_CtlError(pdev, req);
 8008db8:	f7ff fe4e 	bl	8008a58 <USBD_CtlError>
}
 8008dbc:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 8008dbe:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008dc2:	f000 fa9f 	bl	8009304 <USBD_CtlSendStatus>
 8008dc6:	e7f9      	b.n	8008dbc <USBD_SetFeature+0x10>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008dc8:	888b      	ldrh	r3, [r1, #4]
 8008dca:	0a1b      	lsrs	r3, r3, #8
 8008dcc:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008dd0:	f000 fa98 	bl	8009304 <USBD_CtlSendStatus>
 8008dd4:	e7f2      	b.n	8008dbc <USBD_SetFeature+0x10>

08008dd6 <USBD_ClrFeature>:
{
 8008dd6:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8008dd8:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008ddc:	3b01      	subs	r3, #1
 8008dde:	2b02      	cmp	r3, #2
 8008de0:	d809      	bhi.n	8008df6 <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008de2:	884b      	ldrh	r3, [r1, #2]
 8008de4:	2b01      	cmp	r3, #1
 8008de6:	d000      	beq.n	8008dea <USBD_ClrFeature+0x14>
}
 8008de8:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 8008dea:	2300      	movs	r3, #0
 8008dec:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008df0:	f000 fa88 	bl	8009304 <USBD_CtlSendStatus>
 8008df4:	e7f8      	b.n	8008de8 <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 8008df6:	f7ff fe2f 	bl	8008a58 <USBD_CtlError>
}
 8008dfa:	e7f5      	b.n	8008de8 <USBD_ClrFeature+0x12>

08008dfc <USBD_StdDevReq>:
{
 8008dfc:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008dfe:	780c      	ldrb	r4, [r1, #0]
 8008e00:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8008e04:	2c20      	cmp	r4, #32
 8008e06:	d006      	beq.n	8008e16 <USBD_StdDevReq+0x1a>
 8008e08:	2c40      	cmp	r4, #64	@ 0x40
 8008e0a:	d004      	beq.n	8008e16 <USBD_StdDevReq+0x1a>
 8008e0c:	b16c      	cbz	r4, 8008e2a <USBD_StdDevReq+0x2e>
      USBD_CtlError(pdev, req);
 8008e0e:	f7ff fe23 	bl	8008a58 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008e12:	2400      	movs	r4, #0
      break;
 8008e14:	e007      	b.n	8008e26 <USBD_StdDevReq+0x2a>
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008e16:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8008e1a:	33ae      	adds	r3, #174	@ 0xae
 8008e1c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8008e20:	689b      	ldr	r3, [r3, #8]
 8008e22:	4798      	blx	r3
 8008e24:	4604      	mov	r4, r0
}
 8008e26:	4620      	mov	r0, r4
 8008e28:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 8008e2a:	784d      	ldrb	r5, [r1, #1]
 8008e2c:	2d09      	cmp	r5, #9
 8008e2e:	d81d      	bhi.n	8008e6c <USBD_StdDevReq+0x70>
 8008e30:	e8df f005 	tbb	[pc, r5]
 8008e34:	161c1912 	.word	0x161c1912
 8008e38:	1c05081c 	.word	0x1c05081c
 8008e3c:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 8008e3e:	f7ff fe15 	bl	8008a6c <USBD_GetDescriptor>
          break;
 8008e42:	e7f0      	b.n	8008e26 <USBD_StdDevReq+0x2a>
          USBD_SetAddress(pdev, req);
 8008e44:	f7ff fee8 	bl	8008c18 <USBD_SetAddress>
          break;
 8008e48:	e7ed      	b.n	8008e26 <USBD_StdDevReq+0x2a>
          ret = USBD_SetConfig(pdev, req);
 8008e4a:	f7ff ff0d 	bl	8008c68 <USBD_SetConfig>
 8008e4e:	4604      	mov	r4, r0
          break;
 8008e50:	e7e9      	b.n	8008e26 <USBD_StdDevReq+0x2a>
          USBD_GetConfig(pdev, req);
 8008e52:	f7ff ff6f 	bl	8008d34 <USBD_GetConfig>
          break;
 8008e56:	e7e6      	b.n	8008e26 <USBD_StdDevReq+0x2a>
          USBD_GetStatus(pdev, req);
 8008e58:	f7ff ff8c 	bl	8008d74 <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8008e5c:	462c      	mov	r4, r5
          break;
 8008e5e:	e7e2      	b.n	8008e26 <USBD_StdDevReq+0x2a>
          USBD_SetFeature(pdev, req);
 8008e60:	f7ff ffa4 	bl	8008dac <USBD_SetFeature>
          break;
 8008e64:	e7df      	b.n	8008e26 <USBD_StdDevReq+0x2a>
          USBD_ClrFeature(pdev, req);
 8008e66:	f7ff ffb6 	bl	8008dd6 <USBD_ClrFeature>
          break;
 8008e6a:	e7dc      	b.n	8008e26 <USBD_StdDevReq+0x2a>
          USBD_CtlError(pdev, req);
 8008e6c:	f7ff fdf4 	bl	8008a58 <USBD_CtlError>
          break;
 8008e70:	e7d9      	b.n	8008e26 <USBD_StdDevReq+0x2a>

08008e72 <USBD_StdItfReq>:
{
 8008e72:	b570      	push	{r4, r5, r6, lr}
 8008e74:	4605      	mov	r5, r0
 8008e76:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e78:	780b      	ldrb	r3, [r1, #0]
 8008e7a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008e7e:	2b20      	cmp	r3, #32
 8008e80:	d007      	beq.n	8008e92 <USBD_StdItfReq+0x20>
 8008e82:	2b40      	cmp	r3, #64	@ 0x40
 8008e84:	d005      	beq.n	8008e92 <USBD_StdItfReq+0x20>
 8008e86:	b123      	cbz	r3, 8008e92 <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 8008e88:	f7ff fde6 	bl	8008a58 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008e8c:	2600      	movs	r6, #0
}
 8008e8e:	4630      	mov	r0, r6
 8008e90:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 8008e92:	f895 329c 	ldrb.w	r3, [r5, #668]	@ 0x29c
 8008e96:	3b01      	subs	r3, #1
 8008e98:	2b02      	cmp	r3, #2
 8008e9a:	d826      	bhi.n	8008eea <USBD_StdItfReq+0x78>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008e9c:	7921      	ldrb	r1, [r4, #4]
 8008e9e:	2901      	cmp	r1, #1
 8008ea0:	d905      	bls.n	8008eae <USBD_StdItfReq+0x3c>
            USBD_CtlError(pdev, req);
 8008ea2:	4621      	mov	r1, r4
 8008ea4:	4628      	mov	r0, r5
 8008ea6:	f7ff fdd7 	bl	8008a58 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008eaa:	2600      	movs	r6, #0
 8008eac:	e7ef      	b.n	8008e8e <USBD_StdItfReq+0x1c>
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008eae:	4628      	mov	r0, r5
 8008eb0:	f7ff fcc1 	bl	8008836 <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008eb4:	b968      	cbnz	r0, 8008ed2 <USBD_StdItfReq+0x60>
              if (pdev->pClass[idx]->Setup != NULL)
 8008eb6:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 8008eba:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8008ebe:	6891      	ldr	r1, [r2, #8]
 8008ec0:	b189      	cbz	r1, 8008ee6 <USBD_StdItfReq+0x74>
                pdev->classId = idx;
 8008ec2:	f8c5 02d4 	str.w	r0, [r5, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008ec6:	6893      	ldr	r3, [r2, #8]
 8008ec8:	4621      	mov	r1, r4
 8008eca:	4628      	mov	r0, r5
 8008ecc:	4798      	blx	r3
 8008ece:	4606      	mov	r6, r0
 8008ed0:	e000      	b.n	8008ed4 <USBD_StdItfReq+0x62>
              ret = USBD_FAIL;
 8008ed2:	2603      	movs	r6, #3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008ed4:	88e3      	ldrh	r3, [r4, #6]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d1d9      	bne.n	8008e8e <USBD_StdItfReq+0x1c>
 8008eda:	2e00      	cmp	r6, #0
 8008edc:	d1d7      	bne.n	8008e8e <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 8008ede:	4628      	mov	r0, r5
 8008ee0:	f000 fa10 	bl	8009304 <USBD_CtlSendStatus>
 8008ee4:	e7d3      	b.n	8008e8e <USBD_StdItfReq+0x1c>
                ret = USBD_FAIL;
 8008ee6:	2603      	movs	r6, #3
 8008ee8:	e7f4      	b.n	8008ed4 <USBD_StdItfReq+0x62>
          USBD_CtlError(pdev, req);
 8008eea:	4621      	mov	r1, r4
 8008eec:	4628      	mov	r0, r5
 8008eee:	f7ff fdb3 	bl	8008a58 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008ef2:	2600      	movs	r6, #0
          break;
 8008ef4:	e7cb      	b.n	8008e8e <USBD_StdItfReq+0x1c>

08008ef6 <USBD_StdEPReq>:
{
 8008ef6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008efa:	4606      	mov	r6, r0
 8008efc:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 8008efe:	888b      	ldrh	r3, [r1, #4]
 8008f00:	b2df      	uxtb	r7, r3
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008f02:	780c      	ldrb	r4, [r1, #0]
 8008f04:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8008f08:	2c20      	cmp	r4, #32
 8008f0a:	d008      	beq.n	8008f1e <USBD_StdEPReq+0x28>
 8008f0c:	2c40      	cmp	r4, #64	@ 0x40
 8008f0e:	d006      	beq.n	8008f1e <USBD_StdEPReq+0x28>
 8008f10:	b1dc      	cbz	r4, 8008f4a <USBD_StdEPReq+0x54>
      USBD_CtlError(pdev, req);
 8008f12:	f7ff fda1 	bl	8008a58 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008f16:	2400      	movs	r4, #0
}
 8008f18:	4620      	mov	r0, r4
 8008f1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008f1e:	4639      	mov	r1, r7
 8008f20:	4630      	mov	r0, r6
 8008f22:	f7ff fc8a 	bl	800883a <USBD_CoreFindEP>
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008f26:	4604      	mov	r4, r0
 8008f28:	2800      	cmp	r0, #0
 8008f2a:	f040 80fd 	bne.w	8009128 <USBD_StdEPReq+0x232>
        pdev->classId = idx;
 8008f2e:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
        if (pdev->pClass[idx]->Setup != NULL)
 8008f32:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8008f36:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8008f3a:	689b      	ldr	r3, [r3, #8]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d0eb      	beq.n	8008f18 <USBD_StdEPReq+0x22>
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008f40:	4629      	mov	r1, r5
 8008f42:	4630      	mov	r0, r6
 8008f44:	4798      	blx	r3
 8008f46:	4604      	mov	r4, r0
 8008f48:	e7e6      	b.n	8008f18 <USBD_StdEPReq+0x22>
      switch (req->bRequest)
 8008f4a:	f891 8001 	ldrb.w	r8, [r1, #1]
 8008f4e:	f1b8 0f01 	cmp.w	r8, #1
 8008f52:	d031      	beq.n	8008fb8 <USBD_StdEPReq+0xc2>
 8008f54:	f1b8 0f03 	cmp.w	r8, #3
 8008f58:	d005      	beq.n	8008f66 <USBD_StdEPReq+0x70>
 8008f5a:	f1b8 0f00 	cmp.w	r8, #0
 8008f5e:	d066      	beq.n	800902e <USBD_StdEPReq+0x138>
          USBD_CtlError(pdev, req);
 8008f60:	f7ff fd7a 	bl	8008a58 <USBD_CtlError>
          break;
 8008f64:	e7d8      	b.n	8008f18 <USBD_StdEPReq+0x22>
          switch (pdev->dev_state)
 8008f66:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008f6a:	b2da      	uxtb	r2, r3
 8008f6c:	2b02      	cmp	r3, #2
 8008f6e:	d004      	beq.n	8008f7a <USBD_StdEPReq+0x84>
 8008f70:	2a03      	cmp	r2, #3
 8008f72:	d011      	beq.n	8008f98 <USBD_StdEPReq+0xa2>
              USBD_CtlError(pdev, req);
 8008f74:	f7ff fd70 	bl	8008a58 <USBD_CtlError>
              break;
 8008f78:	e7ce      	b.n	8008f18 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008f7a:	2f00      	cmp	r7, #0
 8008f7c:	bf18      	it	ne
 8008f7e:	2f80      	cmpne	r7, #128	@ 0x80
 8008f80:	d007      	beq.n	8008f92 <USBD_StdEPReq+0x9c>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008f82:	4639      	mov	r1, r7
 8008f84:	f7ff fafe 	bl	8008584 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008f88:	2180      	movs	r1, #128	@ 0x80
 8008f8a:	4630      	mov	r0, r6
 8008f8c:	f7ff fafa 	bl	8008584 <USBD_LL_StallEP>
 8008f90:	e7c2      	b.n	8008f18 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 8008f92:	f7ff fd61 	bl	8008a58 <USBD_CtlError>
 8008f96:	e7bf      	b.n	8008f18 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008f98:	884b      	ldrh	r3, [r1, #2]
 8008f9a:	b92b      	cbnz	r3, 8008fa8 <USBD_StdEPReq+0xb2>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008f9c:	2f00      	cmp	r7, #0
 8008f9e:	bf18      	it	ne
 8008fa0:	2f80      	cmpne	r7, #128	@ 0x80
 8008fa2:	d001      	beq.n	8008fa8 <USBD_StdEPReq+0xb2>
 8008fa4:	88cb      	ldrh	r3, [r1, #6]
 8008fa6:	b11b      	cbz	r3, 8008fb0 <USBD_StdEPReq+0xba>
              (void)USBD_CtlSendStatus(pdev);
 8008fa8:	4630      	mov	r0, r6
 8008faa:	f000 f9ab 	bl	8009304 <USBD_CtlSendStatus>
              break;
 8008fae:	e7b3      	b.n	8008f18 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008fb0:	4639      	mov	r1, r7
 8008fb2:	f7ff fae7 	bl	8008584 <USBD_LL_StallEP>
 8008fb6:	e7f7      	b.n	8008fa8 <USBD_StdEPReq+0xb2>
          switch (pdev->dev_state)
 8008fb8:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008fbc:	b2da      	uxtb	r2, r3
 8008fbe:	2b02      	cmp	r3, #2
 8008fc0:	d004      	beq.n	8008fcc <USBD_StdEPReq+0xd6>
 8008fc2:	2a03      	cmp	r2, #3
 8008fc4:	d011      	beq.n	8008fea <USBD_StdEPReq+0xf4>
              USBD_CtlError(pdev, req);
 8008fc6:	f7ff fd47 	bl	8008a58 <USBD_CtlError>
              break;
 8008fca:	e7a5      	b.n	8008f18 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008fcc:	2f00      	cmp	r7, #0
 8008fce:	bf18      	it	ne
 8008fd0:	2f80      	cmpne	r7, #128	@ 0x80
 8008fd2:	d007      	beq.n	8008fe4 <USBD_StdEPReq+0xee>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008fd4:	4639      	mov	r1, r7
 8008fd6:	f7ff fad5 	bl	8008584 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008fda:	2180      	movs	r1, #128	@ 0x80
 8008fdc:	4630      	mov	r0, r6
 8008fde:	f7ff fad1 	bl	8008584 <USBD_LL_StallEP>
 8008fe2:	e799      	b.n	8008f18 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 8008fe4:	f7ff fd38 	bl	8008a58 <USBD_CtlError>
 8008fe8:	e796      	b.n	8008f18 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008fea:	884b      	ldrh	r3, [r1, #2]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d193      	bne.n	8008f18 <USBD_StdEPReq+0x22>
                if ((ep_addr & 0x7FU) != 0x00U)
 8008ff0:	f017 0f7f 	tst.w	r7, #127	@ 0x7f
 8008ff4:	d117      	bne.n	8009026 <USBD_StdEPReq+0x130>
                (void)USBD_CtlSendStatus(pdev);
 8008ff6:	4630      	mov	r0, r6
 8008ff8:	f000 f984 	bl	8009304 <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008ffc:	4639      	mov	r1, r7
 8008ffe:	4630      	mov	r0, r6
 8009000:	f7ff fc1b 	bl	800883a <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009004:	2800      	cmp	r0, #0
 8009006:	d187      	bne.n	8008f18 <USBD_StdEPReq+0x22>
                  pdev->classId = idx;
 8009008:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 800900c:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 8009010:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 8009014:	6892      	ldr	r2, [r2, #8]
 8009016:	2a00      	cmp	r2, #0
 8009018:	f000 8088 	beq.w	800912c <USBD_StdEPReq+0x236>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800901c:	4629      	mov	r1, r5
 800901e:	4630      	mov	r0, r6
 8009020:	4790      	blx	r2
 8009022:	4604      	mov	r4, r0
 8009024:	e778      	b.n	8008f18 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009026:	4639      	mov	r1, r7
 8009028:	f7ff fab4 	bl	8008594 <USBD_LL_ClearStallEP>
 800902c:	e7e3      	b.n	8008ff6 <USBD_StdEPReq+0x100>
          switch (pdev->dev_state)
 800902e:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8009032:	b2d1      	uxtb	r1, r2
 8009034:	2a02      	cmp	r2, #2
 8009036:	d006      	beq.n	8009046 <USBD_StdEPReq+0x150>
 8009038:	2903      	cmp	r1, #3
 800903a:	d02a      	beq.n	8009092 <USBD_StdEPReq+0x19c>
              USBD_CtlError(pdev, req);
 800903c:	4629      	mov	r1, r5
 800903e:	f7ff fd0b 	bl	8008a58 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8009042:	4644      	mov	r4, r8
              break;
 8009044:	e768      	b.n	8008f18 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009046:	2f00      	cmp	r7, #0
 8009048:	bf18      	it	ne
 800904a:	2f80      	cmpne	r7, #128	@ 0x80
 800904c:	d113      	bne.n	8009076 <USBD_StdEPReq+0x180>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800904e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009052:	d115      	bne.n	8009080 <USBD_StdEPReq+0x18a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009054:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009058:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 800905c:	00b9      	lsls	r1, r7, #2
 800905e:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 8009062:	4401      	add	r1, r0
 8009064:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 8009066:	2300      	movs	r3, #0
 8009068:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800906a:	2202      	movs	r2, #2
 800906c:	4630      	mov	r0, r6
 800906e:	f000 f91d 	bl	80092ac <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8009072:	4644      	mov	r4, r8
              break;
 8009074:	e750      	b.n	8008f18 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 8009076:	4629      	mov	r1, r5
 8009078:	f7ff fcee 	bl	8008a58 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800907c:	4644      	mov	r4, r8
                break;
 800907e:	e74b      	b.n	8008f18 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009080:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
 8009084:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8009088:	00b9      	lsls	r1, r7, #2
 800908a:	3110      	adds	r1, #16
 800908c:	4401      	add	r1, r0
 800908e:	3104      	adds	r1, #4
 8009090:	e7e9      	b.n	8009066 <USBD_StdEPReq+0x170>
              if ((ep_addr & 0x80U) == 0x80U)
 8009092:	b25b      	sxtb	r3, r3
 8009094:	2b00      	cmp	r3, #0
 8009096:	db20      	blt.n	80090da <USBD_StdEPReq+0x1e4>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009098:	f007 020f 	and.w	r2, r7, #15
 800909c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80090a0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80090a4:	f8b2 2164 	ldrh.w	r2, [r2, #356]	@ 0x164
 80090a8:	b32a      	cbz	r2, 80090f6 <USBD_StdEPReq+0x200>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	db28      	blt.n	8009100 <USBD_StdEPReq+0x20a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80090ae:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80090b2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80090b6:	009c      	lsls	r4, r3, #2
 80090b8:	f504 74a8 	add.w	r4, r4, #336	@ 0x150
 80090bc:	4434      	add	r4, r6
 80090be:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80090c0:	2f80      	cmp	r7, #128	@ 0x80
 80090c2:	bf18      	it	ne
 80090c4:	2f00      	cmpne	r7, #0
 80090c6:	d124      	bne.n	8009112 <USBD_StdEPReq+0x21c>
                pep->status = 0x0000U;
 80090c8:	2300      	movs	r3, #0
 80090ca:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80090cc:	2202      	movs	r2, #2
 80090ce:	4621      	mov	r1, r4
 80090d0:	4630      	mov	r0, r6
 80090d2:	f000 f8eb 	bl	80092ac <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 80090d6:	4644      	mov	r4, r8
              break;
 80090d8:	e71e      	b.n	8008f18 <USBD_StdEPReq+0x22>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80090da:	f007 020f 	and.w	r2, r7, #15
 80090de:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80090e2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80090e6:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 80090e8:	2a00      	cmp	r2, #0
 80090ea:	d1de      	bne.n	80090aa <USBD_StdEPReq+0x1b4>
                  USBD_CtlError(pdev, req);
 80090ec:	4629      	mov	r1, r5
 80090ee:	f7ff fcb3 	bl	8008a58 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80090f2:	4644      	mov	r4, r8
                  break;
 80090f4:	e710      	b.n	8008f18 <USBD_StdEPReq+0x22>
                  USBD_CtlError(pdev, req);
 80090f6:	4629      	mov	r1, r5
 80090f8:	f7ff fcae 	bl	8008a58 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80090fc:	4644      	mov	r4, r8
                  break;
 80090fe:	e70b      	b.n	8008f18 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009100:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
 8009104:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009108:	009c      	lsls	r4, r3, #2
 800910a:	3410      	adds	r4, #16
 800910c:	4434      	add	r4, r6
 800910e:	3404      	adds	r4, #4
 8009110:	e7d6      	b.n	80090c0 <USBD_StdEPReq+0x1ca>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009112:	4639      	mov	r1, r7
 8009114:	4630      	mov	r0, r6
 8009116:	f7ff f9ef 	bl	80084f8 <USBD_LL_IsStallEP>
 800911a:	b110      	cbz	r0, 8009122 <USBD_StdEPReq+0x22c>
                pep->status = 0x0001U;
 800911c:	2301      	movs	r3, #1
 800911e:	6023      	str	r3, [r4, #0]
 8009120:	e7d4      	b.n	80090cc <USBD_StdEPReq+0x1d6>
                pep->status = 0x0000U;
 8009122:	2300      	movs	r3, #0
 8009124:	6023      	str	r3, [r4, #0]
 8009126:	e7d1      	b.n	80090cc <USBD_StdEPReq+0x1d6>
  USBD_StatusTypeDef ret = USBD_OK;
 8009128:	2400      	movs	r4, #0
 800912a:	e6f5      	b.n	8008f18 <USBD_StdEPReq+0x22>
 800912c:	4604      	mov	r4, r0
 800912e:	e6f3      	b.n	8008f18 <USBD_StdEPReq+0x22>

08009130 <USBD_GetString>:
  if (desc == NULL)
 8009130:	b300      	cbz	r0, 8009174 <USBD_GetString+0x44>
{
 8009132:	b570      	push	{r4, r5, r6, lr}
 8009134:	460d      	mov	r5, r1
 8009136:	4616      	mov	r6, r2
 8009138:	4604      	mov	r4, r0
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800913a:	f7ff fc6f 	bl	8008a1c <USBD_GetLen>
 800913e:	3001      	adds	r0, #1
 8009140:	0043      	lsls	r3, r0, #1
 8009142:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009146:	d806      	bhi.n	8009156 <USBD_GetString+0x26>
 8009148:	b29b      	uxth	r3, r3
 800914a:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 800914c:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800914e:	2303      	movs	r3, #3
 8009150:	706b      	strb	r3, [r5, #1]
  idx++;
 8009152:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 8009154:	e00a      	b.n	800916c <USBD_GetString+0x3c>
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009156:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800915a:	e7f6      	b.n	800914a <USBD_GetString+0x1a>
    unicode[idx] = *pdesc;
 800915c:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 800915e:	3401      	adds	r4, #1
    idx++;
 8009160:	1c5a      	adds	r2, r3, #1
 8009162:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 8009164:	2100      	movs	r1, #0
 8009166:	54a9      	strb	r1, [r5, r2]
    idx++;
 8009168:	3302      	adds	r3, #2
 800916a:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 800916c:	7822      	ldrb	r2, [r4, #0]
 800916e:	2a00      	cmp	r2, #0
 8009170:	d1f4      	bne.n	800915c <USBD_GetString+0x2c>
}
 8009172:	bd70      	pop	{r4, r5, r6, pc}
 8009174:	4770      	bx	lr
	...

08009178 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009178:	2312      	movs	r3, #18
 800917a:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 800917c:	4800      	ldr	r0, [pc, #0]	@ (8009180 <USBD_FS_DeviceDescriptor+0x8>)
 800917e:	4770      	bx	lr
 8009180:	200000cc 	.word	0x200000cc

08009184 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009184:	2304      	movs	r3, #4
 8009186:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8009188:	4800      	ldr	r0, [pc, #0]	@ (800918c <USBD_FS_LangIDStrDescriptor+0x8>)
 800918a:	4770      	bx	lr
 800918c:	200000c8 	.word	0x200000c8

08009190 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8009190:	2300      	movs	r3, #0
 8009192:	4293      	cmp	r3, r2
 8009194:	d21e      	bcs.n	80091d4 <IntToUnicode+0x44>
{
 8009196:	b500      	push	{lr}
 8009198:	e010      	b.n	80091bc <IntToUnicode+0x2c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800919a:	f10c 0c37 	add.w	ip, ip, #55	@ 0x37
 800919e:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }

    value = value << 4;
 80091a2:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 80091a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80091a8:	f10c 0c01 	add.w	ip, ip, #1
 80091ac:	f04f 0e00 	mov.w	lr, #0
 80091b0:	f801 e00c 	strb.w	lr, [r1, ip]
  for (idx = 0; idx < len; idx++)
 80091b4:	3301      	adds	r3, #1
 80091b6:	b2db      	uxtb	r3, r3
 80091b8:	4293      	cmp	r3, r2
 80091ba:	d209      	bcs.n	80091d0 <IntToUnicode+0x40>
    if (((value >> 28)) < 0xA)
 80091bc:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 80091c0:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
 80091c4:	d2e9      	bcs.n	800919a <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 80091c6:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 80091ca:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 80091ce:	e7e8      	b.n	80091a2 <IntToUnicode+0x12>
  }
}
 80091d0:	f85d fb04 	ldr.w	pc, [sp], #4
 80091d4:	4770      	bx	lr
	...

080091d8 <Get_SerialNum>:
{
 80091d8:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80091da:	4b0b      	ldr	r3, [pc, #44]	@ (8009208 <Get_SerialNum+0x30>)
 80091dc:	f8d3 0800 	ldr.w	r0, [r3, #2048]	@ 0x800
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80091e0:	f8d3 4804 	ldr.w	r4, [r3, #2052]	@ 0x804
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80091e4:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
  if (deviceserial0 != 0)
 80091e8:	18c0      	adds	r0, r0, r3
 80091ea:	d100      	bne.n	80091ee <Get_SerialNum+0x16>
}
 80091ec:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80091ee:	4d07      	ldr	r5, [pc, #28]	@ (800920c <Get_SerialNum+0x34>)
 80091f0:	2208      	movs	r2, #8
 80091f2:	4629      	mov	r1, r5
 80091f4:	f7ff ffcc 	bl	8009190 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80091f8:	2204      	movs	r2, #4
 80091fa:	f105 0110 	add.w	r1, r5, #16
 80091fe:	4620      	mov	r0, r4
 8009200:	f7ff ffc6 	bl	8009190 <IntToUnicode>
}
 8009204:	e7f2      	b.n	80091ec <Get_SerialNum+0x14>
 8009206:	bf00      	nop
 8009208:	1ff1e000 	.word	0x1ff1e000
 800920c:	200000ae 	.word	0x200000ae

08009210 <USBD_FS_SerialStrDescriptor>:
{
 8009210:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8009212:	231a      	movs	r3, #26
 8009214:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 8009216:	f7ff ffdf 	bl	80091d8 <Get_SerialNum>
}
 800921a:	4801      	ldr	r0, [pc, #4]	@ (8009220 <USBD_FS_SerialStrDescriptor+0x10>)
 800921c:	bd08      	pop	{r3, pc}
 800921e:	bf00      	nop
 8009220:	200000ac 	.word	0x200000ac

08009224 <USBD_FS_ProductStrDescriptor>:
{
 8009224:	b508      	push	{r3, lr}
 8009226:	460a      	mov	r2, r1
  if(speed == 0)
 8009228:	b928      	cbnz	r0, 8009236 <USBD_FS_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800922a:	4905      	ldr	r1, [pc, #20]	@ (8009240 <USBD_FS_ProductStrDescriptor+0x1c>)
 800922c:	4805      	ldr	r0, [pc, #20]	@ (8009244 <USBD_FS_ProductStrDescriptor+0x20>)
 800922e:	f7ff ff7f 	bl	8009130 <USBD_GetString>
}
 8009232:	4803      	ldr	r0, [pc, #12]	@ (8009240 <USBD_FS_ProductStrDescriptor+0x1c>)
 8009234:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009236:	4902      	ldr	r1, [pc, #8]	@ (8009240 <USBD_FS_ProductStrDescriptor+0x1c>)
 8009238:	4802      	ldr	r0, [pc, #8]	@ (8009244 <USBD_FS_ProductStrDescriptor+0x20>)
 800923a:	f7ff ff79 	bl	8009130 <USBD_GetString>
 800923e:	e7f8      	b.n	8009232 <USBD_FS_ProductStrDescriptor+0xe>
 8009240:	2000206c 	.word	0x2000206c
 8009244:	0800a618 	.word	0x0800a618

08009248 <USBD_FS_ManufacturerStrDescriptor>:
{
 8009248:	b510      	push	{r4, lr}
 800924a:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800924c:	4c03      	ldr	r4, [pc, #12]	@ (800925c <USBD_FS_ManufacturerStrDescriptor+0x14>)
 800924e:	4621      	mov	r1, r4
 8009250:	4803      	ldr	r0, [pc, #12]	@ (8009260 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8009252:	f7ff ff6d 	bl	8009130 <USBD_GetString>
}
 8009256:	4620      	mov	r0, r4
 8009258:	bd10      	pop	{r4, pc}
 800925a:	bf00      	nop
 800925c:	2000206c 	.word	0x2000206c
 8009260:	0800a630 	.word	0x0800a630

08009264 <USBD_FS_ConfigStrDescriptor>:
{
 8009264:	b508      	push	{r3, lr}
 8009266:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 8009268:	b928      	cbnz	r0, 8009276 <USBD_FS_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800926a:	4905      	ldr	r1, [pc, #20]	@ (8009280 <USBD_FS_ConfigStrDescriptor+0x1c>)
 800926c:	4805      	ldr	r0, [pc, #20]	@ (8009284 <USBD_FS_ConfigStrDescriptor+0x20>)
 800926e:	f7ff ff5f 	bl	8009130 <USBD_GetString>
}
 8009272:	4803      	ldr	r0, [pc, #12]	@ (8009280 <USBD_FS_ConfigStrDescriptor+0x1c>)
 8009274:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009276:	4902      	ldr	r1, [pc, #8]	@ (8009280 <USBD_FS_ConfigStrDescriptor+0x1c>)
 8009278:	4802      	ldr	r0, [pc, #8]	@ (8009284 <USBD_FS_ConfigStrDescriptor+0x20>)
 800927a:	f7ff ff59 	bl	8009130 <USBD_GetString>
 800927e:	e7f8      	b.n	8009272 <USBD_FS_ConfigStrDescriptor+0xe>
 8009280:	2000206c 	.word	0x2000206c
 8009284:	0800a644 	.word	0x0800a644

08009288 <USBD_FS_InterfaceStrDescriptor>:
{
 8009288:	b508      	push	{r3, lr}
 800928a:	460a      	mov	r2, r1
  if(speed == 0)
 800928c:	b928      	cbnz	r0, 800929a <USBD_FS_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800928e:	4905      	ldr	r1, [pc, #20]	@ (80092a4 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8009290:	4805      	ldr	r0, [pc, #20]	@ (80092a8 <USBD_FS_InterfaceStrDescriptor+0x20>)
 8009292:	f7ff ff4d 	bl	8009130 <USBD_GetString>
}
 8009296:	4803      	ldr	r0, [pc, #12]	@ (80092a4 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8009298:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800929a:	4902      	ldr	r1, [pc, #8]	@ (80092a4 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 800929c:	4802      	ldr	r0, [pc, #8]	@ (80092a8 <USBD_FS_InterfaceStrDescriptor+0x20>)
 800929e:	f7ff ff47 	bl	8009130 <USBD_GetString>
 80092a2:	e7f8      	b.n	8009296 <USBD_FS_InterfaceStrDescriptor+0xe>
 80092a4:	2000206c 	.word	0x2000206c
 80092a8:	0800a650 	.word	0x0800a650

080092ac <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80092ac:	b508      	push	{r3, lr}
 80092ae:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80092b0:	2202      	movs	r2, #2
 80092b2:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80092b6:	6183      	str	r3, [r0, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80092b8:	61c3      	str	r3, [r0, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80092ba:	460a      	mov	r2, r1
 80092bc:	2100      	movs	r1, #0
 80092be:	f7ff f979 	bl	80085b4 <USBD_LL_Transmit>

  return USBD_OK;
}
 80092c2:	2000      	movs	r0, #0
 80092c4:	bd08      	pop	{r3, pc}

080092c6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80092c6:	b508      	push	{r3, lr}
 80092c8:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80092ca:	460a      	mov	r2, r1
 80092cc:	2100      	movs	r1, #0
 80092ce:	f7ff f971 	bl	80085b4 <USBD_LL_Transmit>

  return USBD_OK;
}
 80092d2:	2000      	movs	r0, #0
 80092d4:	bd08      	pop	{r3, pc}

080092d6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80092d6:	b508      	push	{r3, lr}
 80092d8:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80092da:	2203      	movs	r2, #3
 80092dc:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80092e0:	f8c0 3158 	str.w	r3, [r0, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80092e4:	f8c0 315c 	str.w	r3, [r0, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80092e8:	460a      	mov	r2, r1
 80092ea:	2100      	movs	r1, #0
 80092ec:	f7ff f96a 	bl	80085c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80092f0:	2000      	movs	r0, #0
 80092f2:	bd08      	pop	{r3, pc}

080092f4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80092f4:	b508      	push	{r3, lr}
 80092f6:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80092f8:	460a      	mov	r2, r1
 80092fa:	2100      	movs	r1, #0
 80092fc:	f7ff f962 	bl	80085c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8009300:	2000      	movs	r0, #0
 8009302:	bd08      	pop	{r3, pc}

08009304 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009304:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009306:	2204      	movs	r2, #4
 8009308:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800930c:	2300      	movs	r3, #0
 800930e:	461a      	mov	r2, r3
 8009310:	4619      	mov	r1, r3
 8009312:	f7ff f94f 	bl	80085b4 <USBD_LL_Transmit>

  return USBD_OK;
}
 8009316:	2000      	movs	r0, #0
 8009318:	bd08      	pop	{r3, pc}

0800931a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800931a:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800931c:	2205      	movs	r2, #5
 800931e:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009322:	2300      	movs	r3, #0
 8009324:	461a      	mov	r2, r3
 8009326:	4619      	mov	r1, r3
 8009328:	f7ff f94c 	bl	80085c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800932c:	2000      	movs	r0, #0
 800932e:	bd08      	pop	{r3, pc}

08009330 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8009330:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800936c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8009334:	f7fe fcec 	bl	8007d10 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8009338:	f7fe fc72 	bl	8007c20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800933c:	480c      	ldr	r0, [pc, #48]	@ (8009370 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800933e:	490d      	ldr	r1, [pc, #52]	@ (8009374 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8009340:	4a0d      	ldr	r2, [pc, #52]	@ (8009378 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8009342:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8009344:	e002      	b.n	800934c <LoopCopyDataInit>

08009346 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8009346:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009348:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800934a:	3304      	adds	r3, #4

0800934c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800934c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800934e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009350:	d3f9      	bcc.n	8009346 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8009352:	4a0a      	ldr	r2, [pc, #40]	@ (800937c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8009354:	4c0a      	ldr	r4, [pc, #40]	@ (8009380 <LoopFillZerobss+0x22>)
  movs r3, #0
 8009356:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009358:	e001      	b.n	800935e <LoopFillZerobss>

0800935a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800935a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800935c:	3204      	adds	r2, #4

0800935e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800935e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009360:	d3fb      	bcc.n	800935a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8009362:	f000 f987 	bl	8009674 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8009366:	f7f7 fbdf 	bl	8000b28 <main>
  bx  lr
 800936a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800936c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8009370:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009374:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 8009378:	0800a6dc 	.word	0x0800a6dc
  ldr r2, =_sbss
 800937c:	2000015c 	.word	0x2000015c
  ldr r4, =_ebss
 8009380:	200023b8 	.word	0x200023b8

08009384 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009384:	e7fe      	b.n	8009384 <ADC3_IRQHandler>
	...

08009388 <std>:
 8009388:	2300      	movs	r3, #0
 800938a:	b510      	push	{r4, lr}
 800938c:	4604      	mov	r4, r0
 800938e:	e9c0 3300 	strd	r3, r3, [r0]
 8009392:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009396:	6083      	str	r3, [r0, #8]
 8009398:	8181      	strh	r1, [r0, #12]
 800939a:	6643      	str	r3, [r0, #100]	@ 0x64
 800939c:	81c2      	strh	r2, [r0, #14]
 800939e:	6183      	str	r3, [r0, #24]
 80093a0:	4619      	mov	r1, r3
 80093a2:	2208      	movs	r2, #8
 80093a4:	305c      	adds	r0, #92	@ 0x5c
 80093a6:	f000 f911 	bl	80095cc <memset>
 80093aa:	4b0d      	ldr	r3, [pc, #52]	@ (80093e0 <std+0x58>)
 80093ac:	6263      	str	r3, [r4, #36]	@ 0x24
 80093ae:	4b0d      	ldr	r3, [pc, #52]	@ (80093e4 <std+0x5c>)
 80093b0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80093b2:	4b0d      	ldr	r3, [pc, #52]	@ (80093e8 <std+0x60>)
 80093b4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80093b6:	4b0d      	ldr	r3, [pc, #52]	@ (80093ec <std+0x64>)
 80093b8:	6323      	str	r3, [r4, #48]	@ 0x30
 80093ba:	4b0d      	ldr	r3, [pc, #52]	@ (80093f0 <std+0x68>)
 80093bc:	6224      	str	r4, [r4, #32]
 80093be:	429c      	cmp	r4, r3
 80093c0:	d006      	beq.n	80093d0 <std+0x48>
 80093c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80093c6:	4294      	cmp	r4, r2
 80093c8:	d002      	beq.n	80093d0 <std+0x48>
 80093ca:	33d0      	adds	r3, #208	@ 0xd0
 80093cc:	429c      	cmp	r4, r3
 80093ce:	d105      	bne.n	80093dc <std+0x54>
 80093d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80093d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093d8:	f000 b970 	b.w	80096bc <__retarget_lock_init_recursive>
 80093dc:	bd10      	pop	{r4, pc}
 80093de:	bf00      	nop
 80093e0:	08009545 	.word	0x08009545
 80093e4:	08009567 	.word	0x08009567
 80093e8:	0800959f 	.word	0x0800959f
 80093ec:	080095c5 	.word	0x080095c5
 80093f0:	2000226c 	.word	0x2000226c

080093f4 <stdio_exit_handler>:
 80093f4:	4a02      	ldr	r2, [pc, #8]	@ (8009400 <stdio_exit_handler+0xc>)
 80093f6:	4903      	ldr	r1, [pc, #12]	@ (8009404 <stdio_exit_handler+0x10>)
 80093f8:	4803      	ldr	r0, [pc, #12]	@ (8009408 <stdio_exit_handler+0x14>)
 80093fa:	f000 b86b 	b.w	80094d4 <_fwalk_sglue>
 80093fe:	bf00      	nop
 8009400:	20000100 	.word	0x20000100
 8009404:	08009f75 	.word	0x08009f75
 8009408:	20000110 	.word	0x20000110

0800940c <cleanup_stdio>:
 800940c:	6841      	ldr	r1, [r0, #4]
 800940e:	4b0c      	ldr	r3, [pc, #48]	@ (8009440 <cleanup_stdio+0x34>)
 8009410:	4299      	cmp	r1, r3
 8009412:	b510      	push	{r4, lr}
 8009414:	4604      	mov	r4, r0
 8009416:	d001      	beq.n	800941c <cleanup_stdio+0x10>
 8009418:	f000 fdac 	bl	8009f74 <_fflush_r>
 800941c:	68a1      	ldr	r1, [r4, #8]
 800941e:	4b09      	ldr	r3, [pc, #36]	@ (8009444 <cleanup_stdio+0x38>)
 8009420:	4299      	cmp	r1, r3
 8009422:	d002      	beq.n	800942a <cleanup_stdio+0x1e>
 8009424:	4620      	mov	r0, r4
 8009426:	f000 fda5 	bl	8009f74 <_fflush_r>
 800942a:	68e1      	ldr	r1, [r4, #12]
 800942c:	4b06      	ldr	r3, [pc, #24]	@ (8009448 <cleanup_stdio+0x3c>)
 800942e:	4299      	cmp	r1, r3
 8009430:	d004      	beq.n	800943c <cleanup_stdio+0x30>
 8009432:	4620      	mov	r0, r4
 8009434:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009438:	f000 bd9c 	b.w	8009f74 <_fflush_r>
 800943c:	bd10      	pop	{r4, pc}
 800943e:	bf00      	nop
 8009440:	2000226c 	.word	0x2000226c
 8009444:	200022d4 	.word	0x200022d4
 8009448:	2000233c 	.word	0x2000233c

0800944c <global_stdio_init.part.0>:
 800944c:	4b0c      	ldr	r3, [pc, #48]	@ (8009480 <global_stdio_init.part.0+0x34>)
 800944e:	4a0d      	ldr	r2, [pc, #52]	@ (8009484 <global_stdio_init.part.0+0x38>)
 8009450:	480d      	ldr	r0, [pc, #52]	@ (8009488 <global_stdio_init.part.0+0x3c>)
 8009452:	b510      	push	{r4, lr}
 8009454:	2104      	movs	r1, #4
 8009456:	601a      	str	r2, [r3, #0]
 8009458:	2200      	movs	r2, #0
 800945a:	f7ff ff95 	bl	8009388 <std>
 800945e:	4b0a      	ldr	r3, [pc, #40]	@ (8009488 <global_stdio_init.part.0+0x3c>)
 8009460:	2201      	movs	r2, #1
 8009462:	461c      	mov	r4, r3
 8009464:	2109      	movs	r1, #9
 8009466:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 800946a:	f7ff ff8d 	bl	8009388 <std>
 800946e:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009472:	2202      	movs	r2, #2
 8009474:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009478:	2112      	movs	r1, #18
 800947a:	f7ff bf85 	b.w	8009388 <std>
 800947e:	bf00      	nop
 8009480:	200023a4 	.word	0x200023a4
 8009484:	080093f5 	.word	0x080093f5
 8009488:	2000226c 	.word	0x2000226c

0800948c <__sfp_lock_acquire>:
 800948c:	4801      	ldr	r0, [pc, #4]	@ (8009494 <__sfp_lock_acquire+0x8>)
 800948e:	f000 b916 	b.w	80096be <__retarget_lock_acquire_recursive>
 8009492:	bf00      	nop
 8009494:	200023ad 	.word	0x200023ad

08009498 <__sfp_lock_release>:
 8009498:	4801      	ldr	r0, [pc, #4]	@ (80094a0 <__sfp_lock_release+0x8>)
 800949a:	f000 b911 	b.w	80096c0 <__retarget_lock_release_recursive>
 800949e:	bf00      	nop
 80094a0:	200023ad 	.word	0x200023ad

080094a4 <__sinit>:
 80094a4:	b510      	push	{r4, lr}
 80094a6:	4604      	mov	r4, r0
 80094a8:	f7ff fff0 	bl	800948c <__sfp_lock_acquire>
 80094ac:	6a23      	ldr	r3, [r4, #32]
 80094ae:	b11b      	cbz	r3, 80094b8 <__sinit+0x14>
 80094b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094b4:	f7ff bff0 	b.w	8009498 <__sfp_lock_release>
 80094b8:	4b04      	ldr	r3, [pc, #16]	@ (80094cc <__sinit+0x28>)
 80094ba:	6223      	str	r3, [r4, #32]
 80094bc:	4b04      	ldr	r3, [pc, #16]	@ (80094d0 <__sinit+0x2c>)
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d1f5      	bne.n	80094b0 <__sinit+0xc>
 80094c4:	f7ff ffc2 	bl	800944c <global_stdio_init.part.0>
 80094c8:	e7f2      	b.n	80094b0 <__sinit+0xc>
 80094ca:	bf00      	nop
 80094cc:	0800940d 	.word	0x0800940d
 80094d0:	200023a4 	.word	0x200023a4

080094d4 <_fwalk_sglue>:
 80094d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094d8:	4607      	mov	r7, r0
 80094da:	4688      	mov	r8, r1
 80094dc:	4614      	mov	r4, r2
 80094de:	2600      	movs	r6, #0
 80094e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80094e4:	f1b9 0901 	subs.w	r9, r9, #1
 80094e8:	d505      	bpl.n	80094f6 <_fwalk_sglue+0x22>
 80094ea:	6824      	ldr	r4, [r4, #0]
 80094ec:	2c00      	cmp	r4, #0
 80094ee:	d1f7      	bne.n	80094e0 <_fwalk_sglue+0xc>
 80094f0:	4630      	mov	r0, r6
 80094f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094f6:	89ab      	ldrh	r3, [r5, #12]
 80094f8:	2b01      	cmp	r3, #1
 80094fa:	d907      	bls.n	800950c <_fwalk_sglue+0x38>
 80094fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009500:	3301      	adds	r3, #1
 8009502:	d003      	beq.n	800950c <_fwalk_sglue+0x38>
 8009504:	4629      	mov	r1, r5
 8009506:	4638      	mov	r0, r7
 8009508:	47c0      	blx	r8
 800950a:	4306      	orrs	r6, r0
 800950c:	3568      	adds	r5, #104	@ 0x68
 800950e:	e7e9      	b.n	80094e4 <_fwalk_sglue+0x10>

08009510 <iprintf>:
 8009510:	b40f      	push	{r0, r1, r2, r3}
 8009512:	b507      	push	{r0, r1, r2, lr}
 8009514:	4906      	ldr	r1, [pc, #24]	@ (8009530 <iprintf+0x20>)
 8009516:	ab04      	add	r3, sp, #16
 8009518:	6808      	ldr	r0, [r1, #0]
 800951a:	f853 2b04 	ldr.w	r2, [r3], #4
 800951e:	6881      	ldr	r1, [r0, #8]
 8009520:	9301      	str	r3, [sp, #4]
 8009522:	f000 f9ff 	bl	8009924 <_vfiprintf_r>
 8009526:	b003      	add	sp, #12
 8009528:	f85d eb04 	ldr.w	lr, [sp], #4
 800952c:	b004      	add	sp, #16
 800952e:	4770      	bx	lr
 8009530:	2000010c 	.word	0x2000010c

08009534 <putchar>:
 8009534:	4b02      	ldr	r3, [pc, #8]	@ (8009540 <putchar+0xc>)
 8009536:	4601      	mov	r1, r0
 8009538:	6818      	ldr	r0, [r3, #0]
 800953a:	6882      	ldr	r2, [r0, #8]
 800953c:	f000 bd42 	b.w	8009fc4 <_putc_r>
 8009540:	2000010c 	.word	0x2000010c

08009544 <__sread>:
 8009544:	b510      	push	{r4, lr}
 8009546:	460c      	mov	r4, r1
 8009548:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800954c:	f000 f868 	bl	8009620 <_read_r>
 8009550:	2800      	cmp	r0, #0
 8009552:	bfab      	itete	ge
 8009554:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009556:	89a3      	ldrhlt	r3, [r4, #12]
 8009558:	181b      	addge	r3, r3, r0
 800955a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800955e:	bfac      	ite	ge
 8009560:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009562:	81a3      	strhlt	r3, [r4, #12]
 8009564:	bd10      	pop	{r4, pc}

08009566 <__swrite>:
 8009566:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800956a:	461f      	mov	r7, r3
 800956c:	898b      	ldrh	r3, [r1, #12]
 800956e:	05db      	lsls	r3, r3, #23
 8009570:	4605      	mov	r5, r0
 8009572:	460c      	mov	r4, r1
 8009574:	4616      	mov	r6, r2
 8009576:	d505      	bpl.n	8009584 <__swrite+0x1e>
 8009578:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800957c:	2302      	movs	r3, #2
 800957e:	2200      	movs	r2, #0
 8009580:	f000 f83c 	bl	80095fc <_lseek_r>
 8009584:	89a3      	ldrh	r3, [r4, #12]
 8009586:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800958a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800958e:	81a3      	strh	r3, [r4, #12]
 8009590:	4632      	mov	r2, r6
 8009592:	463b      	mov	r3, r7
 8009594:	4628      	mov	r0, r5
 8009596:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800959a:	f000 b853 	b.w	8009644 <_write_r>

0800959e <__sseek>:
 800959e:	b510      	push	{r4, lr}
 80095a0:	460c      	mov	r4, r1
 80095a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095a6:	f000 f829 	bl	80095fc <_lseek_r>
 80095aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095ae:	1c42      	adds	r2, r0, #1
 80095b0:	bf0b      	itete	eq
 80095b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80095b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80095ba:	81a3      	strheq	r3, [r4, #12]
 80095bc:	81a3      	strhne	r3, [r4, #12]
 80095be:	bf18      	it	ne
 80095c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80095c2:	bd10      	pop	{r4, pc}

080095c4 <__sclose>:
 80095c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095c8:	f000 b808 	b.w	80095dc <_close_r>

080095cc <memset>:
 80095cc:	4402      	add	r2, r0
 80095ce:	4603      	mov	r3, r0
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d100      	bne.n	80095d6 <memset+0xa>
 80095d4:	4770      	bx	lr
 80095d6:	f803 1b01 	strb.w	r1, [r3], #1
 80095da:	e7f9      	b.n	80095d0 <memset+0x4>

080095dc <_close_r>:
 80095dc:	b538      	push	{r3, r4, r5, lr}
 80095de:	4d06      	ldr	r5, [pc, #24]	@ (80095f8 <_close_r+0x1c>)
 80095e0:	2300      	movs	r3, #0
 80095e2:	4604      	mov	r4, r0
 80095e4:	4608      	mov	r0, r1
 80095e6:	602b      	str	r3, [r5, #0]
 80095e8:	f7fe faea 	bl	8007bc0 <_close>
 80095ec:	1c43      	adds	r3, r0, #1
 80095ee:	d102      	bne.n	80095f6 <_close_r+0x1a>
 80095f0:	682b      	ldr	r3, [r5, #0]
 80095f2:	b103      	cbz	r3, 80095f6 <_close_r+0x1a>
 80095f4:	6023      	str	r3, [r4, #0]
 80095f6:	bd38      	pop	{r3, r4, r5, pc}
 80095f8:	200023a8 	.word	0x200023a8

080095fc <_lseek_r>:
 80095fc:	b538      	push	{r3, r4, r5, lr}
 80095fe:	4d07      	ldr	r5, [pc, #28]	@ (800961c <_lseek_r+0x20>)
 8009600:	4604      	mov	r4, r0
 8009602:	4608      	mov	r0, r1
 8009604:	4611      	mov	r1, r2
 8009606:	2200      	movs	r2, #0
 8009608:	602a      	str	r2, [r5, #0]
 800960a:	461a      	mov	r2, r3
 800960c:	f7fe fae2 	bl	8007bd4 <_lseek>
 8009610:	1c43      	adds	r3, r0, #1
 8009612:	d102      	bne.n	800961a <_lseek_r+0x1e>
 8009614:	682b      	ldr	r3, [r5, #0]
 8009616:	b103      	cbz	r3, 800961a <_lseek_r+0x1e>
 8009618:	6023      	str	r3, [r4, #0]
 800961a:	bd38      	pop	{r3, r4, r5, pc}
 800961c:	200023a8 	.word	0x200023a8

08009620 <_read_r>:
 8009620:	b538      	push	{r3, r4, r5, lr}
 8009622:	4d07      	ldr	r5, [pc, #28]	@ (8009640 <_read_r+0x20>)
 8009624:	4604      	mov	r4, r0
 8009626:	4608      	mov	r0, r1
 8009628:	4611      	mov	r1, r2
 800962a:	2200      	movs	r2, #0
 800962c:	602a      	str	r2, [r5, #0]
 800962e:	461a      	mov	r2, r3
 8009630:	f7fe faa8 	bl	8007b84 <_read>
 8009634:	1c43      	adds	r3, r0, #1
 8009636:	d102      	bne.n	800963e <_read_r+0x1e>
 8009638:	682b      	ldr	r3, [r5, #0]
 800963a:	b103      	cbz	r3, 800963e <_read_r+0x1e>
 800963c:	6023      	str	r3, [r4, #0]
 800963e:	bd38      	pop	{r3, r4, r5, pc}
 8009640:	200023a8 	.word	0x200023a8

08009644 <_write_r>:
 8009644:	b538      	push	{r3, r4, r5, lr}
 8009646:	4d07      	ldr	r5, [pc, #28]	@ (8009664 <_write_r+0x20>)
 8009648:	4604      	mov	r4, r0
 800964a:	4608      	mov	r0, r1
 800964c:	4611      	mov	r1, r2
 800964e:	2200      	movs	r2, #0
 8009650:	602a      	str	r2, [r5, #0]
 8009652:	461a      	mov	r2, r3
 8009654:	f7fe faa6 	bl	8007ba4 <_write>
 8009658:	1c43      	adds	r3, r0, #1
 800965a:	d102      	bne.n	8009662 <_write_r+0x1e>
 800965c:	682b      	ldr	r3, [r5, #0]
 800965e:	b103      	cbz	r3, 8009662 <_write_r+0x1e>
 8009660:	6023      	str	r3, [r4, #0]
 8009662:	bd38      	pop	{r3, r4, r5, pc}
 8009664:	200023a8 	.word	0x200023a8

08009668 <__errno>:
 8009668:	4b01      	ldr	r3, [pc, #4]	@ (8009670 <__errno+0x8>)
 800966a:	6818      	ldr	r0, [r3, #0]
 800966c:	4770      	bx	lr
 800966e:	bf00      	nop
 8009670:	2000010c 	.word	0x2000010c

08009674 <__libc_init_array>:
 8009674:	b570      	push	{r4, r5, r6, lr}
 8009676:	4b0d      	ldr	r3, [pc, #52]	@ (80096ac <__libc_init_array+0x38>)
 8009678:	4d0d      	ldr	r5, [pc, #52]	@ (80096b0 <__libc_init_array+0x3c>)
 800967a:	1b5b      	subs	r3, r3, r5
 800967c:	109c      	asrs	r4, r3, #2
 800967e:	2600      	movs	r6, #0
 8009680:	42a6      	cmp	r6, r4
 8009682:	d109      	bne.n	8009698 <__libc_init_array+0x24>
 8009684:	f000 ff70 	bl	800a568 <_init>
 8009688:	4d0a      	ldr	r5, [pc, #40]	@ (80096b4 <__libc_init_array+0x40>)
 800968a:	4b0b      	ldr	r3, [pc, #44]	@ (80096b8 <__libc_init_array+0x44>)
 800968c:	1b5b      	subs	r3, r3, r5
 800968e:	109c      	asrs	r4, r3, #2
 8009690:	2600      	movs	r6, #0
 8009692:	42a6      	cmp	r6, r4
 8009694:	d105      	bne.n	80096a2 <__libc_init_array+0x2e>
 8009696:	bd70      	pop	{r4, r5, r6, pc}
 8009698:	f855 3b04 	ldr.w	r3, [r5], #4
 800969c:	4798      	blx	r3
 800969e:	3601      	adds	r6, #1
 80096a0:	e7ee      	b.n	8009680 <__libc_init_array+0xc>
 80096a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80096a6:	4798      	blx	r3
 80096a8:	3601      	adds	r6, #1
 80096aa:	e7f2      	b.n	8009692 <__libc_init_array+0x1e>
 80096ac:	0800a6d4 	.word	0x0800a6d4
 80096b0:	0800a6d4 	.word	0x0800a6d4
 80096b4:	0800a6d4 	.word	0x0800a6d4
 80096b8:	0800a6d8 	.word	0x0800a6d8

080096bc <__retarget_lock_init_recursive>:
 80096bc:	4770      	bx	lr

080096be <__retarget_lock_acquire_recursive>:
 80096be:	4770      	bx	lr

080096c0 <__retarget_lock_release_recursive>:
 80096c0:	4770      	bx	lr

080096c2 <memcpy>:
 80096c2:	440a      	add	r2, r1
 80096c4:	4291      	cmp	r1, r2
 80096c6:	f100 33ff 	add.w	r3, r0, #4294967295
 80096ca:	d100      	bne.n	80096ce <memcpy+0xc>
 80096cc:	4770      	bx	lr
 80096ce:	b510      	push	{r4, lr}
 80096d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096d8:	4291      	cmp	r1, r2
 80096da:	d1f9      	bne.n	80096d0 <memcpy+0xe>
 80096dc:	bd10      	pop	{r4, pc}
	...

080096e0 <_free_r>:
 80096e0:	b538      	push	{r3, r4, r5, lr}
 80096e2:	4605      	mov	r5, r0
 80096e4:	2900      	cmp	r1, #0
 80096e6:	d041      	beq.n	800976c <_free_r+0x8c>
 80096e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096ec:	1f0c      	subs	r4, r1, #4
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	bfb8      	it	lt
 80096f2:	18e4      	addlt	r4, r4, r3
 80096f4:	f000 f8e0 	bl	80098b8 <__malloc_lock>
 80096f8:	4a1d      	ldr	r2, [pc, #116]	@ (8009770 <_free_r+0x90>)
 80096fa:	6813      	ldr	r3, [r2, #0]
 80096fc:	b933      	cbnz	r3, 800970c <_free_r+0x2c>
 80096fe:	6063      	str	r3, [r4, #4]
 8009700:	6014      	str	r4, [r2, #0]
 8009702:	4628      	mov	r0, r5
 8009704:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009708:	f000 b8dc 	b.w	80098c4 <__malloc_unlock>
 800970c:	42a3      	cmp	r3, r4
 800970e:	d908      	bls.n	8009722 <_free_r+0x42>
 8009710:	6820      	ldr	r0, [r4, #0]
 8009712:	1821      	adds	r1, r4, r0
 8009714:	428b      	cmp	r3, r1
 8009716:	bf01      	itttt	eq
 8009718:	6819      	ldreq	r1, [r3, #0]
 800971a:	685b      	ldreq	r3, [r3, #4]
 800971c:	1809      	addeq	r1, r1, r0
 800971e:	6021      	streq	r1, [r4, #0]
 8009720:	e7ed      	b.n	80096fe <_free_r+0x1e>
 8009722:	461a      	mov	r2, r3
 8009724:	685b      	ldr	r3, [r3, #4]
 8009726:	b10b      	cbz	r3, 800972c <_free_r+0x4c>
 8009728:	42a3      	cmp	r3, r4
 800972a:	d9fa      	bls.n	8009722 <_free_r+0x42>
 800972c:	6811      	ldr	r1, [r2, #0]
 800972e:	1850      	adds	r0, r2, r1
 8009730:	42a0      	cmp	r0, r4
 8009732:	d10b      	bne.n	800974c <_free_r+0x6c>
 8009734:	6820      	ldr	r0, [r4, #0]
 8009736:	4401      	add	r1, r0
 8009738:	1850      	adds	r0, r2, r1
 800973a:	4283      	cmp	r3, r0
 800973c:	6011      	str	r1, [r2, #0]
 800973e:	d1e0      	bne.n	8009702 <_free_r+0x22>
 8009740:	6818      	ldr	r0, [r3, #0]
 8009742:	685b      	ldr	r3, [r3, #4]
 8009744:	6053      	str	r3, [r2, #4]
 8009746:	4408      	add	r0, r1
 8009748:	6010      	str	r0, [r2, #0]
 800974a:	e7da      	b.n	8009702 <_free_r+0x22>
 800974c:	d902      	bls.n	8009754 <_free_r+0x74>
 800974e:	230c      	movs	r3, #12
 8009750:	602b      	str	r3, [r5, #0]
 8009752:	e7d6      	b.n	8009702 <_free_r+0x22>
 8009754:	6820      	ldr	r0, [r4, #0]
 8009756:	1821      	adds	r1, r4, r0
 8009758:	428b      	cmp	r3, r1
 800975a:	bf04      	itt	eq
 800975c:	6819      	ldreq	r1, [r3, #0]
 800975e:	685b      	ldreq	r3, [r3, #4]
 8009760:	6063      	str	r3, [r4, #4]
 8009762:	bf04      	itt	eq
 8009764:	1809      	addeq	r1, r1, r0
 8009766:	6021      	streq	r1, [r4, #0]
 8009768:	6054      	str	r4, [r2, #4]
 800976a:	e7ca      	b.n	8009702 <_free_r+0x22>
 800976c:	bd38      	pop	{r3, r4, r5, pc}
 800976e:	bf00      	nop
 8009770:	200023b4 	.word	0x200023b4

08009774 <sbrk_aligned>:
 8009774:	b570      	push	{r4, r5, r6, lr}
 8009776:	4e0f      	ldr	r6, [pc, #60]	@ (80097b4 <sbrk_aligned+0x40>)
 8009778:	460c      	mov	r4, r1
 800977a:	6831      	ldr	r1, [r6, #0]
 800977c:	4605      	mov	r5, r0
 800977e:	b911      	cbnz	r1, 8009786 <sbrk_aligned+0x12>
 8009780:	f000 fce6 	bl	800a150 <_sbrk_r>
 8009784:	6030      	str	r0, [r6, #0]
 8009786:	4621      	mov	r1, r4
 8009788:	4628      	mov	r0, r5
 800978a:	f000 fce1 	bl	800a150 <_sbrk_r>
 800978e:	1c43      	adds	r3, r0, #1
 8009790:	d103      	bne.n	800979a <sbrk_aligned+0x26>
 8009792:	f04f 34ff 	mov.w	r4, #4294967295
 8009796:	4620      	mov	r0, r4
 8009798:	bd70      	pop	{r4, r5, r6, pc}
 800979a:	1cc4      	adds	r4, r0, #3
 800979c:	f024 0403 	bic.w	r4, r4, #3
 80097a0:	42a0      	cmp	r0, r4
 80097a2:	d0f8      	beq.n	8009796 <sbrk_aligned+0x22>
 80097a4:	1a21      	subs	r1, r4, r0
 80097a6:	4628      	mov	r0, r5
 80097a8:	f000 fcd2 	bl	800a150 <_sbrk_r>
 80097ac:	3001      	adds	r0, #1
 80097ae:	d1f2      	bne.n	8009796 <sbrk_aligned+0x22>
 80097b0:	e7ef      	b.n	8009792 <sbrk_aligned+0x1e>
 80097b2:	bf00      	nop
 80097b4:	200023b0 	.word	0x200023b0

080097b8 <_malloc_r>:
 80097b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097bc:	1ccd      	adds	r5, r1, #3
 80097be:	f025 0503 	bic.w	r5, r5, #3
 80097c2:	3508      	adds	r5, #8
 80097c4:	2d0c      	cmp	r5, #12
 80097c6:	bf38      	it	cc
 80097c8:	250c      	movcc	r5, #12
 80097ca:	2d00      	cmp	r5, #0
 80097cc:	4606      	mov	r6, r0
 80097ce:	db01      	blt.n	80097d4 <_malloc_r+0x1c>
 80097d0:	42a9      	cmp	r1, r5
 80097d2:	d904      	bls.n	80097de <_malloc_r+0x26>
 80097d4:	230c      	movs	r3, #12
 80097d6:	6033      	str	r3, [r6, #0]
 80097d8:	2000      	movs	r0, #0
 80097da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80098b4 <_malloc_r+0xfc>
 80097e2:	f000 f869 	bl	80098b8 <__malloc_lock>
 80097e6:	f8d8 3000 	ldr.w	r3, [r8]
 80097ea:	461c      	mov	r4, r3
 80097ec:	bb44      	cbnz	r4, 8009840 <_malloc_r+0x88>
 80097ee:	4629      	mov	r1, r5
 80097f0:	4630      	mov	r0, r6
 80097f2:	f7ff ffbf 	bl	8009774 <sbrk_aligned>
 80097f6:	1c43      	adds	r3, r0, #1
 80097f8:	4604      	mov	r4, r0
 80097fa:	d158      	bne.n	80098ae <_malloc_r+0xf6>
 80097fc:	f8d8 4000 	ldr.w	r4, [r8]
 8009800:	4627      	mov	r7, r4
 8009802:	2f00      	cmp	r7, #0
 8009804:	d143      	bne.n	800988e <_malloc_r+0xd6>
 8009806:	2c00      	cmp	r4, #0
 8009808:	d04b      	beq.n	80098a2 <_malloc_r+0xea>
 800980a:	6823      	ldr	r3, [r4, #0]
 800980c:	4639      	mov	r1, r7
 800980e:	4630      	mov	r0, r6
 8009810:	eb04 0903 	add.w	r9, r4, r3
 8009814:	f000 fc9c 	bl	800a150 <_sbrk_r>
 8009818:	4581      	cmp	r9, r0
 800981a:	d142      	bne.n	80098a2 <_malloc_r+0xea>
 800981c:	6821      	ldr	r1, [r4, #0]
 800981e:	1a6d      	subs	r5, r5, r1
 8009820:	4629      	mov	r1, r5
 8009822:	4630      	mov	r0, r6
 8009824:	f7ff ffa6 	bl	8009774 <sbrk_aligned>
 8009828:	3001      	adds	r0, #1
 800982a:	d03a      	beq.n	80098a2 <_malloc_r+0xea>
 800982c:	6823      	ldr	r3, [r4, #0]
 800982e:	442b      	add	r3, r5
 8009830:	6023      	str	r3, [r4, #0]
 8009832:	f8d8 3000 	ldr.w	r3, [r8]
 8009836:	685a      	ldr	r2, [r3, #4]
 8009838:	bb62      	cbnz	r2, 8009894 <_malloc_r+0xdc>
 800983a:	f8c8 7000 	str.w	r7, [r8]
 800983e:	e00f      	b.n	8009860 <_malloc_r+0xa8>
 8009840:	6822      	ldr	r2, [r4, #0]
 8009842:	1b52      	subs	r2, r2, r5
 8009844:	d420      	bmi.n	8009888 <_malloc_r+0xd0>
 8009846:	2a0b      	cmp	r2, #11
 8009848:	d917      	bls.n	800987a <_malloc_r+0xc2>
 800984a:	1961      	adds	r1, r4, r5
 800984c:	42a3      	cmp	r3, r4
 800984e:	6025      	str	r5, [r4, #0]
 8009850:	bf18      	it	ne
 8009852:	6059      	strne	r1, [r3, #4]
 8009854:	6863      	ldr	r3, [r4, #4]
 8009856:	bf08      	it	eq
 8009858:	f8c8 1000 	streq.w	r1, [r8]
 800985c:	5162      	str	r2, [r4, r5]
 800985e:	604b      	str	r3, [r1, #4]
 8009860:	4630      	mov	r0, r6
 8009862:	f000 f82f 	bl	80098c4 <__malloc_unlock>
 8009866:	f104 000b 	add.w	r0, r4, #11
 800986a:	1d23      	adds	r3, r4, #4
 800986c:	f020 0007 	bic.w	r0, r0, #7
 8009870:	1ac2      	subs	r2, r0, r3
 8009872:	bf1c      	itt	ne
 8009874:	1a1b      	subne	r3, r3, r0
 8009876:	50a3      	strne	r3, [r4, r2]
 8009878:	e7af      	b.n	80097da <_malloc_r+0x22>
 800987a:	6862      	ldr	r2, [r4, #4]
 800987c:	42a3      	cmp	r3, r4
 800987e:	bf0c      	ite	eq
 8009880:	f8c8 2000 	streq.w	r2, [r8]
 8009884:	605a      	strne	r2, [r3, #4]
 8009886:	e7eb      	b.n	8009860 <_malloc_r+0xa8>
 8009888:	4623      	mov	r3, r4
 800988a:	6864      	ldr	r4, [r4, #4]
 800988c:	e7ae      	b.n	80097ec <_malloc_r+0x34>
 800988e:	463c      	mov	r4, r7
 8009890:	687f      	ldr	r7, [r7, #4]
 8009892:	e7b6      	b.n	8009802 <_malloc_r+0x4a>
 8009894:	461a      	mov	r2, r3
 8009896:	685b      	ldr	r3, [r3, #4]
 8009898:	42a3      	cmp	r3, r4
 800989a:	d1fb      	bne.n	8009894 <_malloc_r+0xdc>
 800989c:	2300      	movs	r3, #0
 800989e:	6053      	str	r3, [r2, #4]
 80098a0:	e7de      	b.n	8009860 <_malloc_r+0xa8>
 80098a2:	230c      	movs	r3, #12
 80098a4:	6033      	str	r3, [r6, #0]
 80098a6:	4630      	mov	r0, r6
 80098a8:	f000 f80c 	bl	80098c4 <__malloc_unlock>
 80098ac:	e794      	b.n	80097d8 <_malloc_r+0x20>
 80098ae:	6005      	str	r5, [r0, #0]
 80098b0:	e7d6      	b.n	8009860 <_malloc_r+0xa8>
 80098b2:	bf00      	nop
 80098b4:	200023b4 	.word	0x200023b4

080098b8 <__malloc_lock>:
 80098b8:	4801      	ldr	r0, [pc, #4]	@ (80098c0 <__malloc_lock+0x8>)
 80098ba:	f7ff bf00 	b.w	80096be <__retarget_lock_acquire_recursive>
 80098be:	bf00      	nop
 80098c0:	200023ac 	.word	0x200023ac

080098c4 <__malloc_unlock>:
 80098c4:	4801      	ldr	r0, [pc, #4]	@ (80098cc <__malloc_unlock+0x8>)
 80098c6:	f7ff befb 	b.w	80096c0 <__retarget_lock_release_recursive>
 80098ca:	bf00      	nop
 80098cc:	200023ac 	.word	0x200023ac

080098d0 <__sfputc_r>:
 80098d0:	6893      	ldr	r3, [r2, #8]
 80098d2:	3b01      	subs	r3, #1
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	b410      	push	{r4}
 80098d8:	6093      	str	r3, [r2, #8]
 80098da:	da08      	bge.n	80098ee <__sfputc_r+0x1e>
 80098dc:	6994      	ldr	r4, [r2, #24]
 80098de:	42a3      	cmp	r3, r4
 80098e0:	db01      	blt.n	80098e6 <__sfputc_r+0x16>
 80098e2:	290a      	cmp	r1, #10
 80098e4:	d103      	bne.n	80098ee <__sfputc_r+0x1e>
 80098e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80098ea:	f000 bb9f 	b.w	800a02c <__swbuf_r>
 80098ee:	6813      	ldr	r3, [r2, #0]
 80098f0:	1c58      	adds	r0, r3, #1
 80098f2:	6010      	str	r0, [r2, #0]
 80098f4:	7019      	strb	r1, [r3, #0]
 80098f6:	4608      	mov	r0, r1
 80098f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80098fc:	4770      	bx	lr

080098fe <__sfputs_r>:
 80098fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009900:	4606      	mov	r6, r0
 8009902:	460f      	mov	r7, r1
 8009904:	4614      	mov	r4, r2
 8009906:	18d5      	adds	r5, r2, r3
 8009908:	42ac      	cmp	r4, r5
 800990a:	d101      	bne.n	8009910 <__sfputs_r+0x12>
 800990c:	2000      	movs	r0, #0
 800990e:	e007      	b.n	8009920 <__sfputs_r+0x22>
 8009910:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009914:	463a      	mov	r2, r7
 8009916:	4630      	mov	r0, r6
 8009918:	f7ff ffda 	bl	80098d0 <__sfputc_r>
 800991c:	1c43      	adds	r3, r0, #1
 800991e:	d1f3      	bne.n	8009908 <__sfputs_r+0xa>
 8009920:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009924 <_vfiprintf_r>:
 8009924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009928:	460d      	mov	r5, r1
 800992a:	b09d      	sub	sp, #116	@ 0x74
 800992c:	4614      	mov	r4, r2
 800992e:	4698      	mov	r8, r3
 8009930:	4606      	mov	r6, r0
 8009932:	b118      	cbz	r0, 800993c <_vfiprintf_r+0x18>
 8009934:	6a03      	ldr	r3, [r0, #32]
 8009936:	b90b      	cbnz	r3, 800993c <_vfiprintf_r+0x18>
 8009938:	f7ff fdb4 	bl	80094a4 <__sinit>
 800993c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800993e:	07d9      	lsls	r1, r3, #31
 8009940:	d405      	bmi.n	800994e <_vfiprintf_r+0x2a>
 8009942:	89ab      	ldrh	r3, [r5, #12]
 8009944:	059a      	lsls	r2, r3, #22
 8009946:	d402      	bmi.n	800994e <_vfiprintf_r+0x2a>
 8009948:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800994a:	f7ff feb8 	bl	80096be <__retarget_lock_acquire_recursive>
 800994e:	89ab      	ldrh	r3, [r5, #12]
 8009950:	071b      	lsls	r3, r3, #28
 8009952:	d501      	bpl.n	8009958 <_vfiprintf_r+0x34>
 8009954:	692b      	ldr	r3, [r5, #16]
 8009956:	b99b      	cbnz	r3, 8009980 <_vfiprintf_r+0x5c>
 8009958:	4629      	mov	r1, r5
 800995a:	4630      	mov	r0, r6
 800995c:	f000 fba4 	bl	800a0a8 <__swsetup_r>
 8009960:	b170      	cbz	r0, 8009980 <_vfiprintf_r+0x5c>
 8009962:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009964:	07dc      	lsls	r4, r3, #31
 8009966:	d504      	bpl.n	8009972 <_vfiprintf_r+0x4e>
 8009968:	f04f 30ff 	mov.w	r0, #4294967295
 800996c:	b01d      	add	sp, #116	@ 0x74
 800996e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009972:	89ab      	ldrh	r3, [r5, #12]
 8009974:	0598      	lsls	r0, r3, #22
 8009976:	d4f7      	bmi.n	8009968 <_vfiprintf_r+0x44>
 8009978:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800997a:	f7ff fea1 	bl	80096c0 <__retarget_lock_release_recursive>
 800997e:	e7f3      	b.n	8009968 <_vfiprintf_r+0x44>
 8009980:	2300      	movs	r3, #0
 8009982:	9309      	str	r3, [sp, #36]	@ 0x24
 8009984:	2320      	movs	r3, #32
 8009986:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800998a:	f8cd 800c 	str.w	r8, [sp, #12]
 800998e:	2330      	movs	r3, #48	@ 0x30
 8009990:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009b40 <_vfiprintf_r+0x21c>
 8009994:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009998:	f04f 0901 	mov.w	r9, #1
 800999c:	4623      	mov	r3, r4
 800999e:	469a      	mov	sl, r3
 80099a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099a4:	b10a      	cbz	r2, 80099aa <_vfiprintf_r+0x86>
 80099a6:	2a25      	cmp	r2, #37	@ 0x25
 80099a8:	d1f9      	bne.n	800999e <_vfiprintf_r+0x7a>
 80099aa:	ebba 0b04 	subs.w	fp, sl, r4
 80099ae:	d00b      	beq.n	80099c8 <_vfiprintf_r+0xa4>
 80099b0:	465b      	mov	r3, fp
 80099b2:	4622      	mov	r2, r4
 80099b4:	4629      	mov	r1, r5
 80099b6:	4630      	mov	r0, r6
 80099b8:	f7ff ffa1 	bl	80098fe <__sfputs_r>
 80099bc:	3001      	adds	r0, #1
 80099be:	f000 80a7 	beq.w	8009b10 <_vfiprintf_r+0x1ec>
 80099c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099c4:	445a      	add	r2, fp
 80099c6:	9209      	str	r2, [sp, #36]	@ 0x24
 80099c8:	f89a 3000 	ldrb.w	r3, [sl]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	f000 809f 	beq.w	8009b10 <_vfiprintf_r+0x1ec>
 80099d2:	2300      	movs	r3, #0
 80099d4:	f04f 32ff 	mov.w	r2, #4294967295
 80099d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099dc:	f10a 0a01 	add.w	sl, sl, #1
 80099e0:	9304      	str	r3, [sp, #16]
 80099e2:	9307      	str	r3, [sp, #28]
 80099e4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80099e8:	931a      	str	r3, [sp, #104]	@ 0x68
 80099ea:	4654      	mov	r4, sl
 80099ec:	2205      	movs	r2, #5
 80099ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099f2:	4853      	ldr	r0, [pc, #332]	@ (8009b40 <_vfiprintf_r+0x21c>)
 80099f4:	f7f6 fc54 	bl	80002a0 <memchr>
 80099f8:	9a04      	ldr	r2, [sp, #16]
 80099fa:	b9d8      	cbnz	r0, 8009a34 <_vfiprintf_r+0x110>
 80099fc:	06d1      	lsls	r1, r2, #27
 80099fe:	bf44      	itt	mi
 8009a00:	2320      	movmi	r3, #32
 8009a02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a06:	0713      	lsls	r3, r2, #28
 8009a08:	bf44      	itt	mi
 8009a0a:	232b      	movmi	r3, #43	@ 0x2b
 8009a0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a10:	f89a 3000 	ldrb.w	r3, [sl]
 8009a14:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a16:	d015      	beq.n	8009a44 <_vfiprintf_r+0x120>
 8009a18:	9a07      	ldr	r2, [sp, #28]
 8009a1a:	4654      	mov	r4, sl
 8009a1c:	2000      	movs	r0, #0
 8009a1e:	f04f 0c0a 	mov.w	ip, #10
 8009a22:	4621      	mov	r1, r4
 8009a24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a28:	3b30      	subs	r3, #48	@ 0x30
 8009a2a:	2b09      	cmp	r3, #9
 8009a2c:	d94b      	bls.n	8009ac6 <_vfiprintf_r+0x1a2>
 8009a2e:	b1b0      	cbz	r0, 8009a5e <_vfiprintf_r+0x13a>
 8009a30:	9207      	str	r2, [sp, #28]
 8009a32:	e014      	b.n	8009a5e <_vfiprintf_r+0x13a>
 8009a34:	eba0 0308 	sub.w	r3, r0, r8
 8009a38:	fa09 f303 	lsl.w	r3, r9, r3
 8009a3c:	4313      	orrs	r3, r2
 8009a3e:	9304      	str	r3, [sp, #16]
 8009a40:	46a2      	mov	sl, r4
 8009a42:	e7d2      	b.n	80099ea <_vfiprintf_r+0xc6>
 8009a44:	9b03      	ldr	r3, [sp, #12]
 8009a46:	1d19      	adds	r1, r3, #4
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	9103      	str	r1, [sp, #12]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	bfbb      	ittet	lt
 8009a50:	425b      	neglt	r3, r3
 8009a52:	f042 0202 	orrlt.w	r2, r2, #2
 8009a56:	9307      	strge	r3, [sp, #28]
 8009a58:	9307      	strlt	r3, [sp, #28]
 8009a5a:	bfb8      	it	lt
 8009a5c:	9204      	strlt	r2, [sp, #16]
 8009a5e:	7823      	ldrb	r3, [r4, #0]
 8009a60:	2b2e      	cmp	r3, #46	@ 0x2e
 8009a62:	d10a      	bne.n	8009a7a <_vfiprintf_r+0x156>
 8009a64:	7863      	ldrb	r3, [r4, #1]
 8009a66:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a68:	d132      	bne.n	8009ad0 <_vfiprintf_r+0x1ac>
 8009a6a:	9b03      	ldr	r3, [sp, #12]
 8009a6c:	1d1a      	adds	r2, r3, #4
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	9203      	str	r2, [sp, #12]
 8009a72:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009a76:	3402      	adds	r4, #2
 8009a78:	9305      	str	r3, [sp, #20]
 8009a7a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009b50 <_vfiprintf_r+0x22c>
 8009a7e:	7821      	ldrb	r1, [r4, #0]
 8009a80:	2203      	movs	r2, #3
 8009a82:	4650      	mov	r0, sl
 8009a84:	f7f6 fc0c 	bl	80002a0 <memchr>
 8009a88:	b138      	cbz	r0, 8009a9a <_vfiprintf_r+0x176>
 8009a8a:	9b04      	ldr	r3, [sp, #16]
 8009a8c:	eba0 000a 	sub.w	r0, r0, sl
 8009a90:	2240      	movs	r2, #64	@ 0x40
 8009a92:	4082      	lsls	r2, r0
 8009a94:	4313      	orrs	r3, r2
 8009a96:	3401      	adds	r4, #1
 8009a98:	9304      	str	r3, [sp, #16]
 8009a9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a9e:	4829      	ldr	r0, [pc, #164]	@ (8009b44 <_vfiprintf_r+0x220>)
 8009aa0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009aa4:	2206      	movs	r2, #6
 8009aa6:	f7f6 fbfb 	bl	80002a0 <memchr>
 8009aaa:	2800      	cmp	r0, #0
 8009aac:	d03f      	beq.n	8009b2e <_vfiprintf_r+0x20a>
 8009aae:	4b26      	ldr	r3, [pc, #152]	@ (8009b48 <_vfiprintf_r+0x224>)
 8009ab0:	bb1b      	cbnz	r3, 8009afa <_vfiprintf_r+0x1d6>
 8009ab2:	9b03      	ldr	r3, [sp, #12]
 8009ab4:	3307      	adds	r3, #7
 8009ab6:	f023 0307 	bic.w	r3, r3, #7
 8009aba:	3308      	adds	r3, #8
 8009abc:	9303      	str	r3, [sp, #12]
 8009abe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ac0:	443b      	add	r3, r7
 8009ac2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ac4:	e76a      	b.n	800999c <_vfiprintf_r+0x78>
 8009ac6:	fb0c 3202 	mla	r2, ip, r2, r3
 8009aca:	460c      	mov	r4, r1
 8009acc:	2001      	movs	r0, #1
 8009ace:	e7a8      	b.n	8009a22 <_vfiprintf_r+0xfe>
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	3401      	adds	r4, #1
 8009ad4:	9305      	str	r3, [sp, #20]
 8009ad6:	4619      	mov	r1, r3
 8009ad8:	f04f 0c0a 	mov.w	ip, #10
 8009adc:	4620      	mov	r0, r4
 8009ade:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ae2:	3a30      	subs	r2, #48	@ 0x30
 8009ae4:	2a09      	cmp	r2, #9
 8009ae6:	d903      	bls.n	8009af0 <_vfiprintf_r+0x1cc>
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d0c6      	beq.n	8009a7a <_vfiprintf_r+0x156>
 8009aec:	9105      	str	r1, [sp, #20]
 8009aee:	e7c4      	b.n	8009a7a <_vfiprintf_r+0x156>
 8009af0:	fb0c 2101 	mla	r1, ip, r1, r2
 8009af4:	4604      	mov	r4, r0
 8009af6:	2301      	movs	r3, #1
 8009af8:	e7f0      	b.n	8009adc <_vfiprintf_r+0x1b8>
 8009afa:	ab03      	add	r3, sp, #12
 8009afc:	9300      	str	r3, [sp, #0]
 8009afe:	462a      	mov	r2, r5
 8009b00:	4b12      	ldr	r3, [pc, #72]	@ (8009b4c <_vfiprintf_r+0x228>)
 8009b02:	a904      	add	r1, sp, #16
 8009b04:	4630      	mov	r0, r6
 8009b06:	f3af 8000 	nop.w
 8009b0a:	4607      	mov	r7, r0
 8009b0c:	1c78      	adds	r0, r7, #1
 8009b0e:	d1d6      	bne.n	8009abe <_vfiprintf_r+0x19a>
 8009b10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b12:	07d9      	lsls	r1, r3, #31
 8009b14:	d405      	bmi.n	8009b22 <_vfiprintf_r+0x1fe>
 8009b16:	89ab      	ldrh	r3, [r5, #12]
 8009b18:	059a      	lsls	r2, r3, #22
 8009b1a:	d402      	bmi.n	8009b22 <_vfiprintf_r+0x1fe>
 8009b1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b1e:	f7ff fdcf 	bl	80096c0 <__retarget_lock_release_recursive>
 8009b22:	89ab      	ldrh	r3, [r5, #12]
 8009b24:	065b      	lsls	r3, r3, #25
 8009b26:	f53f af1f 	bmi.w	8009968 <_vfiprintf_r+0x44>
 8009b2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009b2c:	e71e      	b.n	800996c <_vfiprintf_r+0x48>
 8009b2e:	ab03      	add	r3, sp, #12
 8009b30:	9300      	str	r3, [sp, #0]
 8009b32:	462a      	mov	r2, r5
 8009b34:	4b05      	ldr	r3, [pc, #20]	@ (8009b4c <_vfiprintf_r+0x228>)
 8009b36:	a904      	add	r1, sp, #16
 8009b38:	4630      	mov	r0, r6
 8009b3a:	f000 f879 	bl	8009c30 <_printf_i>
 8009b3e:	e7e4      	b.n	8009b0a <_vfiprintf_r+0x1e6>
 8009b40:	0800a698 	.word	0x0800a698
 8009b44:	0800a6a2 	.word	0x0800a6a2
 8009b48:	00000000 	.word	0x00000000
 8009b4c:	080098ff 	.word	0x080098ff
 8009b50:	0800a69e 	.word	0x0800a69e

08009b54 <_printf_common>:
 8009b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b58:	4616      	mov	r6, r2
 8009b5a:	4698      	mov	r8, r3
 8009b5c:	688a      	ldr	r2, [r1, #8]
 8009b5e:	690b      	ldr	r3, [r1, #16]
 8009b60:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009b64:	4293      	cmp	r3, r2
 8009b66:	bfb8      	it	lt
 8009b68:	4613      	movlt	r3, r2
 8009b6a:	6033      	str	r3, [r6, #0]
 8009b6c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009b70:	4607      	mov	r7, r0
 8009b72:	460c      	mov	r4, r1
 8009b74:	b10a      	cbz	r2, 8009b7a <_printf_common+0x26>
 8009b76:	3301      	adds	r3, #1
 8009b78:	6033      	str	r3, [r6, #0]
 8009b7a:	6823      	ldr	r3, [r4, #0]
 8009b7c:	0699      	lsls	r1, r3, #26
 8009b7e:	bf42      	ittt	mi
 8009b80:	6833      	ldrmi	r3, [r6, #0]
 8009b82:	3302      	addmi	r3, #2
 8009b84:	6033      	strmi	r3, [r6, #0]
 8009b86:	6825      	ldr	r5, [r4, #0]
 8009b88:	f015 0506 	ands.w	r5, r5, #6
 8009b8c:	d106      	bne.n	8009b9c <_printf_common+0x48>
 8009b8e:	f104 0a19 	add.w	sl, r4, #25
 8009b92:	68e3      	ldr	r3, [r4, #12]
 8009b94:	6832      	ldr	r2, [r6, #0]
 8009b96:	1a9b      	subs	r3, r3, r2
 8009b98:	42ab      	cmp	r3, r5
 8009b9a:	dc26      	bgt.n	8009bea <_printf_common+0x96>
 8009b9c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009ba0:	6822      	ldr	r2, [r4, #0]
 8009ba2:	3b00      	subs	r3, #0
 8009ba4:	bf18      	it	ne
 8009ba6:	2301      	movne	r3, #1
 8009ba8:	0692      	lsls	r2, r2, #26
 8009baa:	d42b      	bmi.n	8009c04 <_printf_common+0xb0>
 8009bac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009bb0:	4641      	mov	r1, r8
 8009bb2:	4638      	mov	r0, r7
 8009bb4:	47c8      	blx	r9
 8009bb6:	3001      	adds	r0, #1
 8009bb8:	d01e      	beq.n	8009bf8 <_printf_common+0xa4>
 8009bba:	6823      	ldr	r3, [r4, #0]
 8009bbc:	6922      	ldr	r2, [r4, #16]
 8009bbe:	f003 0306 	and.w	r3, r3, #6
 8009bc2:	2b04      	cmp	r3, #4
 8009bc4:	bf02      	ittt	eq
 8009bc6:	68e5      	ldreq	r5, [r4, #12]
 8009bc8:	6833      	ldreq	r3, [r6, #0]
 8009bca:	1aed      	subeq	r5, r5, r3
 8009bcc:	68a3      	ldr	r3, [r4, #8]
 8009bce:	bf0c      	ite	eq
 8009bd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009bd4:	2500      	movne	r5, #0
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	bfc4      	itt	gt
 8009bda:	1a9b      	subgt	r3, r3, r2
 8009bdc:	18ed      	addgt	r5, r5, r3
 8009bde:	2600      	movs	r6, #0
 8009be0:	341a      	adds	r4, #26
 8009be2:	42b5      	cmp	r5, r6
 8009be4:	d11a      	bne.n	8009c1c <_printf_common+0xc8>
 8009be6:	2000      	movs	r0, #0
 8009be8:	e008      	b.n	8009bfc <_printf_common+0xa8>
 8009bea:	2301      	movs	r3, #1
 8009bec:	4652      	mov	r2, sl
 8009bee:	4641      	mov	r1, r8
 8009bf0:	4638      	mov	r0, r7
 8009bf2:	47c8      	blx	r9
 8009bf4:	3001      	adds	r0, #1
 8009bf6:	d103      	bne.n	8009c00 <_printf_common+0xac>
 8009bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8009bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c00:	3501      	adds	r5, #1
 8009c02:	e7c6      	b.n	8009b92 <_printf_common+0x3e>
 8009c04:	18e1      	adds	r1, r4, r3
 8009c06:	1c5a      	adds	r2, r3, #1
 8009c08:	2030      	movs	r0, #48	@ 0x30
 8009c0a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009c0e:	4422      	add	r2, r4
 8009c10:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009c14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009c18:	3302      	adds	r3, #2
 8009c1a:	e7c7      	b.n	8009bac <_printf_common+0x58>
 8009c1c:	2301      	movs	r3, #1
 8009c1e:	4622      	mov	r2, r4
 8009c20:	4641      	mov	r1, r8
 8009c22:	4638      	mov	r0, r7
 8009c24:	47c8      	blx	r9
 8009c26:	3001      	adds	r0, #1
 8009c28:	d0e6      	beq.n	8009bf8 <_printf_common+0xa4>
 8009c2a:	3601      	adds	r6, #1
 8009c2c:	e7d9      	b.n	8009be2 <_printf_common+0x8e>
	...

08009c30 <_printf_i>:
 8009c30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c34:	7e0f      	ldrb	r7, [r1, #24]
 8009c36:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009c38:	2f78      	cmp	r7, #120	@ 0x78
 8009c3a:	4691      	mov	r9, r2
 8009c3c:	4680      	mov	r8, r0
 8009c3e:	460c      	mov	r4, r1
 8009c40:	469a      	mov	sl, r3
 8009c42:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009c46:	d807      	bhi.n	8009c58 <_printf_i+0x28>
 8009c48:	2f62      	cmp	r7, #98	@ 0x62
 8009c4a:	d80a      	bhi.n	8009c62 <_printf_i+0x32>
 8009c4c:	2f00      	cmp	r7, #0
 8009c4e:	f000 80d2 	beq.w	8009df6 <_printf_i+0x1c6>
 8009c52:	2f58      	cmp	r7, #88	@ 0x58
 8009c54:	f000 80b7 	beq.w	8009dc6 <_printf_i+0x196>
 8009c58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009c5c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009c60:	e03a      	b.n	8009cd8 <_printf_i+0xa8>
 8009c62:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009c66:	2b15      	cmp	r3, #21
 8009c68:	d8f6      	bhi.n	8009c58 <_printf_i+0x28>
 8009c6a:	a101      	add	r1, pc, #4	@ (adr r1, 8009c70 <_printf_i+0x40>)
 8009c6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009c70:	08009cc9 	.word	0x08009cc9
 8009c74:	08009cdd 	.word	0x08009cdd
 8009c78:	08009c59 	.word	0x08009c59
 8009c7c:	08009c59 	.word	0x08009c59
 8009c80:	08009c59 	.word	0x08009c59
 8009c84:	08009c59 	.word	0x08009c59
 8009c88:	08009cdd 	.word	0x08009cdd
 8009c8c:	08009c59 	.word	0x08009c59
 8009c90:	08009c59 	.word	0x08009c59
 8009c94:	08009c59 	.word	0x08009c59
 8009c98:	08009c59 	.word	0x08009c59
 8009c9c:	08009ddd 	.word	0x08009ddd
 8009ca0:	08009d07 	.word	0x08009d07
 8009ca4:	08009d93 	.word	0x08009d93
 8009ca8:	08009c59 	.word	0x08009c59
 8009cac:	08009c59 	.word	0x08009c59
 8009cb0:	08009dff 	.word	0x08009dff
 8009cb4:	08009c59 	.word	0x08009c59
 8009cb8:	08009d07 	.word	0x08009d07
 8009cbc:	08009c59 	.word	0x08009c59
 8009cc0:	08009c59 	.word	0x08009c59
 8009cc4:	08009d9b 	.word	0x08009d9b
 8009cc8:	6833      	ldr	r3, [r6, #0]
 8009cca:	1d1a      	adds	r2, r3, #4
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	6032      	str	r2, [r6, #0]
 8009cd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009cd4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009cd8:	2301      	movs	r3, #1
 8009cda:	e09d      	b.n	8009e18 <_printf_i+0x1e8>
 8009cdc:	6833      	ldr	r3, [r6, #0]
 8009cde:	6820      	ldr	r0, [r4, #0]
 8009ce0:	1d19      	adds	r1, r3, #4
 8009ce2:	6031      	str	r1, [r6, #0]
 8009ce4:	0606      	lsls	r6, r0, #24
 8009ce6:	d501      	bpl.n	8009cec <_printf_i+0xbc>
 8009ce8:	681d      	ldr	r5, [r3, #0]
 8009cea:	e003      	b.n	8009cf4 <_printf_i+0xc4>
 8009cec:	0645      	lsls	r5, r0, #25
 8009cee:	d5fb      	bpl.n	8009ce8 <_printf_i+0xb8>
 8009cf0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009cf4:	2d00      	cmp	r5, #0
 8009cf6:	da03      	bge.n	8009d00 <_printf_i+0xd0>
 8009cf8:	232d      	movs	r3, #45	@ 0x2d
 8009cfa:	426d      	negs	r5, r5
 8009cfc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d00:	4859      	ldr	r0, [pc, #356]	@ (8009e68 <_printf_i+0x238>)
 8009d02:	230a      	movs	r3, #10
 8009d04:	e010      	b.n	8009d28 <_printf_i+0xf8>
 8009d06:	6821      	ldr	r1, [r4, #0]
 8009d08:	6833      	ldr	r3, [r6, #0]
 8009d0a:	0608      	lsls	r0, r1, #24
 8009d0c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009d10:	d402      	bmi.n	8009d18 <_printf_i+0xe8>
 8009d12:	0649      	lsls	r1, r1, #25
 8009d14:	bf48      	it	mi
 8009d16:	b2ad      	uxthmi	r5, r5
 8009d18:	2f6f      	cmp	r7, #111	@ 0x6f
 8009d1a:	4853      	ldr	r0, [pc, #332]	@ (8009e68 <_printf_i+0x238>)
 8009d1c:	6033      	str	r3, [r6, #0]
 8009d1e:	d159      	bne.n	8009dd4 <_printf_i+0x1a4>
 8009d20:	2308      	movs	r3, #8
 8009d22:	2100      	movs	r1, #0
 8009d24:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009d28:	6866      	ldr	r6, [r4, #4]
 8009d2a:	60a6      	str	r6, [r4, #8]
 8009d2c:	2e00      	cmp	r6, #0
 8009d2e:	db05      	blt.n	8009d3c <_printf_i+0x10c>
 8009d30:	6821      	ldr	r1, [r4, #0]
 8009d32:	432e      	orrs	r6, r5
 8009d34:	f021 0104 	bic.w	r1, r1, #4
 8009d38:	6021      	str	r1, [r4, #0]
 8009d3a:	d04d      	beq.n	8009dd8 <_printf_i+0x1a8>
 8009d3c:	4616      	mov	r6, r2
 8009d3e:	fbb5 f1f3 	udiv	r1, r5, r3
 8009d42:	fb03 5711 	mls	r7, r3, r1, r5
 8009d46:	5dc7      	ldrb	r7, [r0, r7]
 8009d48:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009d4c:	462f      	mov	r7, r5
 8009d4e:	42bb      	cmp	r3, r7
 8009d50:	460d      	mov	r5, r1
 8009d52:	d9f4      	bls.n	8009d3e <_printf_i+0x10e>
 8009d54:	2b08      	cmp	r3, #8
 8009d56:	d10b      	bne.n	8009d70 <_printf_i+0x140>
 8009d58:	6823      	ldr	r3, [r4, #0]
 8009d5a:	07df      	lsls	r7, r3, #31
 8009d5c:	d508      	bpl.n	8009d70 <_printf_i+0x140>
 8009d5e:	6923      	ldr	r3, [r4, #16]
 8009d60:	6861      	ldr	r1, [r4, #4]
 8009d62:	4299      	cmp	r1, r3
 8009d64:	bfde      	ittt	le
 8009d66:	2330      	movle	r3, #48	@ 0x30
 8009d68:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009d6c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009d70:	1b92      	subs	r2, r2, r6
 8009d72:	6122      	str	r2, [r4, #16]
 8009d74:	f8cd a000 	str.w	sl, [sp]
 8009d78:	464b      	mov	r3, r9
 8009d7a:	aa03      	add	r2, sp, #12
 8009d7c:	4621      	mov	r1, r4
 8009d7e:	4640      	mov	r0, r8
 8009d80:	f7ff fee8 	bl	8009b54 <_printf_common>
 8009d84:	3001      	adds	r0, #1
 8009d86:	d14c      	bne.n	8009e22 <_printf_i+0x1f2>
 8009d88:	f04f 30ff 	mov.w	r0, #4294967295
 8009d8c:	b004      	add	sp, #16
 8009d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d92:	6823      	ldr	r3, [r4, #0]
 8009d94:	f043 0320 	orr.w	r3, r3, #32
 8009d98:	6023      	str	r3, [r4, #0]
 8009d9a:	4834      	ldr	r0, [pc, #208]	@ (8009e6c <_printf_i+0x23c>)
 8009d9c:	2778      	movs	r7, #120	@ 0x78
 8009d9e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009da2:	6823      	ldr	r3, [r4, #0]
 8009da4:	6831      	ldr	r1, [r6, #0]
 8009da6:	061f      	lsls	r7, r3, #24
 8009da8:	f851 5b04 	ldr.w	r5, [r1], #4
 8009dac:	d402      	bmi.n	8009db4 <_printf_i+0x184>
 8009dae:	065f      	lsls	r7, r3, #25
 8009db0:	bf48      	it	mi
 8009db2:	b2ad      	uxthmi	r5, r5
 8009db4:	6031      	str	r1, [r6, #0]
 8009db6:	07d9      	lsls	r1, r3, #31
 8009db8:	bf44      	itt	mi
 8009dba:	f043 0320 	orrmi.w	r3, r3, #32
 8009dbe:	6023      	strmi	r3, [r4, #0]
 8009dc0:	b11d      	cbz	r5, 8009dca <_printf_i+0x19a>
 8009dc2:	2310      	movs	r3, #16
 8009dc4:	e7ad      	b.n	8009d22 <_printf_i+0xf2>
 8009dc6:	4828      	ldr	r0, [pc, #160]	@ (8009e68 <_printf_i+0x238>)
 8009dc8:	e7e9      	b.n	8009d9e <_printf_i+0x16e>
 8009dca:	6823      	ldr	r3, [r4, #0]
 8009dcc:	f023 0320 	bic.w	r3, r3, #32
 8009dd0:	6023      	str	r3, [r4, #0]
 8009dd2:	e7f6      	b.n	8009dc2 <_printf_i+0x192>
 8009dd4:	230a      	movs	r3, #10
 8009dd6:	e7a4      	b.n	8009d22 <_printf_i+0xf2>
 8009dd8:	4616      	mov	r6, r2
 8009dda:	e7bb      	b.n	8009d54 <_printf_i+0x124>
 8009ddc:	6833      	ldr	r3, [r6, #0]
 8009dde:	6825      	ldr	r5, [r4, #0]
 8009de0:	6961      	ldr	r1, [r4, #20]
 8009de2:	1d18      	adds	r0, r3, #4
 8009de4:	6030      	str	r0, [r6, #0]
 8009de6:	062e      	lsls	r6, r5, #24
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	d501      	bpl.n	8009df0 <_printf_i+0x1c0>
 8009dec:	6019      	str	r1, [r3, #0]
 8009dee:	e002      	b.n	8009df6 <_printf_i+0x1c6>
 8009df0:	0668      	lsls	r0, r5, #25
 8009df2:	d5fb      	bpl.n	8009dec <_printf_i+0x1bc>
 8009df4:	8019      	strh	r1, [r3, #0]
 8009df6:	2300      	movs	r3, #0
 8009df8:	6123      	str	r3, [r4, #16]
 8009dfa:	4616      	mov	r6, r2
 8009dfc:	e7ba      	b.n	8009d74 <_printf_i+0x144>
 8009dfe:	6833      	ldr	r3, [r6, #0]
 8009e00:	1d1a      	adds	r2, r3, #4
 8009e02:	6032      	str	r2, [r6, #0]
 8009e04:	681e      	ldr	r6, [r3, #0]
 8009e06:	6862      	ldr	r2, [r4, #4]
 8009e08:	2100      	movs	r1, #0
 8009e0a:	4630      	mov	r0, r6
 8009e0c:	f7f6 fa48 	bl	80002a0 <memchr>
 8009e10:	b108      	cbz	r0, 8009e16 <_printf_i+0x1e6>
 8009e12:	1b80      	subs	r0, r0, r6
 8009e14:	6060      	str	r0, [r4, #4]
 8009e16:	6863      	ldr	r3, [r4, #4]
 8009e18:	6123      	str	r3, [r4, #16]
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e20:	e7a8      	b.n	8009d74 <_printf_i+0x144>
 8009e22:	6923      	ldr	r3, [r4, #16]
 8009e24:	4632      	mov	r2, r6
 8009e26:	4649      	mov	r1, r9
 8009e28:	4640      	mov	r0, r8
 8009e2a:	47d0      	blx	sl
 8009e2c:	3001      	adds	r0, #1
 8009e2e:	d0ab      	beq.n	8009d88 <_printf_i+0x158>
 8009e30:	6823      	ldr	r3, [r4, #0]
 8009e32:	079b      	lsls	r3, r3, #30
 8009e34:	d413      	bmi.n	8009e5e <_printf_i+0x22e>
 8009e36:	68e0      	ldr	r0, [r4, #12]
 8009e38:	9b03      	ldr	r3, [sp, #12]
 8009e3a:	4298      	cmp	r0, r3
 8009e3c:	bfb8      	it	lt
 8009e3e:	4618      	movlt	r0, r3
 8009e40:	e7a4      	b.n	8009d8c <_printf_i+0x15c>
 8009e42:	2301      	movs	r3, #1
 8009e44:	4632      	mov	r2, r6
 8009e46:	4649      	mov	r1, r9
 8009e48:	4640      	mov	r0, r8
 8009e4a:	47d0      	blx	sl
 8009e4c:	3001      	adds	r0, #1
 8009e4e:	d09b      	beq.n	8009d88 <_printf_i+0x158>
 8009e50:	3501      	adds	r5, #1
 8009e52:	68e3      	ldr	r3, [r4, #12]
 8009e54:	9903      	ldr	r1, [sp, #12]
 8009e56:	1a5b      	subs	r3, r3, r1
 8009e58:	42ab      	cmp	r3, r5
 8009e5a:	dcf2      	bgt.n	8009e42 <_printf_i+0x212>
 8009e5c:	e7eb      	b.n	8009e36 <_printf_i+0x206>
 8009e5e:	2500      	movs	r5, #0
 8009e60:	f104 0619 	add.w	r6, r4, #25
 8009e64:	e7f5      	b.n	8009e52 <_printf_i+0x222>
 8009e66:	bf00      	nop
 8009e68:	0800a6a9 	.word	0x0800a6a9
 8009e6c:	0800a6ba 	.word	0x0800a6ba

08009e70 <__sflush_r>:
 8009e70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e78:	0716      	lsls	r6, r2, #28
 8009e7a:	4605      	mov	r5, r0
 8009e7c:	460c      	mov	r4, r1
 8009e7e:	d451      	bmi.n	8009f24 <__sflush_r+0xb4>
 8009e80:	684b      	ldr	r3, [r1, #4]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	dc02      	bgt.n	8009e8c <__sflush_r+0x1c>
 8009e86:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	dd49      	ble.n	8009f20 <__sflush_r+0xb0>
 8009e8c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e8e:	2e00      	cmp	r6, #0
 8009e90:	d046      	beq.n	8009f20 <__sflush_r+0xb0>
 8009e92:	2300      	movs	r3, #0
 8009e94:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009e98:	682f      	ldr	r7, [r5, #0]
 8009e9a:	602b      	str	r3, [r5, #0]
 8009e9c:	d031      	beq.n	8009f02 <__sflush_r+0x92>
 8009e9e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009ea0:	89a3      	ldrh	r3, [r4, #12]
 8009ea2:	0759      	lsls	r1, r3, #29
 8009ea4:	d505      	bpl.n	8009eb2 <__sflush_r+0x42>
 8009ea6:	6863      	ldr	r3, [r4, #4]
 8009ea8:	1ad2      	subs	r2, r2, r3
 8009eaa:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009eac:	b10b      	cbz	r3, 8009eb2 <__sflush_r+0x42>
 8009eae:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009eb0:	1ad2      	subs	r2, r2, r3
 8009eb2:	2300      	movs	r3, #0
 8009eb4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009eb6:	6a21      	ldr	r1, [r4, #32]
 8009eb8:	4628      	mov	r0, r5
 8009eba:	47b0      	blx	r6
 8009ebc:	1c42      	adds	r2, r0, #1
 8009ebe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ec2:	d106      	bne.n	8009ed2 <__sflush_r+0x62>
 8009ec4:	6829      	ldr	r1, [r5, #0]
 8009ec6:	291d      	cmp	r1, #29
 8009ec8:	d846      	bhi.n	8009f58 <__sflush_r+0xe8>
 8009eca:	4a29      	ldr	r2, [pc, #164]	@ (8009f70 <__sflush_r+0x100>)
 8009ecc:	40ca      	lsrs	r2, r1
 8009ece:	07d6      	lsls	r6, r2, #31
 8009ed0:	d542      	bpl.n	8009f58 <__sflush_r+0xe8>
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	6062      	str	r2, [r4, #4]
 8009ed6:	04d9      	lsls	r1, r3, #19
 8009ed8:	6922      	ldr	r2, [r4, #16]
 8009eda:	6022      	str	r2, [r4, #0]
 8009edc:	d504      	bpl.n	8009ee8 <__sflush_r+0x78>
 8009ede:	1c42      	adds	r2, r0, #1
 8009ee0:	d101      	bne.n	8009ee6 <__sflush_r+0x76>
 8009ee2:	682b      	ldr	r3, [r5, #0]
 8009ee4:	b903      	cbnz	r3, 8009ee8 <__sflush_r+0x78>
 8009ee6:	6560      	str	r0, [r4, #84]	@ 0x54
 8009ee8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009eea:	602f      	str	r7, [r5, #0]
 8009eec:	b1c1      	cbz	r1, 8009f20 <__sflush_r+0xb0>
 8009eee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ef2:	4299      	cmp	r1, r3
 8009ef4:	d002      	beq.n	8009efc <__sflush_r+0x8c>
 8009ef6:	4628      	mov	r0, r5
 8009ef8:	f7ff fbf2 	bl	80096e0 <_free_r>
 8009efc:	2300      	movs	r3, #0
 8009efe:	6363      	str	r3, [r4, #52]	@ 0x34
 8009f00:	e00e      	b.n	8009f20 <__sflush_r+0xb0>
 8009f02:	6a21      	ldr	r1, [r4, #32]
 8009f04:	2301      	movs	r3, #1
 8009f06:	4628      	mov	r0, r5
 8009f08:	47b0      	blx	r6
 8009f0a:	4602      	mov	r2, r0
 8009f0c:	1c50      	adds	r0, r2, #1
 8009f0e:	d1c7      	bne.n	8009ea0 <__sflush_r+0x30>
 8009f10:	682b      	ldr	r3, [r5, #0]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d0c4      	beq.n	8009ea0 <__sflush_r+0x30>
 8009f16:	2b1d      	cmp	r3, #29
 8009f18:	d001      	beq.n	8009f1e <__sflush_r+0xae>
 8009f1a:	2b16      	cmp	r3, #22
 8009f1c:	d11a      	bne.n	8009f54 <__sflush_r+0xe4>
 8009f1e:	602f      	str	r7, [r5, #0]
 8009f20:	2000      	movs	r0, #0
 8009f22:	e01e      	b.n	8009f62 <__sflush_r+0xf2>
 8009f24:	690f      	ldr	r7, [r1, #16]
 8009f26:	2f00      	cmp	r7, #0
 8009f28:	d0fa      	beq.n	8009f20 <__sflush_r+0xb0>
 8009f2a:	0793      	lsls	r3, r2, #30
 8009f2c:	680e      	ldr	r6, [r1, #0]
 8009f2e:	bf08      	it	eq
 8009f30:	694b      	ldreq	r3, [r1, #20]
 8009f32:	600f      	str	r7, [r1, #0]
 8009f34:	bf18      	it	ne
 8009f36:	2300      	movne	r3, #0
 8009f38:	eba6 0807 	sub.w	r8, r6, r7
 8009f3c:	608b      	str	r3, [r1, #8]
 8009f3e:	f1b8 0f00 	cmp.w	r8, #0
 8009f42:	dded      	ble.n	8009f20 <__sflush_r+0xb0>
 8009f44:	6a21      	ldr	r1, [r4, #32]
 8009f46:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009f48:	4643      	mov	r3, r8
 8009f4a:	463a      	mov	r2, r7
 8009f4c:	4628      	mov	r0, r5
 8009f4e:	47b0      	blx	r6
 8009f50:	2800      	cmp	r0, #0
 8009f52:	dc08      	bgt.n	8009f66 <__sflush_r+0xf6>
 8009f54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f5c:	81a3      	strh	r3, [r4, #12]
 8009f5e:	f04f 30ff 	mov.w	r0, #4294967295
 8009f62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f66:	4407      	add	r7, r0
 8009f68:	eba8 0800 	sub.w	r8, r8, r0
 8009f6c:	e7e7      	b.n	8009f3e <__sflush_r+0xce>
 8009f6e:	bf00      	nop
 8009f70:	20400001 	.word	0x20400001

08009f74 <_fflush_r>:
 8009f74:	b538      	push	{r3, r4, r5, lr}
 8009f76:	690b      	ldr	r3, [r1, #16]
 8009f78:	4605      	mov	r5, r0
 8009f7a:	460c      	mov	r4, r1
 8009f7c:	b913      	cbnz	r3, 8009f84 <_fflush_r+0x10>
 8009f7e:	2500      	movs	r5, #0
 8009f80:	4628      	mov	r0, r5
 8009f82:	bd38      	pop	{r3, r4, r5, pc}
 8009f84:	b118      	cbz	r0, 8009f8e <_fflush_r+0x1a>
 8009f86:	6a03      	ldr	r3, [r0, #32]
 8009f88:	b90b      	cbnz	r3, 8009f8e <_fflush_r+0x1a>
 8009f8a:	f7ff fa8b 	bl	80094a4 <__sinit>
 8009f8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d0f3      	beq.n	8009f7e <_fflush_r+0xa>
 8009f96:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009f98:	07d0      	lsls	r0, r2, #31
 8009f9a:	d404      	bmi.n	8009fa6 <_fflush_r+0x32>
 8009f9c:	0599      	lsls	r1, r3, #22
 8009f9e:	d402      	bmi.n	8009fa6 <_fflush_r+0x32>
 8009fa0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009fa2:	f7ff fb8c 	bl	80096be <__retarget_lock_acquire_recursive>
 8009fa6:	4628      	mov	r0, r5
 8009fa8:	4621      	mov	r1, r4
 8009faa:	f7ff ff61 	bl	8009e70 <__sflush_r>
 8009fae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009fb0:	07da      	lsls	r2, r3, #31
 8009fb2:	4605      	mov	r5, r0
 8009fb4:	d4e4      	bmi.n	8009f80 <_fflush_r+0xc>
 8009fb6:	89a3      	ldrh	r3, [r4, #12]
 8009fb8:	059b      	lsls	r3, r3, #22
 8009fba:	d4e1      	bmi.n	8009f80 <_fflush_r+0xc>
 8009fbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009fbe:	f7ff fb7f 	bl	80096c0 <__retarget_lock_release_recursive>
 8009fc2:	e7dd      	b.n	8009f80 <_fflush_r+0xc>

08009fc4 <_putc_r>:
 8009fc4:	b570      	push	{r4, r5, r6, lr}
 8009fc6:	460d      	mov	r5, r1
 8009fc8:	4614      	mov	r4, r2
 8009fca:	4606      	mov	r6, r0
 8009fcc:	b118      	cbz	r0, 8009fd6 <_putc_r+0x12>
 8009fce:	6a03      	ldr	r3, [r0, #32]
 8009fd0:	b90b      	cbnz	r3, 8009fd6 <_putc_r+0x12>
 8009fd2:	f7ff fa67 	bl	80094a4 <__sinit>
 8009fd6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009fd8:	07d8      	lsls	r0, r3, #31
 8009fda:	d405      	bmi.n	8009fe8 <_putc_r+0x24>
 8009fdc:	89a3      	ldrh	r3, [r4, #12]
 8009fde:	0599      	lsls	r1, r3, #22
 8009fe0:	d402      	bmi.n	8009fe8 <_putc_r+0x24>
 8009fe2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009fe4:	f7ff fb6b 	bl	80096be <__retarget_lock_acquire_recursive>
 8009fe8:	68a3      	ldr	r3, [r4, #8]
 8009fea:	3b01      	subs	r3, #1
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	60a3      	str	r3, [r4, #8]
 8009ff0:	da05      	bge.n	8009ffe <_putc_r+0x3a>
 8009ff2:	69a2      	ldr	r2, [r4, #24]
 8009ff4:	4293      	cmp	r3, r2
 8009ff6:	db12      	blt.n	800a01e <_putc_r+0x5a>
 8009ff8:	b2eb      	uxtb	r3, r5
 8009ffa:	2b0a      	cmp	r3, #10
 8009ffc:	d00f      	beq.n	800a01e <_putc_r+0x5a>
 8009ffe:	6823      	ldr	r3, [r4, #0]
 800a000:	1c5a      	adds	r2, r3, #1
 800a002:	6022      	str	r2, [r4, #0]
 800a004:	701d      	strb	r5, [r3, #0]
 800a006:	b2ed      	uxtb	r5, r5
 800a008:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a00a:	07da      	lsls	r2, r3, #31
 800a00c:	d405      	bmi.n	800a01a <_putc_r+0x56>
 800a00e:	89a3      	ldrh	r3, [r4, #12]
 800a010:	059b      	lsls	r3, r3, #22
 800a012:	d402      	bmi.n	800a01a <_putc_r+0x56>
 800a014:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a016:	f7ff fb53 	bl	80096c0 <__retarget_lock_release_recursive>
 800a01a:	4628      	mov	r0, r5
 800a01c:	bd70      	pop	{r4, r5, r6, pc}
 800a01e:	4629      	mov	r1, r5
 800a020:	4622      	mov	r2, r4
 800a022:	4630      	mov	r0, r6
 800a024:	f000 f802 	bl	800a02c <__swbuf_r>
 800a028:	4605      	mov	r5, r0
 800a02a:	e7ed      	b.n	800a008 <_putc_r+0x44>

0800a02c <__swbuf_r>:
 800a02c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a02e:	460e      	mov	r6, r1
 800a030:	4614      	mov	r4, r2
 800a032:	4605      	mov	r5, r0
 800a034:	b118      	cbz	r0, 800a03e <__swbuf_r+0x12>
 800a036:	6a03      	ldr	r3, [r0, #32]
 800a038:	b90b      	cbnz	r3, 800a03e <__swbuf_r+0x12>
 800a03a:	f7ff fa33 	bl	80094a4 <__sinit>
 800a03e:	69a3      	ldr	r3, [r4, #24]
 800a040:	60a3      	str	r3, [r4, #8]
 800a042:	89a3      	ldrh	r3, [r4, #12]
 800a044:	071a      	lsls	r2, r3, #28
 800a046:	d501      	bpl.n	800a04c <__swbuf_r+0x20>
 800a048:	6923      	ldr	r3, [r4, #16]
 800a04a:	b943      	cbnz	r3, 800a05e <__swbuf_r+0x32>
 800a04c:	4621      	mov	r1, r4
 800a04e:	4628      	mov	r0, r5
 800a050:	f000 f82a 	bl	800a0a8 <__swsetup_r>
 800a054:	b118      	cbz	r0, 800a05e <__swbuf_r+0x32>
 800a056:	f04f 37ff 	mov.w	r7, #4294967295
 800a05a:	4638      	mov	r0, r7
 800a05c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a05e:	6823      	ldr	r3, [r4, #0]
 800a060:	6922      	ldr	r2, [r4, #16]
 800a062:	1a98      	subs	r0, r3, r2
 800a064:	6963      	ldr	r3, [r4, #20]
 800a066:	b2f6      	uxtb	r6, r6
 800a068:	4283      	cmp	r3, r0
 800a06a:	4637      	mov	r7, r6
 800a06c:	dc05      	bgt.n	800a07a <__swbuf_r+0x4e>
 800a06e:	4621      	mov	r1, r4
 800a070:	4628      	mov	r0, r5
 800a072:	f7ff ff7f 	bl	8009f74 <_fflush_r>
 800a076:	2800      	cmp	r0, #0
 800a078:	d1ed      	bne.n	800a056 <__swbuf_r+0x2a>
 800a07a:	68a3      	ldr	r3, [r4, #8]
 800a07c:	3b01      	subs	r3, #1
 800a07e:	60a3      	str	r3, [r4, #8]
 800a080:	6823      	ldr	r3, [r4, #0]
 800a082:	1c5a      	adds	r2, r3, #1
 800a084:	6022      	str	r2, [r4, #0]
 800a086:	701e      	strb	r6, [r3, #0]
 800a088:	6962      	ldr	r2, [r4, #20]
 800a08a:	1c43      	adds	r3, r0, #1
 800a08c:	429a      	cmp	r2, r3
 800a08e:	d004      	beq.n	800a09a <__swbuf_r+0x6e>
 800a090:	89a3      	ldrh	r3, [r4, #12]
 800a092:	07db      	lsls	r3, r3, #31
 800a094:	d5e1      	bpl.n	800a05a <__swbuf_r+0x2e>
 800a096:	2e0a      	cmp	r6, #10
 800a098:	d1df      	bne.n	800a05a <__swbuf_r+0x2e>
 800a09a:	4621      	mov	r1, r4
 800a09c:	4628      	mov	r0, r5
 800a09e:	f7ff ff69 	bl	8009f74 <_fflush_r>
 800a0a2:	2800      	cmp	r0, #0
 800a0a4:	d0d9      	beq.n	800a05a <__swbuf_r+0x2e>
 800a0a6:	e7d6      	b.n	800a056 <__swbuf_r+0x2a>

0800a0a8 <__swsetup_r>:
 800a0a8:	b538      	push	{r3, r4, r5, lr}
 800a0aa:	4b28      	ldr	r3, [pc, #160]	@ (800a14c <__swsetup_r+0xa4>)
 800a0ac:	4605      	mov	r5, r0
 800a0ae:	6818      	ldr	r0, [r3, #0]
 800a0b0:	460c      	mov	r4, r1
 800a0b2:	b118      	cbz	r0, 800a0bc <__swsetup_r+0x14>
 800a0b4:	6a03      	ldr	r3, [r0, #32]
 800a0b6:	b90b      	cbnz	r3, 800a0bc <__swsetup_r+0x14>
 800a0b8:	f7ff f9f4 	bl	80094a4 <__sinit>
 800a0bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0c0:	071a      	lsls	r2, r3, #28
 800a0c2:	d421      	bmi.n	800a108 <__swsetup_r+0x60>
 800a0c4:	06d8      	lsls	r0, r3, #27
 800a0c6:	d407      	bmi.n	800a0d8 <__swsetup_r+0x30>
 800a0c8:	2209      	movs	r2, #9
 800a0ca:	602a      	str	r2, [r5, #0]
 800a0cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0d0:	81a3      	strh	r3, [r4, #12]
 800a0d2:	f04f 30ff 	mov.w	r0, #4294967295
 800a0d6:	e030      	b.n	800a13a <__swsetup_r+0x92>
 800a0d8:	0759      	lsls	r1, r3, #29
 800a0da:	d512      	bpl.n	800a102 <__swsetup_r+0x5a>
 800a0dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a0de:	b141      	cbz	r1, 800a0f2 <__swsetup_r+0x4a>
 800a0e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a0e4:	4299      	cmp	r1, r3
 800a0e6:	d002      	beq.n	800a0ee <__swsetup_r+0x46>
 800a0e8:	4628      	mov	r0, r5
 800a0ea:	f7ff faf9 	bl	80096e0 <_free_r>
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	6363      	str	r3, [r4, #52]	@ 0x34
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0f8:	6062      	str	r2, [r4, #4]
 800a0fa:	6922      	ldr	r2, [r4, #16]
 800a0fc:	6022      	str	r2, [r4, #0]
 800a0fe:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a102:	f043 0308 	orr.w	r3, r3, #8
 800a106:	81a3      	strh	r3, [r4, #12]
 800a108:	6922      	ldr	r2, [r4, #16]
 800a10a:	b93a      	cbnz	r2, 800a11c <__swsetup_r+0x74>
 800a10c:	059a      	lsls	r2, r3, #22
 800a10e:	d501      	bpl.n	800a114 <__swsetup_r+0x6c>
 800a110:	0618      	lsls	r0, r3, #24
 800a112:	d503      	bpl.n	800a11c <__swsetup_r+0x74>
 800a114:	4621      	mov	r1, r4
 800a116:	4628      	mov	r0, r5
 800a118:	f000 f84e 	bl	800a1b8 <__smakebuf_r>
 800a11c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a120:	f013 0201 	ands.w	r2, r3, #1
 800a124:	d00a      	beq.n	800a13c <__swsetup_r+0x94>
 800a126:	2200      	movs	r2, #0
 800a128:	60a2      	str	r2, [r4, #8]
 800a12a:	6962      	ldr	r2, [r4, #20]
 800a12c:	4252      	negs	r2, r2
 800a12e:	61a2      	str	r2, [r4, #24]
 800a130:	6922      	ldr	r2, [r4, #16]
 800a132:	b942      	cbnz	r2, 800a146 <__swsetup_r+0x9e>
 800a134:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a138:	d1c8      	bne.n	800a0cc <__swsetup_r+0x24>
 800a13a:	bd38      	pop	{r3, r4, r5, pc}
 800a13c:	0799      	lsls	r1, r3, #30
 800a13e:	bf58      	it	pl
 800a140:	6962      	ldrpl	r2, [r4, #20]
 800a142:	60a2      	str	r2, [r4, #8]
 800a144:	e7f4      	b.n	800a130 <__swsetup_r+0x88>
 800a146:	2000      	movs	r0, #0
 800a148:	e7f7      	b.n	800a13a <__swsetup_r+0x92>
 800a14a:	bf00      	nop
 800a14c:	2000010c 	.word	0x2000010c

0800a150 <_sbrk_r>:
 800a150:	b538      	push	{r3, r4, r5, lr}
 800a152:	4d06      	ldr	r5, [pc, #24]	@ (800a16c <_sbrk_r+0x1c>)
 800a154:	2300      	movs	r3, #0
 800a156:	4604      	mov	r4, r0
 800a158:	4608      	mov	r0, r1
 800a15a:	602b      	str	r3, [r5, #0]
 800a15c:	f7fd fd3c 	bl	8007bd8 <_sbrk>
 800a160:	1c43      	adds	r3, r0, #1
 800a162:	d102      	bne.n	800a16a <_sbrk_r+0x1a>
 800a164:	682b      	ldr	r3, [r5, #0]
 800a166:	b103      	cbz	r3, 800a16a <_sbrk_r+0x1a>
 800a168:	6023      	str	r3, [r4, #0]
 800a16a:	bd38      	pop	{r3, r4, r5, pc}
 800a16c:	200023a8 	.word	0x200023a8

0800a170 <__swhatbuf_r>:
 800a170:	b570      	push	{r4, r5, r6, lr}
 800a172:	460c      	mov	r4, r1
 800a174:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a178:	2900      	cmp	r1, #0
 800a17a:	b096      	sub	sp, #88	@ 0x58
 800a17c:	4615      	mov	r5, r2
 800a17e:	461e      	mov	r6, r3
 800a180:	da0a      	bge.n	800a198 <__swhatbuf_r+0x28>
 800a182:	89a1      	ldrh	r1, [r4, #12]
 800a184:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 800a188:	d113      	bne.n	800a1b2 <__swhatbuf_r+0x42>
 800a18a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a18e:	2000      	movs	r0, #0
 800a190:	6031      	str	r1, [r6, #0]
 800a192:	602a      	str	r2, [r5, #0]
 800a194:	b016      	add	sp, #88	@ 0x58
 800a196:	bd70      	pop	{r4, r5, r6, pc}
 800a198:	466a      	mov	r2, sp
 800a19a:	f000 f847 	bl	800a22c <_fstat_r>
 800a19e:	2800      	cmp	r0, #0
 800a1a0:	dbef      	blt.n	800a182 <__swhatbuf_r+0x12>
 800a1a2:	9901      	ldr	r1, [sp, #4]
 800a1a4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a1a8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a1ac:	4259      	negs	r1, r3
 800a1ae:	4159      	adcs	r1, r3
 800a1b0:	e7eb      	b.n	800a18a <__swhatbuf_r+0x1a>
 800a1b2:	2100      	movs	r1, #0
 800a1b4:	2240      	movs	r2, #64	@ 0x40
 800a1b6:	e7ea      	b.n	800a18e <__swhatbuf_r+0x1e>

0800a1b8 <__smakebuf_r>:
 800a1b8:	898b      	ldrh	r3, [r1, #12]
 800a1ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a1bc:	079e      	lsls	r6, r3, #30
 800a1be:	4605      	mov	r5, r0
 800a1c0:	460c      	mov	r4, r1
 800a1c2:	d507      	bpl.n	800a1d4 <__smakebuf_r+0x1c>
 800a1c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a1c8:	6023      	str	r3, [r4, #0]
 800a1ca:	6123      	str	r3, [r4, #16]
 800a1cc:	2301      	movs	r3, #1
 800a1ce:	6163      	str	r3, [r4, #20]
 800a1d0:	b002      	add	sp, #8
 800a1d2:	bd70      	pop	{r4, r5, r6, pc}
 800a1d4:	ab01      	add	r3, sp, #4
 800a1d6:	466a      	mov	r2, sp
 800a1d8:	f7ff ffca 	bl	800a170 <__swhatbuf_r>
 800a1dc:	9e00      	ldr	r6, [sp, #0]
 800a1de:	4628      	mov	r0, r5
 800a1e0:	4631      	mov	r1, r6
 800a1e2:	f7ff fae9 	bl	80097b8 <_malloc_r>
 800a1e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1ea:	b938      	cbnz	r0, 800a1fc <__smakebuf_r+0x44>
 800a1ec:	059a      	lsls	r2, r3, #22
 800a1ee:	d4ef      	bmi.n	800a1d0 <__smakebuf_r+0x18>
 800a1f0:	f023 0303 	bic.w	r3, r3, #3
 800a1f4:	f043 0302 	orr.w	r3, r3, #2
 800a1f8:	81a3      	strh	r3, [r4, #12]
 800a1fa:	e7e3      	b.n	800a1c4 <__smakebuf_r+0xc>
 800a1fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a200:	81a3      	strh	r3, [r4, #12]
 800a202:	9b01      	ldr	r3, [sp, #4]
 800a204:	6020      	str	r0, [r4, #0]
 800a206:	e9c4 0604 	strd	r0, r6, [r4, #16]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d0e0      	beq.n	800a1d0 <__smakebuf_r+0x18>
 800a20e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a212:	4628      	mov	r0, r5
 800a214:	f000 f81c 	bl	800a250 <_isatty_r>
 800a218:	2800      	cmp	r0, #0
 800a21a:	d0d9      	beq.n	800a1d0 <__smakebuf_r+0x18>
 800a21c:	89a3      	ldrh	r3, [r4, #12]
 800a21e:	f023 0303 	bic.w	r3, r3, #3
 800a222:	f043 0301 	orr.w	r3, r3, #1
 800a226:	81a3      	strh	r3, [r4, #12]
 800a228:	e7d2      	b.n	800a1d0 <__smakebuf_r+0x18>
	...

0800a22c <_fstat_r>:
 800a22c:	b538      	push	{r3, r4, r5, lr}
 800a22e:	4d07      	ldr	r5, [pc, #28]	@ (800a24c <_fstat_r+0x20>)
 800a230:	2300      	movs	r3, #0
 800a232:	4604      	mov	r4, r0
 800a234:	4608      	mov	r0, r1
 800a236:	4611      	mov	r1, r2
 800a238:	602b      	str	r3, [r5, #0]
 800a23a:	f7fd fcc4 	bl	8007bc6 <_fstat>
 800a23e:	1c43      	adds	r3, r0, #1
 800a240:	d102      	bne.n	800a248 <_fstat_r+0x1c>
 800a242:	682b      	ldr	r3, [r5, #0]
 800a244:	b103      	cbz	r3, 800a248 <_fstat_r+0x1c>
 800a246:	6023      	str	r3, [r4, #0]
 800a248:	bd38      	pop	{r3, r4, r5, pc}
 800a24a:	bf00      	nop
 800a24c:	200023a8 	.word	0x200023a8

0800a250 <_isatty_r>:
 800a250:	b538      	push	{r3, r4, r5, lr}
 800a252:	4d06      	ldr	r5, [pc, #24]	@ (800a26c <_isatty_r+0x1c>)
 800a254:	2300      	movs	r3, #0
 800a256:	4604      	mov	r4, r0
 800a258:	4608      	mov	r0, r1
 800a25a:	602b      	str	r3, [r5, #0]
 800a25c:	f7fd fcb8 	bl	8007bd0 <_isatty>
 800a260:	1c43      	adds	r3, r0, #1
 800a262:	d102      	bne.n	800a26a <_isatty_r+0x1a>
 800a264:	682b      	ldr	r3, [r5, #0]
 800a266:	b103      	cbz	r3, 800a26a <_isatty_r+0x1a>
 800a268:	6023      	str	r3, [r4, #0]
 800a26a:	bd38      	pop	{r3, r4, r5, pc}
 800a26c:	200023a8 	.word	0x200023a8

0800a270 <__udivmoddi4>:
 800a270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a274:	9d08      	ldr	r5, [sp, #32]
 800a276:	460f      	mov	r7, r1
 800a278:	4604      	mov	r4, r0
 800a27a:	468c      	mov	ip, r1
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d148      	bne.n	800a312 <__udivmoddi4+0xa2>
 800a280:	428a      	cmp	r2, r1
 800a282:	4616      	mov	r6, r2
 800a284:	d961      	bls.n	800a34a <__udivmoddi4+0xda>
 800a286:	fab2 f382 	clz	r3, r2
 800a28a:	b14b      	cbz	r3, 800a2a0 <__udivmoddi4+0x30>
 800a28c:	f1c3 0220 	rsb	r2, r3, #32
 800a290:	fa01 fc03 	lsl.w	ip, r1, r3
 800a294:	fa20 f202 	lsr.w	r2, r0, r2
 800a298:	409e      	lsls	r6, r3
 800a29a:	ea42 0c0c 	orr.w	ip, r2, ip
 800a29e:	409c      	lsls	r4, r3
 800a2a0:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 800a2a4:	b2b7      	uxth	r7, r6
 800a2a6:	fbbc f1fe 	udiv	r1, ip, lr
 800a2aa:	0c22      	lsrs	r2, r4, #16
 800a2ac:	fb0e cc11 	mls	ip, lr, r1, ip
 800a2b0:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 800a2b4:	fb01 f007 	mul.w	r0, r1, r7
 800a2b8:	4290      	cmp	r0, r2
 800a2ba:	d909      	bls.n	800a2d0 <__udivmoddi4+0x60>
 800a2bc:	18b2      	adds	r2, r6, r2
 800a2be:	f101 3cff 	add.w	ip, r1, #4294967295
 800a2c2:	f080 80ee 	bcs.w	800a4a2 <__udivmoddi4+0x232>
 800a2c6:	4290      	cmp	r0, r2
 800a2c8:	f240 80eb 	bls.w	800a4a2 <__udivmoddi4+0x232>
 800a2cc:	3902      	subs	r1, #2
 800a2ce:	4432      	add	r2, r6
 800a2d0:	1a12      	subs	r2, r2, r0
 800a2d2:	b2a4      	uxth	r4, r4
 800a2d4:	fbb2 f0fe 	udiv	r0, r2, lr
 800a2d8:	fb0e 2210 	mls	r2, lr, r0, r2
 800a2dc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a2e0:	fb00 f707 	mul.w	r7, r0, r7
 800a2e4:	42a7      	cmp	r7, r4
 800a2e6:	d909      	bls.n	800a2fc <__udivmoddi4+0x8c>
 800a2e8:	1934      	adds	r4, r6, r4
 800a2ea:	f100 32ff 	add.w	r2, r0, #4294967295
 800a2ee:	f080 80da 	bcs.w	800a4a6 <__udivmoddi4+0x236>
 800a2f2:	42a7      	cmp	r7, r4
 800a2f4:	f240 80d7 	bls.w	800a4a6 <__udivmoddi4+0x236>
 800a2f8:	4434      	add	r4, r6
 800a2fa:	3802      	subs	r0, #2
 800a2fc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800a300:	1be4      	subs	r4, r4, r7
 800a302:	2100      	movs	r1, #0
 800a304:	b11d      	cbz	r5, 800a30e <__udivmoddi4+0x9e>
 800a306:	40dc      	lsrs	r4, r3
 800a308:	2300      	movs	r3, #0
 800a30a:	e9c5 4300 	strd	r4, r3, [r5]
 800a30e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a312:	428b      	cmp	r3, r1
 800a314:	d906      	bls.n	800a324 <__udivmoddi4+0xb4>
 800a316:	b10d      	cbz	r5, 800a31c <__udivmoddi4+0xac>
 800a318:	e9c5 0100 	strd	r0, r1, [r5]
 800a31c:	2100      	movs	r1, #0
 800a31e:	4608      	mov	r0, r1
 800a320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a324:	fab3 f183 	clz	r1, r3
 800a328:	2900      	cmp	r1, #0
 800a32a:	d148      	bne.n	800a3be <__udivmoddi4+0x14e>
 800a32c:	42bb      	cmp	r3, r7
 800a32e:	d302      	bcc.n	800a336 <__udivmoddi4+0xc6>
 800a330:	4282      	cmp	r2, r0
 800a332:	f200 8107 	bhi.w	800a544 <__udivmoddi4+0x2d4>
 800a336:	1a84      	subs	r4, r0, r2
 800a338:	eb67 0203 	sbc.w	r2, r7, r3
 800a33c:	2001      	movs	r0, #1
 800a33e:	4694      	mov	ip, r2
 800a340:	2d00      	cmp	r5, #0
 800a342:	d0e4      	beq.n	800a30e <__udivmoddi4+0x9e>
 800a344:	e9c5 4c00 	strd	r4, ip, [r5]
 800a348:	e7e1      	b.n	800a30e <__udivmoddi4+0x9e>
 800a34a:	2a00      	cmp	r2, #0
 800a34c:	f000 8092 	beq.w	800a474 <__udivmoddi4+0x204>
 800a350:	fab2 f382 	clz	r3, r2
 800a354:	2b00      	cmp	r3, #0
 800a356:	f040 80a8 	bne.w	800a4aa <__udivmoddi4+0x23a>
 800a35a:	1a8a      	subs	r2, r1, r2
 800a35c:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 800a360:	fa1f fc86 	uxth.w	ip, r6
 800a364:	2101      	movs	r1, #1
 800a366:	0c20      	lsrs	r0, r4, #16
 800a368:	fbb2 f7fe 	udiv	r7, r2, lr
 800a36c:	fb0e 2217 	mls	r2, lr, r7, r2
 800a370:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 800a374:	fb0c f007 	mul.w	r0, ip, r7
 800a378:	4290      	cmp	r0, r2
 800a37a:	d907      	bls.n	800a38c <__udivmoddi4+0x11c>
 800a37c:	18b2      	adds	r2, r6, r2
 800a37e:	f107 38ff 	add.w	r8, r7, #4294967295
 800a382:	d202      	bcs.n	800a38a <__udivmoddi4+0x11a>
 800a384:	4290      	cmp	r0, r2
 800a386:	f200 80e2 	bhi.w	800a54e <__udivmoddi4+0x2de>
 800a38a:	4647      	mov	r7, r8
 800a38c:	1a12      	subs	r2, r2, r0
 800a38e:	b2a4      	uxth	r4, r4
 800a390:	fbb2 f0fe 	udiv	r0, r2, lr
 800a394:	fb0e 2210 	mls	r2, lr, r0, r2
 800a398:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a39c:	fb0c fc00 	mul.w	ip, ip, r0
 800a3a0:	45a4      	cmp	ip, r4
 800a3a2:	d907      	bls.n	800a3b4 <__udivmoddi4+0x144>
 800a3a4:	1934      	adds	r4, r6, r4
 800a3a6:	f100 32ff 	add.w	r2, r0, #4294967295
 800a3aa:	d202      	bcs.n	800a3b2 <__udivmoddi4+0x142>
 800a3ac:	45a4      	cmp	ip, r4
 800a3ae:	f200 80cb 	bhi.w	800a548 <__udivmoddi4+0x2d8>
 800a3b2:	4610      	mov	r0, r2
 800a3b4:	eba4 040c 	sub.w	r4, r4, ip
 800a3b8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800a3bc:	e7a2      	b.n	800a304 <__udivmoddi4+0x94>
 800a3be:	f1c1 0620 	rsb	r6, r1, #32
 800a3c2:	408b      	lsls	r3, r1
 800a3c4:	fa22 fc06 	lsr.w	ip, r2, r6
 800a3c8:	ea4c 0c03 	orr.w	ip, ip, r3
 800a3cc:	fa07 f401 	lsl.w	r4, r7, r1
 800a3d0:	fa20 f306 	lsr.w	r3, r0, r6
 800a3d4:	40f7      	lsrs	r7, r6
 800a3d6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800a3da:	4323      	orrs	r3, r4
 800a3dc:	fa00 f801 	lsl.w	r8, r0, r1
 800a3e0:	fa1f fe8c 	uxth.w	lr, ip
 800a3e4:	fbb7 f0f9 	udiv	r0, r7, r9
 800a3e8:	0c1c      	lsrs	r4, r3, #16
 800a3ea:	fb09 7710 	mls	r7, r9, r0, r7
 800a3ee:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 800a3f2:	fb00 f70e 	mul.w	r7, r0, lr
 800a3f6:	42a7      	cmp	r7, r4
 800a3f8:	fa02 f201 	lsl.w	r2, r2, r1
 800a3fc:	d90a      	bls.n	800a414 <__udivmoddi4+0x1a4>
 800a3fe:	eb1c 0404 	adds.w	r4, ip, r4
 800a402:	f100 3aff 	add.w	sl, r0, #4294967295
 800a406:	f080 809b 	bcs.w	800a540 <__udivmoddi4+0x2d0>
 800a40a:	42a7      	cmp	r7, r4
 800a40c:	f240 8098 	bls.w	800a540 <__udivmoddi4+0x2d0>
 800a410:	3802      	subs	r0, #2
 800a412:	4464      	add	r4, ip
 800a414:	1be4      	subs	r4, r4, r7
 800a416:	b29f      	uxth	r7, r3
 800a418:	fbb4 f3f9 	udiv	r3, r4, r9
 800a41c:	fb09 4413 	mls	r4, r9, r3, r4
 800a420:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 800a424:	fb03 fe0e 	mul.w	lr, r3, lr
 800a428:	45a6      	cmp	lr, r4
 800a42a:	d909      	bls.n	800a440 <__udivmoddi4+0x1d0>
 800a42c:	eb1c 0404 	adds.w	r4, ip, r4
 800a430:	f103 37ff 	add.w	r7, r3, #4294967295
 800a434:	f080 8082 	bcs.w	800a53c <__udivmoddi4+0x2cc>
 800a438:	45a6      	cmp	lr, r4
 800a43a:	d97f      	bls.n	800a53c <__udivmoddi4+0x2cc>
 800a43c:	3b02      	subs	r3, #2
 800a43e:	4464      	add	r4, ip
 800a440:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800a444:	eba4 040e 	sub.w	r4, r4, lr
 800a448:	fba0 e702 	umull	lr, r7, r0, r2
 800a44c:	42bc      	cmp	r4, r7
 800a44e:	4673      	mov	r3, lr
 800a450:	46b9      	mov	r9, r7
 800a452:	d363      	bcc.n	800a51c <__udivmoddi4+0x2ac>
 800a454:	d060      	beq.n	800a518 <__udivmoddi4+0x2a8>
 800a456:	b15d      	cbz	r5, 800a470 <__udivmoddi4+0x200>
 800a458:	ebb8 0203 	subs.w	r2, r8, r3
 800a45c:	eb64 0409 	sbc.w	r4, r4, r9
 800a460:	fa04 f606 	lsl.w	r6, r4, r6
 800a464:	fa22 f301 	lsr.w	r3, r2, r1
 800a468:	431e      	orrs	r6, r3
 800a46a:	40cc      	lsrs	r4, r1
 800a46c:	e9c5 6400 	strd	r6, r4, [r5]
 800a470:	2100      	movs	r1, #0
 800a472:	e74c      	b.n	800a30e <__udivmoddi4+0x9e>
 800a474:	0862      	lsrs	r2, r4, #1
 800a476:	0848      	lsrs	r0, r1, #1
 800a478:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 800a47c:	0c0b      	lsrs	r3, r1, #16
 800a47e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a482:	b28a      	uxth	r2, r1
 800a484:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a488:	fbb3 f1f6 	udiv	r1, r3, r6
 800a48c:	07e4      	lsls	r4, r4, #31
 800a48e:	46b4      	mov	ip, r6
 800a490:	4637      	mov	r7, r6
 800a492:	46b6      	mov	lr, r6
 800a494:	231f      	movs	r3, #31
 800a496:	fbb0 f0f6 	udiv	r0, r0, r6
 800a49a:	1bd2      	subs	r2, r2, r7
 800a49c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a4a0:	e761      	b.n	800a366 <__udivmoddi4+0xf6>
 800a4a2:	4661      	mov	r1, ip
 800a4a4:	e714      	b.n	800a2d0 <__udivmoddi4+0x60>
 800a4a6:	4610      	mov	r0, r2
 800a4a8:	e728      	b.n	800a2fc <__udivmoddi4+0x8c>
 800a4aa:	f1c3 0120 	rsb	r1, r3, #32
 800a4ae:	fa20 f201 	lsr.w	r2, r0, r1
 800a4b2:	409e      	lsls	r6, r3
 800a4b4:	fa27 f101 	lsr.w	r1, r7, r1
 800a4b8:	409f      	lsls	r7, r3
 800a4ba:	433a      	orrs	r2, r7
 800a4bc:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 800a4c0:	fa1f fc86 	uxth.w	ip, r6
 800a4c4:	fbb1 f7fe 	udiv	r7, r1, lr
 800a4c8:	fb0e 1017 	mls	r0, lr, r7, r1
 800a4cc:	0c11      	lsrs	r1, r2, #16
 800a4ce:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a4d2:	fb07 f80c 	mul.w	r8, r7, ip
 800a4d6:	4588      	cmp	r8, r1
 800a4d8:	fa04 f403 	lsl.w	r4, r4, r3
 800a4dc:	d93a      	bls.n	800a554 <__udivmoddi4+0x2e4>
 800a4de:	1871      	adds	r1, r6, r1
 800a4e0:	f107 30ff 	add.w	r0, r7, #4294967295
 800a4e4:	d201      	bcs.n	800a4ea <__udivmoddi4+0x27a>
 800a4e6:	4588      	cmp	r8, r1
 800a4e8:	d81f      	bhi.n	800a52a <__udivmoddi4+0x2ba>
 800a4ea:	eba1 0108 	sub.w	r1, r1, r8
 800a4ee:	fbb1 f8fe 	udiv	r8, r1, lr
 800a4f2:	fb08 f70c 	mul.w	r7, r8, ip
 800a4f6:	fb0e 1118 	mls	r1, lr, r8, r1
 800a4fa:	b292      	uxth	r2, r2
 800a4fc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800a500:	42ba      	cmp	r2, r7
 800a502:	d22f      	bcs.n	800a564 <__udivmoddi4+0x2f4>
 800a504:	18b2      	adds	r2, r6, r2
 800a506:	f108 31ff 	add.w	r1, r8, #4294967295
 800a50a:	d2c6      	bcs.n	800a49a <__udivmoddi4+0x22a>
 800a50c:	42ba      	cmp	r2, r7
 800a50e:	d2c4      	bcs.n	800a49a <__udivmoddi4+0x22a>
 800a510:	f1a8 0102 	sub.w	r1, r8, #2
 800a514:	4432      	add	r2, r6
 800a516:	e7c0      	b.n	800a49a <__udivmoddi4+0x22a>
 800a518:	45f0      	cmp	r8, lr
 800a51a:	d29c      	bcs.n	800a456 <__udivmoddi4+0x1e6>
 800a51c:	ebbe 0302 	subs.w	r3, lr, r2
 800a520:	eb67 070c 	sbc.w	r7, r7, ip
 800a524:	3801      	subs	r0, #1
 800a526:	46b9      	mov	r9, r7
 800a528:	e795      	b.n	800a456 <__udivmoddi4+0x1e6>
 800a52a:	eba6 0808 	sub.w	r8, r6, r8
 800a52e:	4441      	add	r1, r8
 800a530:	1eb8      	subs	r0, r7, #2
 800a532:	fbb1 f8fe 	udiv	r8, r1, lr
 800a536:	fb08 f70c 	mul.w	r7, r8, ip
 800a53a:	e7dc      	b.n	800a4f6 <__udivmoddi4+0x286>
 800a53c:	463b      	mov	r3, r7
 800a53e:	e77f      	b.n	800a440 <__udivmoddi4+0x1d0>
 800a540:	4650      	mov	r0, sl
 800a542:	e767      	b.n	800a414 <__udivmoddi4+0x1a4>
 800a544:	4608      	mov	r0, r1
 800a546:	e6fb      	b.n	800a340 <__udivmoddi4+0xd0>
 800a548:	4434      	add	r4, r6
 800a54a:	3802      	subs	r0, #2
 800a54c:	e732      	b.n	800a3b4 <__udivmoddi4+0x144>
 800a54e:	3f02      	subs	r7, #2
 800a550:	4432      	add	r2, r6
 800a552:	e71b      	b.n	800a38c <__udivmoddi4+0x11c>
 800a554:	eba1 0108 	sub.w	r1, r1, r8
 800a558:	4638      	mov	r0, r7
 800a55a:	fbb1 f8fe 	udiv	r8, r1, lr
 800a55e:	fb08 f70c 	mul.w	r7, r8, ip
 800a562:	e7c8      	b.n	800a4f6 <__udivmoddi4+0x286>
 800a564:	4641      	mov	r1, r8
 800a566:	e798      	b.n	800a49a <__udivmoddi4+0x22a>

0800a568 <_init>:
 800a568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a56a:	bf00      	nop
 800a56c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a56e:	bc08      	pop	{r3}
 800a570:	469e      	mov	lr, r3
 800a572:	4770      	bx	lr

0800a574 <_fini>:
 800a574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a576:	bf00      	nop
 800a578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a57a:	bc08      	pop	{r3}
 800a57c:	469e      	mov	lr, r3
 800a57e:	4770      	bx	lr
