[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortPackage/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/PortPackage/dut.sv:1:1: No timescale set for "dm".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortPackage/dut.sv:10:1: No timescale set for "dm_top".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/PortPackage/dut.sv:1:1: Compile package "dm".
[INF:CP0303] ${SURELOG_DIR}/tests/PortPackage/dut.sv:10:1: Compile module "work@dm_top".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/PortPackage/dut.sv:10:1: Top level module "work@dm_top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              17
design                                                 1
int_typespec                                           4
logic_net                                              1
logic_typespec                                         4
module_inst                                            5
operation                                              3
package                                                2
packed_array_typespec                                  3
param_assign                                           2
parameter                                              2
port                                                   2
range                                                  5
ref_obj                                                3
ref_typespec                                          17
struct_net                                             1
struct_typespec                                        2
typespec_member                                        4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              17
design                                                 1
int_typespec                                           4
logic_net                                              1
logic_typespec                                         4
module_inst                                            5
operation                                              3
package                                                2
packed_array_typespec                                  3
param_assign                                           2
parameter                                              2
port                                                   3
range                                                  5
ref_obj                                                4
ref_typespec                                          18
struct_net                                             1
struct_typespec                                        2
typespec_member                                        4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortPackage/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PortPackage/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PortPackage/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (work@dm_top)
|vpiElaborated:1
|vpiName:work@dm_top
|uhdmallPackages:
\_Package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
  |vpiParent:
  \_Design: (work@dm_top)
  |vpiName:dm
  |vpiFullName:dm::
  |vpiTypedef:
  \_StructTypespec: (dm::hartinfo_t), line:3:10, endln:6:6
    |vpiParent:
    \_Package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
    |vpiName:dm::hartinfo_t
    |vpiInstance:
    \_Package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (zero1), line:4:23, endln:4:28
      |vpiParent:
      \_StructTypespec: (dm::hartinfo_t), line:3:10, endln:6:6
      |vpiName:zero1
      |vpiTypespec:
      \_RefTypespec: (dm::dm::hartinfo_t::zero1)
        |vpiParent:
        \_TypespecMember: (zero1), line:4:23, endln:4:28
        |vpiFullName:dm::dm::hartinfo_t::zero1
        |vpiActual:
        \_LogicTypespec: , line:4:9, endln:4:22
      |vpiRefFile:${SURELOG_DIR}/tests/PortPackage/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:22
    |vpiTypespecMember:
    \_TypespecMember: (dataaccess), line:5:23, endln:5:33
      |vpiParent:
      \_StructTypespec: (dm::hartinfo_t), line:3:10, endln:6:6
      |vpiName:dataaccess
      |vpiTypespec:
      \_RefTypespec: (dm::dm::hartinfo_t::dataaccess)
        |vpiParent:
        \_TypespecMember: (dataaccess), line:5:23, endln:5:33
        |vpiFullName:dm::dm::hartinfo_t::dataaccess
        |vpiActual:
        \_LogicTypespec: , line:5:9, endln:5:14
      |vpiRefFile:${SURELOG_DIR}/tests/PortPackage/dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:14
  |vpiDefName:dm
|uhdmtopPackages:
\_Package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
  |vpiParent:
  \_Design: (work@dm_top)
  |vpiName:dm
  |vpiFullName:dm::
  |vpiTypedef:
  \_StructTypespec: (dm::hartinfo_t), line:3:10, endln:6:6
    |vpiParent:
    \_Package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
    |vpiName:dm::hartinfo_t
    |vpiInstance:
    \_Package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (zero1), line:4:23, endln:4:28
      |vpiParent:
      \_StructTypespec: (dm::hartinfo_t), line:3:10, endln:6:6
      |vpiName:zero1
      |vpiTypespec:
      \_RefTypespec: (dm::dm::hartinfo_t::zero1)
        |vpiParent:
        \_TypespecMember: (zero1), line:4:23, endln:4:28
        |vpiFullName:dm::dm::hartinfo_t::zero1
        |vpiActual:
        \_LogicTypespec: , line:4:9, endln:4:22
      |vpiRefFile:${SURELOG_DIR}/tests/PortPackage/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:22
    |vpiTypespecMember:
    \_TypespecMember: (dataaccess), line:5:23, endln:5:33
      |vpiParent:
      \_StructTypespec: (dm::hartinfo_t), line:3:10, endln:6:6
      |vpiName:dataaccess
      |vpiTypespec:
      \_RefTypespec: (dm::dm::hartinfo_t::dataaccess)
        |vpiParent:
        \_TypespecMember: (dataaccess), line:5:23, endln:5:33
        |vpiFullName:dm::dm::hartinfo_t::dataaccess
        |vpiActual:
        \_LogicTypespec: , line:5:9, endln:5:14
      |vpiRefFile:${SURELOG_DIR}/tests/PortPackage/dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:9
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:14
  |vpiDefName:dm
  |vpiTop:1
|uhdmallModules:
\_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
  |vpiParent:
  \_Design: (work@dm_top)
  |vpiFullName:work@dm_top
  |vpiParameter:
  \_Parameter: (work@dm_top.NrHarts), line:11:35, endln:11:42
    |vpiParent:
    \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |UINT:1
    |vpiTypespec:
    \_RefTypespec: (work@dm_top.NrHarts)
      |vpiParent:
      \_Parameter: (work@dm_top.NrHarts), line:11:35, endln:11:42
      |vpiFullName:work@dm_top.NrHarts
      |vpiActual:
      \_IntTypespec: , line:11:15, endln:11:18
    |vpiSigned:1
    |vpiName:NrHarts
    |vpiFullName:work@dm_top.NrHarts
  |vpiParamAssign:
  \_ParamAssign: , line:11:35, endln:11:55
    |vpiParent:
    \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiRhs:
    \_Constant: , line:11:54, endln:11:55
      |vpiParent:
      \_ParamAssign: , line:11:35, endln:11:55
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_RefTypespec: (work@dm_top)
        |vpiParent:
        \_Constant: , line:11:54, endln:11:55
        |vpiFullName:work@dm_top
        |vpiActual:
        \_IntTypespec: , line:11:15, endln:11:18
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@dm_top.NrHarts), line:11:35, endln:11:42
  |vpiDefName:work@dm_top
  |vpiNet:
  \_LogicNet: (work@dm_top.hartinfo_i), line:13:35, endln:13:45
    |vpiParent:
    \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiName:hartinfo_i
    |vpiFullName:work@dm_top.hartinfo_i
    |vpiNetType:1
  |vpiPort:
  \_Port: (hartinfo_i), line:13:35, endln:13:45
    |vpiParent:
    \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiName:hartinfo_i
    |vpiDirection:3
    |vpiLowConn:
    \_RefObj: (work@dm_top.hartinfo_i.hartinfo_i), line:13:35, endln:13:45
      |vpiParent:
      \_Port: (hartinfo_i), line:13:35, endln:13:45
      |vpiName:hartinfo_i
      |vpiFullName:work@dm_top.hartinfo_i.hartinfo_i
      |vpiActual:
      \_LogicNet: (work@dm_top.hartinfo_i), line:13:35, endln:13:45
    |vpiTypedef:
    \_RefTypespec: (work@dm_top.hartinfo_i)
      |vpiParent:
      \_Port: (hartinfo_i), line:13:35, endln:13:45
      |vpiFullName:work@dm_top.hartinfo_i
      |vpiActual:
      \_PackedArrayTypespec: 
|uhdmtopModules:
\_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
  |vpiName:work@dm_top
  |vpiParameter:
  \_Parameter: (work@dm_top.NrHarts), line:11:35, endln:11:42
    |vpiParent:
    \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |UINT:1
    |vpiTypespec:
    \_RefTypespec: (work@dm_top.NrHarts)
      |vpiParent:
      \_Parameter: (work@dm_top.NrHarts), line:11:35, endln:11:42
      |vpiFullName:work@dm_top.NrHarts
      |vpiActual:
      \_IntTypespec: , line:11:15, endln:11:18
    |vpiSigned:1
    |vpiName:NrHarts
    |vpiFullName:work@dm_top.NrHarts
  |vpiParamAssign:
  \_ParamAssign: , line:11:35, endln:11:55
    |vpiParent:
    \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiRhs:
    \_Constant: , line:11:54, endln:11:55
      |vpiParent:
      \_ParamAssign: , line:11:35, endln:11:55
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_RefTypespec: (work@dm_top)
        |vpiParent:
        \_Constant: , line:11:54, endln:11:55
        |vpiFullName:work@dm_top
        |vpiActual:
        \_IntTypespec: , line:11:15, endln:11:18
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@dm_top.NrHarts), line:11:35, endln:11:42
  |vpiDefName:work@dm_top
  |vpiTop:1
  |vpiNet:
  \_StructNet: (work@dm_top.hartinfo_i), line:13:35, endln:13:45
    |vpiParent:
    \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiTypespec:
    \_RefTypespec: (work@dm_top.hartinfo_i)
      |vpiParent:
      \_StructNet: (work@dm_top.hartinfo_i), line:13:35, endln:13:45
      |vpiFullName:work@dm_top.hartinfo_i
      |vpiActual:
      \_StructTypespec: (dm::hartinfo_t), line:3:10, endln:6:6
    |vpiName:hartinfo_i
    |vpiFullName:work@dm_top.hartinfo_i
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_Port: (hartinfo_i), line:13:35, endln:13:45
    |vpiParent:
    \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiName:hartinfo_i
    |vpiDirection:3
    |vpiLowConn:
    \_RefObj: (work@dm_top.hartinfo_i), line:13:35, endln:13:45
      |vpiParent:
      \_Port: (hartinfo_i), line:13:35, endln:13:45
      |vpiName:hartinfo_i
      |vpiFullName:work@dm_top.hartinfo_i
      |vpiActual:
      \_StructNet: (work@dm_top.hartinfo_i), line:13:35, endln:13:45
    |vpiTypedef:
    \_RefTypespec: (work@dm_top.hartinfo_i)
      |vpiParent:
      \_Port: (hartinfo_i), line:13:35, endln:13:45
      |vpiFullName:work@dm_top.hartinfo_i
      |vpiActual:
      \_PackedArrayTypespec: 
    |vpiInstance:
    \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
\_weaklyReferenced:
\_LogicTypespec: , line:4:9, endln:4:22
  |vpiParent:
  \_TypespecMember: (zero1), line:4:23, endln:4:28
  |vpiInstance:
  \_Package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
  |vpiRange:
  \_Range: , line:4:15, endln:4:22
    |vpiParent:
    \_LogicTypespec: , line:4:9, endln:4:22
    |vpiLeftRange:
    \_Constant: , line:4:16, endln:4:18
      |vpiParent:
      \_Range: , line:4:15, endln:4:22
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:4:19, endln:4:21
      |vpiParent:
      \_Range: , line:4:15, endln:4:22
      |vpiDecompile:24
      |vpiSize:64
      |UINT:24
      |vpiConstType:9
\_LogicTypespec: , line:5:9, endln:5:14
  |vpiParent:
  \_TypespecMember: (dataaccess), line:5:23, endln:5:33
  |vpiInstance:
  \_Package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
\_LogicTypespec: , line:4:9, endln:4:22
  |vpiParent:
  \_TypespecMember: (zero1), line:4:23, endln:4:28
  |vpiInstance:
  \_Package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
  |vpiRange:
  \_Range: , line:4:15, endln:4:22
    |vpiParent:
    \_LogicTypespec: , line:4:9, endln:4:22
    |vpiLeftRange:
    \_Constant: , line:4:16, endln:4:18
      |vpiParent:
      \_Range: , line:4:15, endln:4:22
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:4:19, endln:4:21
      |vpiParent:
      \_Range: , line:4:15, endln:4:22
      |vpiDecompile:24
      |vpiSize:64
      |UINT:24
      |vpiConstType:9
\_LogicTypespec: , line:5:9, endln:5:14
  |vpiParent:
  \_TypespecMember: (dataaccess), line:5:23, endln:5:33
  |vpiInstance:
  \_Package: dm (dm::), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
\_IntTypespec: , line:11:15, endln:11:18
  |vpiParent:
  \_Parameter: (work@dm_top.NrHarts), line:11:35, endln:11:42
  |vpiSigned:1
\_PackedArrayTypespec: 
  |vpiRange:
  \_Range: , line:13:20, endln:13:33
    |vpiParent:
    \_PackedArrayTypespec: 
    |vpiLeftRange:
    \_Constant: , line:13:21, endln:13:28
      |vpiParent:
      \_Range: , line:13:20, endln:13:33
      |vpiDecompile:0
      |vpiSize:64
      |INT:0
      |vpiConstType:7
    |vpiRightRange:
    \_Constant: , line:13:31, endln:13:32
      |vpiParent:
      \_Range: , line:13:20, endln:13:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_RefTypespec: 
    |vpiParent:
    \_PackedArrayTypespec: 
    |vpiActual:
    \_StructTypespec: (dm::hartinfo_t), line:3:10, endln:6:6
\_PackedArrayTypespec: 
  |vpiRange:
  \_Range: , line:13:20, endln:13:33
    |vpiParent:
    \_PackedArrayTypespec: 
    |vpiLeftRange:
    \_Operation: , line:13:21, endln:13:30
      |vpiParent:
      \_Range: , line:13:20, endln:13:33
      |vpiOpType:11
      |vpiOperand:
      \_RefObj: (NrHarts), line:13:21, endln:13:28
        |vpiParent:
        \_Operation: , line:13:21, endln:13:30
        |vpiName:NrHarts
      |vpiOperand:
      \_Constant: , line:13:29, endln:13:30
        |vpiParent:
        \_Operation: , line:13:21, endln:13:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_Constant: , line:13:31, endln:13:32
      |vpiParent:
      \_Range: , line:13:20, endln:13:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiElemTypespec:
  \_RefTypespec: 
    |vpiParent:
    \_PackedArrayTypespec: 
    |vpiActual:
    \_StructTypespec: (dm::hartinfo_t), line:3:10, endln:6:6
\_IntTypespec: , line:11:15, endln:11:18
  |vpiParent:
  \_RefTypespec: (work@dm_top.NrHarts)
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/PortPackage/dut.sv | ${SURELOG_DIR}/build/regression/PortPackage/roundtrip/dut_000.sv | 4 | 17 |
============================== End RoundTrip Results ==============================
