
*** Running vivado
    with args -log ambient_light_display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ambient_light_display.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Oct  7 21:34:48 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source ambient_light_display.tcl -notrace
create_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 1686.746 ; gain = 218.027 ; free physical = 217 ; free virtual = 4291
Command: synth_design -top ambient_light_display -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 153999
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2803.504 ; gain = 140.773 ; free physical = 198 ; free virtual = 2957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ambient_light_display' [/home/moafk/Documents/FPGA/Kria_Projects/Light_Sensor_Display/Light_Sensor_Display.srcs/sources_1/new/ambient_light_display.vhd:41]
INFO: [Synth 8-638] synthesizing module 'light_sensor' [/home/moafk/Documents/FPGA/Kria_Projects/Light_Sensor_Display/Light_Sensor_Display.srcs/sources_1/new/light_sensor.vhd:40]
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'spi_master' declared at '/home/moafk/Documents/FPGA/Kria_Projects/Light_Sensor_Display/Light_Sensor_Display.srcs/sources_1/new/spi_master.vhd:27' bound to instance 'spi_master_0' of component 'spi_master' [/home/moafk/Documents/FPGA/Kria_Projects/Light_Sensor_Display/Light_Sensor_Display.srcs/sources_1/new/light_sensor.vhd:69]
INFO: [Synth 8-638] synthesizing module 'spi_master' [/home/moafk/Documents/FPGA/Kria_Projects/Light_Sensor_Display/Light_Sensor_Display.srcs/sources_1/new/spi_master.vhd:49]
	Parameter slaves bound to: 1 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_master' (0#1) [/home/moafk/Documents/FPGA/Kria_Projects/Light_Sensor_Display/Light_Sensor_Display.srcs/sources_1/new/spi_master.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'light_sensor' (0#1) [/home/moafk/Documents/FPGA/Kria_Projects/Light_Sensor_Display/Light_Sensor_Display.srcs/sources_1/new/light_sensor.vhd:40]
INFO: [Synth 8-638] synthesizing module 'seven_segment_display' [/home/moafk/Documents/FPGA/Kria_Projects/Light_Sensor_Display/Light_Sensor_Display.srcs/sources_1/new/seven_segment_display.vhd:35]
	Parameter REFRESH_HALF_COUNT bound to: 50000 - type: integer 
	Parameter PWM_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'seven_segment_display' (0#1) [/home/moafk/Documents/FPGA/Kria_Projects/Light_Sensor_Display/Light_Sensor_Display.srcs/sources_1/new/seven_segment_display.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'ambient_light_display' (0#1) [/home/moafk/Documents/FPGA/Kria_Projects/Light_Sensor_Display/Light_Sensor_Display.srcs/sources_1/new/ambient_light_display.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2879.441 ; gain = 216.711 ; free physical = 227 ; free virtual = 2916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2888.348 ; gain = 225.617 ; free physical = 227 ; free virtual = 2918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2888.348 ; gain = 225.617 ; free physical = 227 ; free virtual = 2918
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2888.348 ; gain = 0.000 ; free physical = 225 ; free virtual = 2917
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/moafk/Documents/FPGA/Kria_Projects/Light_Sensor_Display/Light_Sensor_Display.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/moafk/Documents/FPGA/Kria_Projects/Light_Sensor_Display/Light_Sensor_Display.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/moafk/Documents/FPGA/Kria_Projects/Light_Sensor_Display/Light_Sensor_Display.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ambient_light_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ambient_light_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3000.180 ; gain = 0.000 ; free physical = 171 ; free virtual = 2889
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3000.215 ; gain = 0.000 ; free physical = 167 ; free virtual = 2886
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3000.215 ; gain = 337.484 ; free physical = 216 ; free virtual = 2941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3008.184 ; gain = 345.453 ; free physical = 216 ; free virtual = 2941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3008.184 ; gain = 345.453 ; free physical = 185 ; free virtual = 2911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 3008.184 ; gain = 345.453 ; free physical = 207 ; free virtual = 2939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 28    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (spi_master_0i_1) is unused and will be removed from module ambient_light_display.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 3008.184 ; gain = 345.453 ; free physical = 175 ; free virtual = 2854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:08 . Memory (MB): peak = 3619.980 ; gain = 957.250 ; free physical = 142 ; free virtual = 2431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:08 . Memory (MB): peak = 3619.980 ; gain = 957.250 ; free physical = 142 ; free virtual = 2430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:09 . Memory (MB): peak = 3648.027 ; gain = 985.297 ; free physical = 244 ; free virtual = 2429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 3813.840 ; gain = 1151.109 ; free physical = 135 ; free virtual = 2267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 3813.840 ; gain = 1151.109 ; free physical = 135 ; free virtual = 2267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 3813.840 ; gain = 1151.109 ; free physical = 134 ; free virtual = 2267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 3813.840 ; gain = 1151.109 ; free physical = 134 ; free virtual = 2267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 3813.840 ; gain = 1151.109 ; free physical = 134 ; free virtual = 2267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 3813.840 ; gain = 1151.109 ; free physical = 134 ; free virtual = 2267
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ambient_light_display | sensor_inst/spi_master_0/rx_buffer_reg[5] | 6      | 1     | NO           | YES                | YES               | 1      | 0       | 
+----------------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    69|
|3     |LUT1   |    28|
|4     |LUT2   |   126|
|5     |LUT3   |   130|
|6     |LUT4   |   103|
|7     |LUT5   |    80|
|8     |LUT6   |   142|
|9     |SRL16E |     1|
|10    |FDCE   |    34|
|11    |FDPE   |     1|
|12    |FDRE   |    51|
|13    |IBUF   |     3|
|14    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 3813.840 ; gain = 1151.109 ; free physical = 134 ; free virtual = 2267
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:18 . Memory (MB): peak = 3813.840 ; gain = 1039.242 ; free physical = 193 ; free virtual = 2298
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:01:22 . Memory (MB): peak = 3813.840 ; gain = 1151.109 ; free physical = 193 ; free virtual = 2298
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3813.840 ; gain = 0.000 ; free physical = 336 ; free virtual = 2445
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3813.840 ; gain = 0.000 ; free physical = 321 ; free virtual = 2443
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances

Synth Design complete | Checksum: f04a4154
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:46 . Memory (MB): peak = 3813.840 ; gain = 2127.094 ; free physical = 291 ; free virtual = 2442
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2723.661; main = 2572.181; forked = 326.853
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4779.906; main = 3813.844; forked = 966.062
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3820.191 ; gain = 0.000 ; free physical = 289 ; free virtual = 2441
INFO: [Common 17-1381] The checkpoint '/home/moafk/Documents/FPGA/Kria_Projects/Light_Sensor_Display/Light_Sensor_Display.runs/synth_1/ambient_light_display.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ambient_light_display_utilization_synth.rpt -pb ambient_light_display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  7 21:37:11 2025...
